\doxysection{Core Definitions}
\label{group___c_m_s_i_s__core__base}\index{Core Definitions@{Core Definitions}}


Definitions for base addresses, unions, and structures.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ Functions and Instructions Reference}
\item 
\textbf{ NVIC Functions}
\begin{DoxyCompactList}\small\item\em Functions that manage interrupts and exceptions via the NVIC. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}         )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}         )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )
\item 
\#define \textbf{ FPU\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)
\item 
\#define \textbf{ FPU}~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}         )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}         )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}         )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )
\item 
\#define \textbf{ FPU\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)
\item 
\#define \textbf{ FPU}~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}         )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\item 
\#define \textbf{ FPU\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)
\item 
\#define \textbf{ FPU}~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}      )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\item 
\#define \textbf{ FPU\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)
\item 
\#define \textbf{ FPU}~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}      )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Definitions for base addresses, unions, and structures. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}} 
\index{Core Definitions@{Core Definitions}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})}

Core Debug configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}} 
\index{Core Definitions@{Core Definitions}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{CoreDebug\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}} 
\index{Core Definitions@{Core Definitions}!DWT@{DWT}}
\index{DWT@{DWT}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define DWT~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}      )}

DWT configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}} 
\index{Core Definitions@{Core Definitions}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{DWT\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address \mbox{\label{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}} 
\index{Core Definitions@{Core Definitions}!FPU@{FPU}}
\index{FPU@{FPU}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}         )}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}} 
\index{Core Definitions@{Core Definitions}!FPU@{FPU}}
\index{FPU@{FPU}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}         )}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}} 
\index{Core Definitions@{Core Definitions}!FPU@{FPU}}
\index{FPU@{FPU}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}      )}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}} 
\index{Core Definitions@{Core Definitions}!FPU@{FPU}}
\index{FPU@{FPU}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU~((\textbf{ FPU\+\_\+\+Type}       $\ast$)     \textbf{ FPU\+\_\+\+BASE}      )}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}} 
\index{Core Definitions@{Core Definitions}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}} 
\index{Core Definitions@{Core Definitions}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}} 
\index{Core Definitions@{Core Definitions}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}} 
\index{Core Definitions@{Core Definitions}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{FPU\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+F30\+UL)}

Floating Point Unit \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}         )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}         )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}} 
\index{Core Definitions@{Core Definitions}!ITM@{ITM}}
\index{ITM@{ITM}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )}

ITM configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}} 
\index{Core Definitions@{Core Definitions}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{ITM\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}} 
\index{Core Definitions@{Core Definitions}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}} 
\index{Core Definitions@{Core Definitions}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{NVIC\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}} 
\index{Core Definitions@{Core Definitions}!SCB@{SCB}}
\index{SCB@{SCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\index{Core Definitions@{Core Definitions}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCB\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}         )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}         )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}} 
\index{Core Definitions@{Core Definitions}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCnSCB\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}} 
\index{Core Definitions@{Core Definitions}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SCS\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}} 
\index{Core Definitions@{Core Definitions}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}} 
\index{Core Definitions@{Core Definitions}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{SysTick\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}} 
\index{Core Definitions@{Core Definitions}!TPI@{TPI}}
\index{TPI@{TPI}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define TPI~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}      )}

TPI configuration struct \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address \mbox{\label{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}} 
\index{Core Definitions@{Core Definitions}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Core Definitions@{Core Definitions}}
\doxysubsubsection{TPI\_BASE\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address 