This is a simulator for Processor-in-Memory Block RAMs on FPGAs. The purpose of this simulator is to get cycle-accurate counts for various operations.
