
**** 02/21/24 10:11:56 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\abul4\OneDrive\Desktop\College_Labs\COA\S-R FLIP FLOP.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Wed Feb 21 10:11:52 2024



** Analysis setup **
.tran 0us 15us
.OP 


* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"

.INC "S-R FLIP FLOP.net"

**** INCLUDING "S-R FLIP FLOP.net" ****
* Schematics Netlist *



U_DSTM2         STIM(1,1) $G_DPWR $G_DGND $N_0001 IO_STM IO_LEVEL=0 
+ 0 0
+ +.5uS 1
+REPEAT FOREVER
+ +.5uS 0
+  +.5uS 1
+ ENDREPEAT
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND $N_0002 IO_STM IO_LEVEL=0 
+ 0 0
+ +2uS 1
+REPEAT FOREVER
+ +2uS 0
+  +2uS 1
+ ENDREPEAT
U_DSTM3         STIM(1,1) $G_DPWR $G_DGND $N_0003 IO_STM IO_LEVEL=0 
+ 0 0
+ +4uS 1
+REPEAT FOREVER
+ +4uS 0
+  +4uS 1
+ ENDREPEAT
X_U1A         $N_0002 $N_0001 $N_0004 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2A         $N_0001 $N_0003 $N_0005 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         $N_0004 $N_0006 $N_0007 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         $N_0007 $N_0005 $N_0006 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING "S-R FLIP FLOP.cir" ****
.INC "S-R FLIP FLOP.als"



**** INCLUDING "S-R FLIP FLOP.als" ****
* Schematics Aliases *

.ALIASES
U_DSTM2          DSTM2(PWR=$G_DPWR GND=$G_DGND 1=$N_0001 )
U_DSTM1          DSTM1(PWR=$G_DPWR GND=$G_DGND 1=$N_0002 )
U_DSTM3          DSTM3(PWR=$G_DPWR GND=$G_DGND 1=$N_0003 )
X_U1A           U1A(A=$N_0002 B=$N_0001 Y=$N_0004 PWR=$G_DPWR GND=$G_DGND )
X_U2A           U2A(A=$N_0001 B=$N_0003 Y=$N_0005 PWR=$G_DPWR GND=$G_DGND )
X_U3A           U3A(A=$N_0004 B=$N_0006 Y=$N_0007 PWR=$G_DPWR GND=$G_DGND )
X_U4A           U4A(A=$N_0007 B=$N_0005 Y=$N_0006 PWR=$G_DPWR GND=$G_DGND )
_    _($G_DGND=$G_DGND)
_    _($G_DPWR=$G_DPWR)
.ENDALIASES


**** RESUMING "S-R FLIP FLOP.cir" ****
.probe


.END

**** 02/21/24 10:11:56 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\abul4\OneDrive\Desktop\College_Labs\COA\S-R FLIP FLOP.sch


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_00            
      TPLHMN    4.400000E-09 
      TPLHTY   11.000000E-09 
      TPLHMX   22.000000E-09 
      TPHLMN    2.800000E-09 
      TPHLTY    7.000000E-09 
      TPHLMX   15.000000E-09 


**** 02/21/24 10:11:56 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\abul4\OneDrive\Desktop\College_Labs\COA\S-R FLIP FLOP.sch


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.373000E-09 
      TSWHL2                    1.346000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.382000E-09 
      TSWLH2                    3.424000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 


WARNING -- No analog devices -- Small-Signal analysis ignored

          JOB CONCLUDED

          TOTAL JOB TIME             .05
