// Seed: 1369430599
module module_0 ();
  tri0 id_1;
  assign module_2.type_1 = 0;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (1) id_4 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6, id_7;
  wire id_8;
  wire id_9, id_10;
  always @* begin : LABEL_0
    #0 id_4 = ~id_1;
  end
  wire id_11;
  module_0 modCall_1 ();
endmodule
