if {![file exists "D:/RTL_FPGA/VERILOG/demux_18/sim_demux_18/sim_demux_18.mpf"]} { 
	project new "D:/RTL_FPGA/VERILOG/demux_18/sim_demux_18" sim_demux_18
	project addfile "D:/RTL_FPGA/VERILOG/demux_18/demux_18.v"
	project addfile "D:/RTL_FPGA/VERILOG/demux_18/demux_18_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/VERILOG/demux_18  -work work  "D:/RTL_FPGA/VERILOG/demux_18/demux_18.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/demux_18  -work work  "D:/RTL_FPGA/VERILOG/demux_18/demux_18_tf.v"
} else {
	project open "D:/RTL_FPGA/VERILOG/demux_18/sim_demux_18/sim_demux_18"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  demux_18_tf
view wave
add wave /*
run 1000ns
