

================================================================
== Vitis HLS Report for 'triangular'
================================================================
* Date:           Tue Apr 25 20:30:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82  |triangular_Pipeline_VITIS_LOOP_10_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     376|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    4|     638|     433|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      56|    -|
|Register         |        -|    -|     420|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    4|    1058|     865|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82  |triangular_Pipeline_VITIS_LOOP_10_2  |        0|   4|  638|  433|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   4|  638|  433|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln8_1_fu_152_p2              |         +|   0|  0|  71|          64|           2|
    |add_ln8_2_fu_190_p2              |         +|   0|  0|  71|          64|           2|
    |add_ln8_fu_113_p2                |         +|   0|  0|  39|          32|           3|
    |ap_return                        |         +|   0|  0|  39|          32|          32|
    |i_fu_97_p2                       |         +|   0|  0|  39|          32|           2|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   6|           1|           1|
    |icmp_ln10_fu_158_p2              |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln8_fu_107_p2               |      icmp|   0|  0|  18|          32|           1|
    |select_ln10_fu_181_p3            |    select|   0|  0|  64|           1|          64|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 376|         322|         108|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  29|          7|    1|          7|
    |i_0_lcssa_reg_71  |   9|          2|   32|         64|
    |i_1_fu_48         |   9|          2|   64|        128|
    |indvars_iv_fu_44  |   9|          2|   64|        128|
    +------------------+----+-----------+-----+-----------+
    |Total             |  56|         13|  161|        327|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln8_1_reg_250                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                   |   6|   0|    6|          0|
    |grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |i_0_lcssa_reg_71                                            |  32|   0|   32|          0|
    |i_1_fu_48                                                   |  64|   0|   64|          0|
    |icmp_ln10_reg_255                                           |   1|   0|    1|          0|
    |indvars_iv_fu_44                                            |  64|   0|   64|          0|
    |indvars_iv_load_reg_269                                     |  64|   0|   64|          0|
    |select_ln10_reg_274                                         |  64|   0|   64|          0|
    |trunc_ln10_reg_242                                          |  14|   0|   14|          0|
    |trunc_ln8_reg_220                                           |  14|   0|   14|          0|
    |x_load_reg_264                                              |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 420|   0|  420|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|    triangular|  return value|
|x_address0  |  out|    7|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_q0        |   in|   32|   ap_memory|             x|         array|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   14|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 3 5 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:6]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:6]   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%i = add i32 %n_read, i32 4294967295" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 17 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%icmp_ln8 = icmp_sgt  i32 %n_read, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.end16, void %for.body.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 21 'alloca' 'i_1' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln8 = add i32 %n_read, i32 4294967294" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 22 'add' 'add_ln8' <Predicate = (icmp_ln8)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i32 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 23 'sext' 'sext_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 24 'zext' 'zext_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln8 = store i64 %zext_ln8, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 25 'store' 'store_ln8' <Predicate = (icmp_ln8)> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln8 = store i64 %sext_ln8, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 26 'store' 'store_ln8' <Predicate = (icmp_ln8)> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 27 'br' 'br_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i64 %i_1"   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i64 %i_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 29 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i_2, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %VITIS_LOOP_10_2.split, void %for.end16.loopexit" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 31 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:7]   --->   Operation 32 'specloopname' 'specloopname_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.98ns)   --->   "%add_ln8_1 = add i64 %i_2, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 33 'add' 'add_ln8_1' <Predicate = (!tmp)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.68ns)   --->   "%icmp_ln10 = icmp_sgt  i64 %i_2, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 34 'icmp' 'icmp_ln10' <Predicate = (!tmp)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc14, void %for.body4.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 35 'br' 'br_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i64 %i_2"   --->   Operation 36 'trunc' 'empty' <Predicate = (!tmp & icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1_cast_cast = zext i7 %empty"   --->   Operation 37 'zext' 'i_1_cast_cast' <Predicate = (!tmp & icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_1_cast_cast"   --->   Operation 38 'getelementptr' 'x_addr' <Predicate = (!tmp & icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.66ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 39 'load' 'x_load' <Predicate = (!tmp & icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 40 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.end16"   --->   Operation 40 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 41 'load' 'x_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 1.80>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 42 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %indvars_iv_load, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 43 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.77ns)   --->   "%select_ln10 = select i1 %tmp_1, i64 %indvars_iv_load, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 44 'select' 'select_ln10' <Predicate = true> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (1.02ns)   --->   "%call_ln10 = call void @triangular_Pipeline_VITIS_LOOP_10_2, i64 %indvars_iv_load, i14 %trunc_ln10, i32 %A, i14 %trunc_ln8, i64 %select_ln10, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 45 'call' 'call_ln10' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.01>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln10 = call void @triangular_Pipeline_VITIS_LOOP_10_2, i64 %indvars_iv_load, i14 %trunc_ln10, i32 %A, i14 %trunc_ln8, i64 %select_ln10, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 46 'call' 'call_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc14"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 48 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.98ns)   --->   "%add_ln8_2 = add i64 %indvars_iv_load_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 49 'add' 'add_ln8_2' <Predicate = true> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln8 = store i64 %add_ln8_1, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 50 'store' 'store_ln8' <Predicate = true> <Delay = 1.02>
ST_5 : Operation 51 [1/1] (1.02ns)   --->   "%store_ln8 = store i64 %add_ln8_2, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 51 'store' 'store_ln8' <Predicate = true> <Delay = 1.02>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:8]   --->   Operation 52 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.78>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln15)   --->   "%i_0_lcssa = phi i32 %i, void %entry, i32 4294967295, void %for.end16.loopexit"   --->   Operation 53 'phi' 'i_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln15 = add i32 %i_0_lcssa, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:15]   --->   Operation 54 'add' 'add_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln15 = ret i32 %add_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:15]   --->   Operation 55 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
spectopmodule_ln6 (spectopmodule) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
n_read            (read         ) [ 0011111]
i                 (add          ) [ 0111111]
trunc_ln8         (trunc        ) [ 0011110]
icmp_ln8          (icmp         ) [ 0100000]
br_ln8            (br           ) [ 0111111]
indvars_iv        (alloca       ) [ 0111110]
i_1               (alloca       ) [ 0111110]
add_ln8           (add          ) [ 0000000]
sext_ln8          (sext         ) [ 0000000]
zext_ln8          (zext         ) [ 0000000]
store_ln8         (store        ) [ 0000000]
store_ln8         (store        ) [ 0000000]
br_ln8            (br           ) [ 0000000]
i_2               (load         ) [ 0000000]
trunc_ln10        (trunc        ) [ 0001110]
tmp               (bitselect    ) [ 0011110]
br_ln8            (br           ) [ 0000000]
specloopname_ln7  (specloopname ) [ 0000000]
add_ln8_1         (add          ) [ 0001110]
icmp_ln10         (icmp         ) [ 0011110]
br_ln10           (br           ) [ 0000000]
empty             (trunc        ) [ 0000000]
i_1_cast_cast     (zext         ) [ 0000000]
x_addr            (getelementptr) [ 0001000]
br_ln0            (br           ) [ 0111111]
x_load            (load         ) [ 0010110]
indvars_iv_load   (load         ) [ 0010010]
tmp_1             (bitselect    ) [ 0000000]
select_ln10       (select       ) [ 0010010]
call_ln10         (call         ) [ 0000000]
br_ln0            (br           ) [ 0000000]
indvars_iv_load_1 (load         ) [ 0000000]
add_ln8_2         (add          ) [ 0000000]
store_ln8         (store        ) [ 0000000]
store_ln8         (store        ) [ 0000000]
br_ln8            (br           ) [ 0000000]
i_0_lcssa         (phi          ) [ 0000001]
add_ln15          (add          ) [ 0000000]
ret_ln15          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangular_Pipeline_VITIS_LOOP_10_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="indvars_iv_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="n_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_0_lcssa_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_0_lcssa_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_lcssa/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="2"/>
<pin id="86" dir="0" index="3" bw="32" slack="0"/>
<pin id="87" dir="0" index="4" bw="14" slack="3"/>
<pin id="88" dir="0" index="5" bw="64" slack="0"/>
<pin id="89" dir="0" index="6" bw="32" slack="1"/>
<pin id="90" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="3"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/4 indvars_iv_load_1/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln8_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln8_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln8_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln8_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln8_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln8_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln8_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_2_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln10_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln8_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln10_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_1_cast_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln10_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln8_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_2/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln8_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="3"/>
<pin id="198" dir="0" index="1" bw="64" slack="4"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln8_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="4"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln15_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2"/>
<pin id="208" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="n_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="220" class="1005" name="trunc_ln8_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="3"/>
<pin id="222" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvars_iv_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="trunc_ln10_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="2"/>
<pin id="244" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="250" class="1005" name="add_ln8_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="3"/>
<pin id="252" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln10_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="3"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="259" class="1005" name="x_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="x_load_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvars_iv_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln10_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="52" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="52" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="52" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="97" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="119" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="137" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="137" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="93" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="93" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="82" pin=5"/></net>

<net id="194"><net_src comp="93" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="204"><net_src comp="190" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="75" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="52" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="97" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="223"><net_src comp="103" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="231"><net_src comp="44" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="238"><net_src comp="48" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="245"><net_src comp="140" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="253"><net_src comp="152" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="258"><net_src comp="158" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="58" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="267"><net_src comp="65" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="272"><net_src comp="93" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="277"><net_src comp="181" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="82" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {4 5 }
 - Input state : 
	Port: triangular : x | {2 3 }
	Port: triangular : A | {4 5 }
	Port: triangular : n | {1 }
  - Chain level:
	State 1
		br_ln8 : 1
		sext_ln8 : 1
		zext_ln8 : 1
		store_ln8 : 2
		store_ln8 : 2
	State 2
		trunc_ln10 : 1
		tmp : 1
		br_ln8 : 2
		add_ln8_1 : 1
		icmp_ln10 : 1
		br_ln10 : 2
		empty : 1
		i_1_cast_cast : 2
		x_addr : 3
		x_load : 4
	State 3
	State 4
		tmp_1 : 1
		select_ln10 : 2
		call_ln10 : 3
	State 5
		add_ln8_2 : 1
		store_ln8 : 2
	State 6
		add_ln15 : 1
		ret_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82 |    4    |  3.087  |   764   |   331   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                    i_fu_97                    |    0    |    0    |    0    |    39   |
|          |                 add_ln8_fu_113                |    0    |    0    |    0    |    39   |
|    add   |                add_ln8_1_fu_152               |    0    |    0    |    0    |    71   |
|          |                add_ln8_2_fu_190               |    0    |    0    |    0    |    71   |
|          |                add_ln15_fu_205                |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln10_fu_181              |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln8_fu_107                |    0    |    0    |    0    |    18   |
|          |                icmp_ln10_fu_158               |    0    |    0    |    0    |    29   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |               n_read_read_fu_52               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln8_fu_103               |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln10_fu_140               |    0    |    0    |    0    |    0    |
|          |                  empty_fu_164                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln8_fu_119                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln8_fu_123                |    0    |    0    |    0    |    0    |
|          |              i_1_cast_cast_fu_168             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_fu_144                  |    0    |    0    |    0    |    0    |
|          |                  tmp_1_fu_173                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    4    |  3.087  |   764   |   701   |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln8_1_reg_250   |   64   |
|    i_0_lcssa_reg_71   |   32   |
|      i_1_reg_235      |   64   |
|       i_reg_215       |   32   |
|   icmp_ln10_reg_255   |    1   |
|indvars_iv_load_reg_269|   64   |
|   indvars_iv_reg_228  |   64   |
|     n_read_reg_210    |   32   |
|  select_ln10_reg_274  |   64   |
|   trunc_ln10_reg_242  |   14   |
|   trunc_ln8_reg_220   |   14   |
|     x_addr_reg_259    |    7   |
|     x_load_reg_264    |   32   |
+-----------------------+--------+
|         Total         |   484  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_65               |  p0  |   2  |   7  |   14   ||    9    |
| grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82 |  p1  |   2  |  64  |   128  ||    9    |
| grp_triangular_Pipeline_VITIS_LOOP_10_2_fu_82 |  p5  |   2  |  64  |   128  ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   270  ||  3.087  ||    27   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |   764  |   701  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |  1248  |   728  |
+-----------+--------+--------+--------+--------+
