
Loading design for application trce from file oscillator_oscillator.ncd.
Design name: RingOscillatorGenerate
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Aug 17 14:50:58 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Oscillator_Oscillator.twr -gui -msgset C:/Users/mucar/OneDrive/Documentos/UFRGS/TCC/Oscilador Lattice/promote.xml Oscillator_Oscillator.ncd Oscillator_Oscillator.prf 
Design file:     oscillator_oscillator.ncd
Preference file: oscillator_oscillator.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "fpga_clock_keep_keep_2" 133.000000 MHz ;
            1208 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.497ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i2  (to fpga_clock_keep_keep_2 +)

   Delay:               7.767ns  (34.4% logic, 65.6% route), 6 logic levels.

 Constraint Details:

      7.767ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_324 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.497ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28B.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28B.C0 to     R14C28B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         2     1.315     R14C28B.F0 to     R14C22D.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 (to fpga_clock_keep_keep_2)
                  --------
                    7.767   (34.4% logic, 65.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C22D.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.464ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i2  (to fpga_clock_keep_keep_2 +)

   Delay:               7.734ns  (34.5% logic, 65.5% route), 6 logic levels.

 Constraint Details:

      7.734ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_324 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.464ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         3     0.860     R16C30C.Q1 to     R16C32A.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.452     R16C32A.D1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28B.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28B.C0 to     R14C28B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         2     1.315     R14C28B.F0 to     R14C22D.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 (to fpga_clock_keep_keep_2)
                  --------
                    7.734   (34.5% logic, 65.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C22D.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i1  (to fpga_clock_keep_keep_2 +)
                   FF                        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i0

   Delay:               7.500ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      7.500ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_350 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.230ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28B.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28B.C0 to     R14C28B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         2     1.048     R14C28B.F0 to     R14C20C.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 (to fpga_clock_keep_keep_2)
                  --------
                    7.500   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C20C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0]_183  (to fpga_clock_keep_keep_2 +)

   Delay:               7.483ns  (35.7% logic, 64.3% route), 6 logic levels.

 Constraint Details:

      7.483ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.213ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     0.902     R16C32C.F0 to     R16C30B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_293
ROUTE         4     0.861     R16C30B.F0 to     R16C27D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
CTOF_DEL    ---     0.452     R16C27D.D1 to     R16C27D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_286
ROUTE         1     0.384     R16C27D.F1 to     R16C27D.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7233
CTOF_DEL    ---     0.452     R16C27D.C0 to     R16C27D.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_286
ROUTE         1     1.215     R16C27D.F0 to     R15C25A.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg_wen (to fpga_clock_keep_keep_2)
                  --------
                    7.483   (35.7% logic, 64.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R15C25A.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i1  (to fpga_clock_keep_keep_2 +)
                   FF                        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i0

   Delay:               7.467ns  (35.7% logic, 64.3% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_350 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.197ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         3     0.860     R16C30C.Q1 to     R16C32A.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.452     R16C32A.D1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28B.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28B.C0 to     R14C28B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         2     1.048     R14C28B.F0 to     R14C20C.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 (to fpga_clock_keep_keep_2)
                  --------
                    7.467   (35.7% logic, 64.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C20C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0]_183  (to fpga_clock_keep_keep_2 +)

   Delay:               7.450ns  (35.8% logic, 64.2% route), 6 logic levels.

 Constraint Details:

      7.450ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.180ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         3     0.860     R16C30C.Q1 to     R16C32A.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.452     R16C32A.D1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     0.902     R16C32C.F0 to     R16C30B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_293
ROUTE         4     0.861     R16C30B.F0 to     R16C27D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
CTOF_DEL    ---     0.452     R16C27D.D1 to     R16C27D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_286
ROUTE         1     0.384     R16C27D.F1 to     R16C27D.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7233
CTOF_DEL    ---     0.452     R16C27D.C0 to     R16C27D.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_286
ROUTE         1     1.215     R16C27D.F0 to     R15C25A.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg_wen (to fpga_clock_keep_keep_2)
                  --------
                    7.450   (35.8% logic, 64.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R15C25A.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/compare_reg[0][0]_63  (to fpga_clock_keep_keep_2 +)

   Delay:               7.391ns  (36.1% logic, 63.9% route), 6 logic levels.

 Constraint Details:

      7.391ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_270 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.121ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28C.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28C.C0 to     R14C28C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338
ROUTE         1     0.939     R14C28C.F0 to     R14C27A.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_92 (to fpga_clock_keep_keep_2)
                  --------
                    7.391   (36.1% logic, 63.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C27A.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/compare_reg[0][0]_63  (to fpga_clock_keep_keep_2 +)

   Delay:               7.358ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

      7.358ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_270 exceeds
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.088ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         3     0.860     R16C30C.Q1 to     R16C32A.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.452     R16C32A.D1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     1.059     R16C32C.F0 to     R16C28D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C28D.D1 to     R16C28D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86
ROUTE         1     0.873     R16C28D.F1 to     R14C28B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237
CTOF_DEL    ---     0.452     R14C28B.A1 to     R14C28B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284
ROUTE         3     0.399     R14C28B.F1 to     R14C28C.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0]
CTOF_DEL    ---     0.452     R14C28C.C0 to     R14C28C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338
ROUTE         1     0.939     R14C28C.F0 to     R14C27A.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_92 (to fpga_clock_keep_keep_2)
                  --------
                    7.358   (36.3% logic, 63.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C27A.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i11  (to fpga_clock_keep_keep_2 +)
                   FF                        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i10

   Delay:               7.259ns  (36.8% logic, 63.2% route), 6 logic levels.

 Constraint Details:

      7.259ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.011ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     0.902     R16C32C.F0 to     R16C30B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_293
ROUTE         4     0.566     R16C30B.F0 to     R16C30D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
CTOF_DEL    ---     0.452     R16C30D.D1 to     R16C30D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_292
ROUTE         2     0.392     R16C30D.F1 to     R16C30D.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231
CTOF_DEL    ---     0.452     R16C30D.C0 to     R16C30D.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_292
ROUTE         8     1.278     R16C30D.F0 to     R14C28B.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 (to fpga_clock_keep_keep_2)
                  --------
                    7.259   (36.8% logic, 63.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C28B.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i15  (to fpga_clock_keep_keep_2 +)
                   FF                        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i14

   Delay:               7.259ns  (36.8% logic, 63.2% route), 6 logic levels.

 Constraint Details:

      7.259ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 7.270ns) by 0.011ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.893     R16C30C.Q0 to     R16C32A.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.452     R16C32A.A1 to     R16C32A.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158
ROUTE         3     0.559     R16C32A.F1 to     R16C32C.D0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259
CTOF_DEL    ---     0.452     R16C32C.D0 to     R16C32C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         8     0.902     R16C32C.F0 to     R16C30B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_293
ROUTE         4     0.566     R16C30B.F0 to     R16C30D.D1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837
CTOF_DEL    ---     0.452     R16C30D.D1 to     R16C30D.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_292
ROUTE         2     0.392     R16C30D.F1 to     R16C30D.C0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231
CTOF_DEL    ---     0.452     R16C30D.C0 to     R16C30D.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_292
ROUTE         8     1.278     R16C30D.F0 to     R14C28C.CE RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 (to fpga_clock_keep_keep_2)
                  --------
                    7.259   (36.8% logic, 63.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     3.765        OSC.OSC to    R14C28C.CLK fpga_clock_keep_keep_2
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 124.750MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clock_keep_keep_2"  |             |             |
133.000000 MHz ;                        |  133.000 MHz|  124.750 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/jtag_int_u/n7259                       |       3|       8|    100.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/wen_N_4234                             |       8|       8|    100.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/jtag_int_u/n7237                       |       1|       6|     75.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/wen_tu[0]                              |       3|       6|     75.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/jtag_int_u/jupdate_reclk[2]            |       4|       4|     50.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/jtag_int_u/jupdate_reclk[3]            |       3|       4|     50.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/trig_u/tu_0/op_code_2__N_4381          |       2|       4|     50.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/n1837                                  |       4|       2|     25.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/trig_u/te_0/next_then_reg_wen          |       1|       2|     25.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/n7233                                  |       1|       2|     25.00%
                                        |        |        |
RingOscillatorGenerate_reveal_coretop_in|        |        |
stance/ringoscillatorgenerate_la0_inst_0|        |        |
/trig_u/tu_0/clk[0]_N_keep_enable_92    |       1|       2|     25.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 120
   No transfer within this clock domain is found

Clock Domain: fpga_clock_keep_keep_2   Source: rc_oscillator.OSC   Loads: 89
   Covered under: FREQUENCY NET "fpga_clock_keep_keep_2" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 8  Score: 1990
Cumulative negative slack: 1990

Constraints cover 1208 paths, 1 nets, and 2577 connections (99.08% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Aug 17 14:50:58 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Oscillator_Oscillator.twr -gui -msgset C:/Users/mucar/OneDrive/Documentos/UFRGS/TCC/Oscilador Lattice/promote.xml Oscillator_Oscillator.ncd Oscillator_Oscillator.prf 
Design file:     oscillator_oscillator.ncd
Preference file: oscillator_oscillator.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "fpga_clock_keep_keep_2" 133.000000 MHz ;
            1208 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i0  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i1  (to fpga_clock_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24C.CLK to     R17C24C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61 (from fpga_clock_keep_keep_2)
ROUTE         1     0.152     R17C24C.Q0 to     R17C24C.M1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[0] (to fpga_clock_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R17C24C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R17C24C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i0  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i1  (to fpga_clock_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C24B.CLK to     R16C24B.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69 (from fpga_clock_keep_keep_2)
ROUTE         1     0.152     R16C24B.Q0 to     R16C24B.M1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[0] (to fpga_clock_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R16C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R16C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (to fpga_clock_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C30C.CLK to     R16C30C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 (from fpga_clock_keep_keep_2)
ROUTE         4     0.154     R16C30C.Q0 to     R16C30C.M1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] (to fpga_clock_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R16C30C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i4  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i4  (to fpga_clock_keep_keep_2 +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_139 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_18 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_139 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C31A.CLK to     R19C31A.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_139 (from fpga_clock_keep_keep_2)
ROUTE         4     0.157     R19C31A.Q0 to     R19C30A.M0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] (to fpga_clock_keep_keep_2)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R19C31A.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R19C30A.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d_i3  (from fpga_clock_keep_keep_2 +)
   Destination:    DP8KC      Port           RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0(ASIC)  (to fpga_clock_keep_keep_2 +)

   Delay:               0.442ns  (30.1% logic, 69.9% route), 1 logic levels.

 Constraint Details:

      0.442ns physical path delay SLICE_142 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.337ns

 Physical Path Details:

      Data path SLICE_142 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q1 SLICE_142 (from fpga_clock_keep_keep_2)
ROUTE         1     0.309     R14C25C.Q1 to *R_R20C24.DIA3 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[3] (to fpga_clock_keep_keep_2)
                  --------
                    0.442   (30.1% logic, 69.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R14C25C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.497        OSC.OSC to *R_R20C24.CLKA fpga_clock_keep_keep_2
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/state_cntr[0]_175  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/state_cntr[0]_175  (to fpga_clock_keep_keep_2 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24C.CLK to     R15C24C.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105 (from fpga_clock_keep_keep_2)
ROUTE         2     0.132     R15C24C.Q0 to     R15C24C.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/state_cntr[0]
CTOF_DEL    ---     0.101     R15C24C.A0 to     R15C24C.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105
ROUTE         1     0.000     R15C24C.F0 to    R15C24C.DI0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6330 (to fpga_clock_keep_keep_2)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R15C24C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R15C24C.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_303  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_303  (to fpga_clock_keep_keep_2 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C29D.CLK to     R21C29D.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150 (from fpga_clock_keep_keep_2)
ROUTE         2     0.132     R21C29D.Q0 to     R21C29D.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch
CTOF_DEL    ---     0.101     R21C29D.A0 to     R21C29D.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150
ROUTE         1     0.000     R21C29D.F0 to    R21C29D.DI0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_N_4980 (to fpga_clock_keep_keep_2)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.425        OSC.OSC to    R21C29D.CLK fpga_clock_keep_keep_2
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.425        OSC.OSC to    R21C29D.CLK fpga_clock_keep_keep_2
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig_301  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig_301  (to fpga_clock_keep_keep_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32B.CLK to     R18C32B.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111 (from fpga_clock_keep_keep_2)
ROUTE         3     0.133     R18C32B.Q0 to     R18C32B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig
CTOF_DEL    ---     0.101     R18C32B.A0 to     R18C32B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111
ROUTE         1     0.000     R18C32B.F0 to    R18C32B.DI0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2648 (to fpga_clock_keep_keep_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R18C32B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R18C32B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i2  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i2  (to fpga_clock_keep_keep_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 (from fpga_clock_keep_keep_2)
ROUTE         4     0.133     R14C24B.Q1 to     R14C24B.A1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2]
CTOF_DEL    ---     0.101     R14C24B.A1 to     R14C24B.F1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153
ROUTE         1     0.000     R14C24B.F1 to    R14C24B.DI1 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt_2__N_4452[2] (to fpga_clock_keep_keep_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R14C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R14C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i1  (from fpga_clock_keep_keep_2 +)
   Destination:    FF         Data in        RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i1  (to fpga_clock_keep_keep_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 (from fpga_clock_keep_keep_2)
ROUTE         5     0.133     R14C24B.Q0 to     R14C24B.A0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1]
CTOF_DEL    ---     0.101     R14C24B.A0 to     R14C24B.F0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153
ROUTE         1     0.000     R14C24B.F0 to    R14C24B.DI0 RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2657 (to fpga_clock_keep_keep_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R14C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        89     1.443        OSC.OSC to    R14C24B.CLK fpga_clock_keep_keep_2
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clock_keep_keep_2"  |             |             |
133.000000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 120
   No transfer within this clock domain is found

Clock Domain: fpga_clock_keep_keep_2   Source: rc_oscillator.OSC   Loads: 89
   Covered under: FREQUENCY NET "fpga_clock_keep_keep_2" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1208 paths, 1 nets, and 2577 connections (99.08% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 1990 (setup), 0 (hold)
Cumulative negative slack: 1990 (1990+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

