INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/project_1/project_1.sim/sim_1/impl/timing/xsim/mac_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-311] analyzing module sigmoid_lut
INFO: [VRFC 10-311] analyzing module glbl
