{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@144:168@HdlStmProcess", "  wire          rdnwr;\n  wire          cpld_rdata_s;\n\n  // SCLK counter for control signals\n\n  always @(posedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      fmc_spi_counter <= 6'h0;\n      fmc_spi_dev_sel <= 8'h0;\n      fmc_cpld_addr <= 8'h0;\n    end else begin\n      fmc_spi_counter <= fmc_spi_counter + 1;\n      if (fmc_spi_counter <= 7) begin\n        fmc_spi_dev_sel <= {fmc_spi_dev_sel[6:0], fmc_spi_sdio};\n      end\n      if (fmc_spi_counter <= 15) begin\n        fmc_cpld_addr <= {fmc_cpld_addr[6:0], fmc_spi_sdio};\n      end\n    end\n  end\n\n  // chip select control\n\n  assign adc_spicsn = (fmc_spi_dev_sel == FMC_SPI_SEL_AD9684) ? (fmc_spi_csn | fmc_spi_csn_enb) : 1'b1;\n  assign dac_spicsn = (fmc_spi_dev_sel == FMC_SPI_SEL_AD9122) ? (fmc_spi_csn | fmc_spi_csn_enb) : 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[151, "      fmc_spi_counter <= 6'h0;\n"], [155, "      fmc_spi_counter <= fmc_spi_counter + 1;\n"]], "Add": []}}