

================================================================
== Vitis HLS Report for 'prependPseudoHeader_512_s'
================================================================
* Date:           Sat Mar 18 14:38:59 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|     1258|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1258|       96|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_143                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_150                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_154                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_157                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_180                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_327_nbreadreq_fu_62_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_9_reg_83  |  14|          3|  512|       1536|
    |rxEng_dataBuffer1_blk_n                        |   9|          2|    1|          2|
    |rxEng_dataBuffer1_din                          |  14|          3|  577|       1731|
    |rxEng_dataBuffer5_blk_n                        |   9|          2|    1|          2|
    |rxEng_pseudoHeaderFifo_blk_n                   |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  64|         14| 1093|       3275|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_9_reg_83  |  512|   0|  512|          0|
    |firstPayload                                   |    1|   0|    1|          0|
    |prevWord_data_V_7                              |   96|   0|   96|          0|
    |state_2                                        |    1|   0|    1|          0|
    |state_2_load_reg_196                           |    1|   0|    1|          0|
    |tmp_289_reg_207                                |    1|   0|    1|          0|
    |tmp_i_327_reg_216                              |    1|   0|    1|          0|
    |tmp_i_reg_203                                  |    1|   0|    1|          0|
    |tmp_reg_233                                    |   65|   0|   65|          0|
    |trunc_ln173_reg_211                            |  576|   0|  576|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 1258|   0| 1258|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|rxEng_pseudoHeaderFifo_dout     |   in|  1024|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_empty_n  |   in|     1|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_read     |  out|     1|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_dataBuffer5_dout          |   in|  1024|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer5_empty_n       |   in|     1|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer5_read          |  out|     1|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer1_din           |  out|   577|     ap_fifo|         rxEng_dataBuffer1|       pointer|
|rxEng_dataBuffer1_full_n        |   in|     1|     ap_fifo|         rxEng_dataBuffer1|       pointer|
|rxEng_dataBuffer1_write         |  out|     1|     ap_fifo|         rxEng_dataBuffer1|       pointer|
+--------------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:119]   --->   Operation 15 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_2_load = load i1 %state_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:131]   --->   Operation 16 'load' 'state_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%firstPayload_load = load i1 %firstPayload" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:157]   --->   Operation 17 'load' 'firstPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %state_2_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:131]   --->   Operation 18 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_pseudoHeaderFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (!state_2_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:134]   --->   Operation 20 'br' 'br_ln134' <Predicate = (!state_2_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%rxEng_pseudoHeaderFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_pseudoHeaderFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'rxEng_pseudoHeaderFifo_read' <Predicate = (!state_2_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i1024 %rxEng_pseudoHeaderFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'trunc' 'trunc_ln144' <Predicate = (!state_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln144 = store i96 %trunc_ln144, i96 %prevWord_data_V_7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'store' 'store_ln144' <Predicate = (!state_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_pseudoHeaderFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitselect' 'tmp_289' <Predicate = (!state_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp_289, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:138]   --->   Operation 25 'br' 'br_ln138' <Predicate = (!state_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i1024 %rxEng_pseudoHeaderFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'trunc' 'trunc_ln173' <Predicate = (!state_2_load & tmp_i & !tmp_289)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln145 = store i1 1, i1 %firstPayload" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:145]   --->   Operation 27 'store' 'store_ln145' <Predicate = (!state_2_load & tmp_i & tmp_289)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln146 = store i1 1, i1 %state_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:146]   --->   Operation 28 'store' 'store_ln146' <Predicate = (!state_2_load & tmp_i & tmp_289)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!state_2_load & tmp_i & tmp_289)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln149 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:149]   --->   Operation 30 'br' 'br_ln149' <Predicate = (!state_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln150 = br void %prependPseudoHeader<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:150]   --->   Operation 31 'br' 'br_ln150' <Predicate = (!state_2_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_327 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer5, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 32 'nbreadreq' 'tmp_i_327' <Predicate = (state_2_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_i_327, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:152]   --->   Operation 33 'br' 'br_ln152' <Predicate = (state_2_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer5_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'read' 'rxEng_dataBuffer5_read' <Predicate = (state_2_load & tmp_i_327)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i1024 %rxEng_dataBuffer5_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'trunc' 'tmp_data_V' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer5_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'bitselect' 'tmp_last_V' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %firstPayload_load, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:157]   --->   Operation 37 'br' 'br_ln157' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96 %prevWord_data_V_7"   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (state_2_load & tmp_i_327 & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = partset i512 @llvm.part.set.i512.i96, i512 %tmp_data_V, i96 %p_Val2_s, i32 0, i32 95"   --->   Operation 39 'partset' 'p_Result_s' <Predicate = (state_2_load & tmp_i_327 & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln167 = store i1 0, i1 %firstPayload" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:167]   --->   Operation 40 'store' 'store_ln167' <Predicate = (state_2_load & tmp_i_327 & firstPayload_load)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln168 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:168]   --->   Operation 41 'br' 'br_ln168' <Predicate = (state_2_load & tmp_i_327 & firstPayload_load)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %rxEng_dataBuffer5_read, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'partselect' 'tmp' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %tmp_last_V, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:172]   --->   Operation 43 'br' 'br_ln172' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln175 = store i1 0, i1 %state_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:175]   --->   Operation 44 'store' 'store_ln175' <Predicate = (state_2_load & tmp_i_327 & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln176 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:176]   --->   Operation 45 'br' 'br_ln176' <Predicate = (state_2_load & tmp_i_327 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln177 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:177]   --->   Operation 46 'br' 'br_ln177' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln178 = br void %prependPseudoHeader<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:178]   --->   Operation 47 'br' 'br_ln178' <Predicate = (state_2_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i576 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'zext' 'zext_ln173' <Predicate = (!state_2_load & tmp_i & !tmp_289)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer1, i577 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (!state_2_load & tmp_i & !tmp_289)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln141 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:141]   --->   Operation 50 'br' 'br_ln141' <Predicate = (!state_2_load & tmp_i & !tmp_289)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sendWord_data_V_9 = phi i512 %p_Result_s, void, i512 %tmp_data_V, void"   --->   Operation 51 'phi' 'sendWord_data_V_9' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %sendWord_data_V_9" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 52 'bitconcatenate' 'p_02' <Predicate = (state_2_load & tmp_i_327)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer1, i577 %p_02" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 53 'write' 'write_ln173' <Predicate = (state_2_load & tmp_i_327)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ firstPayload]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_pseudoHeaderFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prevWord_data_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_dataBuffer5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specpipeline_ln119          (specpipeline  ) [ 000]
state_2_load                (load          ) [ 011]
firstPayload_load           (load          ) [ 010]
br_ln131                    (br            ) [ 000]
tmp_i                       (nbreadreq     ) [ 011]
br_ln134                    (br            ) [ 000]
rxEng_pseudoHeaderFifo_read (read          ) [ 000]
trunc_ln144                 (trunc         ) [ 000]
store_ln144                 (store         ) [ 000]
tmp_289                     (bitselect     ) [ 011]
br_ln138                    (br            ) [ 000]
trunc_ln173                 (trunc         ) [ 011]
store_ln145                 (store         ) [ 000]
store_ln146                 (store         ) [ 000]
br_ln0                      (br            ) [ 000]
br_ln149                    (br            ) [ 000]
br_ln150                    (br            ) [ 000]
tmp_i_327                   (nbreadreq     ) [ 011]
br_ln152                    (br            ) [ 000]
rxEng_dataBuffer5_read      (read          ) [ 000]
tmp_data_V                  (trunc         ) [ 011]
tmp_last_V                  (bitselect     ) [ 010]
br_ln157                    (br            ) [ 011]
p_Val2_s                    (load          ) [ 000]
p_Result_s                  (partset       ) [ 011]
store_ln167                 (store         ) [ 000]
br_ln168                    (br            ) [ 011]
tmp                         (partselect    ) [ 011]
br_ln172                    (br            ) [ 000]
store_ln175                 (store         ) [ 000]
br_ln176                    (br            ) [ 000]
br_ln177                    (br            ) [ 000]
br_ln178                    (br            ) [ 000]
zext_ln173                  (zext          ) [ 000]
write_ln173                 (write         ) [ 000]
br_ln141                    (br            ) [ 000]
sendWord_data_V_9           (phi           ) [ 011]
p_02                        (bitconcatenate) [ 000]
write_ln173                 (write         ) [ 000]
ret_ln0                     (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="firstPayload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstPayload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxEng_pseudoHeaderFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_pseudoHeaderFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prevWord_data_V_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_dataBuffer1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng_dataBuffer5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_i_nbreadreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1024" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rxEng_pseudoHeaderFifo_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1024" slack="0"/>
<pin id="58" dir="0" index="1" bw="1024" slack="0"/>
<pin id="59" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_pseudoHeaderFifo_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_327_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1024" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_327/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rxEng_dataBuffer5_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1024" slack="0"/>
<pin id="72" dir="0" index="1" bw="1024" slack="0"/>
<pin id="73" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataBuffer5_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="577" slack="0"/>
<pin id="79" dir="0" index="2" bw="577" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="sendWord_data_V_9_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="85" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_data_V_9 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="sendWord_data_V_9_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="512" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="512" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_data_V_9/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_2_load_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_2_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="firstPayload_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstPayload_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln144_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1024" slack="0"/>
<pin id="102" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln144_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="96" slack="0"/>
<pin id="106" dir="0" index="1" bw="96" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_289_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_289/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln173_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1024" slack="0"/>
<pin id="120" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln145_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln146_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_data_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1024" slack="0"/>
<pin id="136" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_last_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1024" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Val2_s_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="96" slack="0"/>
<pin id="148" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Result_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="0"/>
<pin id="153" dir="0" index="2" bw="96" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="0" index="4" bw="8" slack="0"/>
<pin id="156" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln167_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="65" slack="0"/>
<pin id="170" dir="0" index="1" bw="1024" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="0" index="3" bw="11" slack="0"/>
<pin id="173" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln175_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln173_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="576" slack="1"/>
<pin id="186" dir="1" index="1" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_02_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="577" slack="0"/>
<pin id="190" dir="0" index="1" bw="65" slack="1"/>
<pin id="191" dir="0" index="2" bw="512" slack="0"/>
<pin id="192" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_02/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="state_2_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_2_load "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_289_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_289 "/>
</bind>
</comp>

<comp id="211" class="1005" name="trunc_ln173_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="576" slack="1"/>
<pin id="213" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_i_327_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_327 "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_data_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="512" slack="1"/>
<pin id="222" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_Result_s_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="512" slack="1"/>
<pin id="230" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="65" slack="1"/>
<pin id="235" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="56" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="56" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="70" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="70" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="134" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="86" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="199"><net_src comp="92" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="48" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="110" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="118" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="219"><net_src comp="62" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="134" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="231"><net_src comp="150" pin="5"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="236"><net_src comp="168" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_2 | {1 }
	Port: firstPayload | {1 }
	Port: rxEng_pseudoHeaderFifo | {}
	Port: prevWord_data_V_7 | {1 }
	Port: rxEng_dataBuffer1 | {2 }
	Port: rxEng_dataBuffer5 | {}
 - Input state : 
	Port: prependPseudoHeader<512> : state_2 | {1 }
	Port: prependPseudoHeader<512> : firstPayload | {1 }
	Port: prependPseudoHeader<512> : rxEng_pseudoHeaderFifo | {1 }
	Port: prependPseudoHeader<512> : prevWord_data_V_7 | {1 }
	Port: prependPseudoHeader<512> : rxEng_dataBuffer1 | {}
	Port: prependPseudoHeader<512> : rxEng_dataBuffer5 | {1 }
  - Chain level:
	State 1
		br_ln131 : 1
		store_ln144 : 1
		br_ln138 : 1
		br_ln157 : 1
		p_Result_s : 1
		br_ln172 : 1
	State 2
		write_ln173 : 1
		p_02 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|
| Operation|             Functional Unit            |
|----------|----------------------------------------|
| nbreadreq|          tmp_i_nbreadreq_fu_48         |
|          |        tmp_i_327_nbreadreq_fu_62       |
|----------|----------------------------------------|
|   read   | rxEng_pseudoHeaderFifo_read_read_fu_56 |
|          |    rxEng_dataBuffer5_read_read_fu_70   |
|----------|----------------------------------------|
|   write  |             grp_write_fu_76            |
|----------|----------------------------------------|
|          |           trunc_ln144_fu_100           |
|   trunc  |           trunc_ln173_fu_118           |
|          |            tmp_data_V_fu_134           |
|----------|----------------------------------------|
| bitselect|             tmp_289_fu_110             |
|          |            tmp_last_V_fu_138           |
|----------|----------------------------------------|
|  partset |            p_Result_s_fu_150           |
|----------|----------------------------------------|
|partselect|               tmp_fu_168               |
|----------|----------------------------------------|
|   zext   |            zext_ln173_fu_184           |
|----------|----------------------------------------|
|bitconcatenate|               p_02_fu_188              |
|----------|----------------------------------------|
|   Total  |                                        |
|----------|----------------------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   p_Result_s_reg_228   |   512  |
|sendWord_data_V_9_reg_83|   512  |
|  state_2_load_reg_196  |    1   |
|     tmp_289_reg_207    |    1   |
|   tmp_data_V_reg_220   |   512  |
|    tmp_i_327_reg_216   |    1   |
|      tmp_i_reg_203     |    1   |
|       tmp_reg_233      |   65   |
|   trunc_ln173_reg_211  |   576  |
+------------------------+--------+
|          Total         |  2181  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  2181  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2181  |    9   |
+-----------+--------+--------+--------+
