#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 25 16:55:50 2023
# Process ID: 12584
# Current directory: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1
# Command line: vivado.exe -log MyFIFO_vio_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MyFIFO_vio_wrapper.tcl
# Log file: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/MyFIFO_vio_wrapper.vds
# Journal file: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MyFIFO_vio_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 373.684 ; gain = 80.094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 409.945 ; gain = 36.262
Command: synth_design -top MyFIFO_vio_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 826.914 ; gain = 179.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MyFIFO_vio_wrapper' [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/hdl/MyFIFO_vio_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/hdl/MyFIFO_vio_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'MyFIFO_vio' [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/synth/MyFIFO_vio.v:13]
INFO: [Synth 8-6157] synthesizing module 'MyFIFO_vio_FIFO_wrapper_0_0' [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-12584-DESKTOP-L24A0GV/realtime/MyFIFO_vio_FIFO_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MyFIFO_vio_FIFO_wrapper_0_0' (1#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-12584-DESKTOP-L24A0GV/realtime/MyFIFO_vio_FIFO_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MyFIFO_vio_vio_0_0' [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-12584-DESKTOP-L24A0GV/realtime/MyFIFO_vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MyFIFO_vio_vio_0_0' (2#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-12584-DESKTOP-L24A0GV/realtime/MyFIFO_vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/synth/MyFIFO_vio.v:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FIFO_wrapper_0'. This will prevent further optimization [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/synth/MyFIFO_vio.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MyFIFO_vio' (3#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/synth/MyFIFO_vio.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MyFIFO_vio_wrapper' (4#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/hdl/MyFIFO_vio_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.559 ; gain = 242.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.559 ; gain = 242.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.559 ; gain = 242.852
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/ip/MyFIFO_vio_FIFO_wrapper_0_0/MyFIFO_vio_FIFO_wrapper_0_0/MyFIFO_vio_FIFO_wrapper_0_0_in_context.xdc] for cell 'MyFIFO_vio_i/FIFO_wrapper_0'
Finished Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/ip/MyFIFO_vio_FIFO_wrapper_0_0/MyFIFO_vio_FIFO_wrapper_0_0/MyFIFO_vio_FIFO_wrapper_0_0_in_context.xdc] for cell 'MyFIFO_vio_i/FIFO_wrapper_0'
Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/ip/MyFIFO_vio_vio_0_0/MyFIFO_vio_vio_0_0/MyFIFO_vio_vio_0_0_in_context.xdc] for cell 'MyFIFO_vio_i/vio_0'
Finished Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/MyFIFO_vio/ip/MyFIFO_vio_vio_0_0/MyFIFO_vio_vio_0_0/MyFIFO_vio_vio_0_0_in_context.xdc] for cell 'MyFIFO_vio_i/vio_0'
Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
Finished Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MyFIFO_vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MyFIFO_vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 927.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 927.707 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 927.707 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MyFIFO_vio_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyFIFO_vio_i/FIFO_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyFIFO_vio_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 927.707 ; gain = 280.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 927.707 ; gain = 280.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 927.707 ; gain = 280.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 973.125 ; gain = 325.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 973.125 ; gain = 325.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 982.840 ; gain = 335.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |MyFIFO_vio_FIFO_wrapper_0_0 |         1|
|2     |MyFIFO_vio_vio_0_0          |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |MyFIFO_vio_FIFO_wrapper_0_0 |     1|
|2     |MyFIFO_vio_vio_0_0          |     1|
|3     |IBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |    68|
|2     |  MyFIFO_vio_i |MyFIFO_vio |    67|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 997.637 ; gain = 312.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 997.637 ; gain = 349.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1020.273 ; gain = 610.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/MyFIFO_vio_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MyFIFO_vio_wrapper_utilization_synth.rpt -pb MyFIFO_vio_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 16:57:26 2023...
