
*** Running vivado
    with args -log design_ps_pl_PID_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_ps_pl_PID_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_ps_pl_PID_0_0.tcl -notrace
Command: synth_design -top design_ps_pl_PID_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_ps_pl_PID_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6614 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1724.871 ; gain = 152.715 ; free physical = 2817 ; free virtual = 8613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_ps_pl_PID_0_0' [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PID_0_0/synth/design_ps_pl_PID_0_0.vhd:69]
INFO: [Synth 8-3491] module 'PID' declared at '/home/johan/rob_ele/RobotElectronicsProject/PidController/pid.vhd:4' bound to instance 'U0' of component 'PID' [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PID_0_0/synth/design_ps_pl_PID_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'PID' [/home/johan/rob_ele/RobotElectronicsProject/PidController/pid.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PID' (1#1) [/home/johan/rob_ele/RobotElectronicsProject/PidController/pid.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'design_ps_pl_PID_0_0' (2#1) [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PID_0_0/synth/design_ps_pl_PID_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.590 ; gain = 210.434 ; free physical = 2783 ; free virtual = 8580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.559 ; gain = 213.402 ; free physical = 2859 ; free virtual = 8660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.559 ; gain = 213.402 ; free physical = 2859 ; free virtual = 8659
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1958.277 ; gain = 0.000 ; free physical = 2701 ; free virtual = 8502
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1958.277 ; gain = 0.000 ; free physical = 2690 ; free virtual = 8491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 2778 ; free virtual = 8575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 2778 ; free virtual = 8575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 2778 ; free virtual = 8575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 2804 ; free virtual = 8603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 10    
+---Multipliers : 
	                 5x32  Multipliers := 2     
	                11x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PID 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 10    
+---Multipliers : 
	                 5x32  Multipliers := 2     
	                11x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[31]' (FDR) to 'U0/sp_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[30]' (FDR) to 'U0/input_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[31]' (FDR) to 'U0/input_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[30]' (FDR) to 'U0/input_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[29]' (FDR) to 'U0/input_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[29]' (FDR) to 'U0/input_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[26]' (FDR) to 'U0/input_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[27]' (FDR) to 'U0/input_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[28]' (FDR) to 'U0/input_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[28]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[25]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[12]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[13]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[14]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[15]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[16]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[17]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[18]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[19]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[20]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[21]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[22]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[23]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sp_int_reg[24]' (FDR) to 'U0/input_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[27]' (FDR) to 'U0/input_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[27]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[28]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[29]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[30]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[31]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[25]' (FDR) to 'U0/input_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[25]' (FDR) to 'U0/old_input_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[26]' (FDR) to 'U0/input_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[26]' (FDR) to 'U0/old_input_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[24]' (FDR) to 'U0/input_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[24]' (FDR) to 'U0/old_input_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[21]' (FDR) to 'U0/input_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[21]' (FDR) to 'U0/old_input_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[22]' (FDR) to 'U0/input_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[22]' (FDR) to 'U0/old_input_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[23]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[23]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[12]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[12]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[13]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[13]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[14]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[14]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[15]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[15]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[16]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[16]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[17]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[17]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[18]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[18]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/input_int_reg[19]' (FDR) to 'U0/input_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/old_input_reg[19]' (FDR) to 'U0/old_input_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\input_int_reg[20] )
INFO: [Synth 8-3886] merging instance 'U0/i_reg[18]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[19]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[20]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[21]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[22]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[23]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[24]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[25]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[25]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[25]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[26]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[26]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[26]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[27]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[27]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[27]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[28]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[28]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[28]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[29]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[29]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[29]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/p_reg[30]' (FDR) to 'U0/p_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_reg[30]' (FDR) to 'U0/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d_reg[30]' (FDR) to 'U0/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[30]' (FDR) to 'U0/error_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[29]' (FDR) to 'U0/error_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[12]' (FDR) to 'U0/error_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[13]' (FDR) to 'U0/error_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[14]' (FDR) to 'U0/error_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[15]' (FDR) to 'U0/error_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[16]' (FDR) to 'U0/error_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[17]' (FDR) to 'U0/error_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[18]' (FDR) to 'U0/error_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[19]' (FDR) to 'U0/error_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[20]' (FDR) to 'U0/error_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[21]' (FDR) to 'U0/error_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[26]' (FDR) to 'U0/error_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[22]' (FDR) to 'U0/error_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[27]' (FDR) to 'U0/error_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[23]' (FDR) to 'U0/error_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/error_reg[28]' (FDR) to 'U0/error_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 2738 ; free virtual = 8541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3174 ; free virtual = 8978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3222 ; free virtual = 9026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3206 ; free virtual = 9009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3191 ; free virtual = 8996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3189 ; free virtual = 8994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3205 ; free virtual = 9010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3205 ; free virtual = 9009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3198 ; free virtual = 9002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3192 ; free virtual = 8997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   299|
|2     |LUT1   |    96|
|3     |LUT2   |   251|
|4     |LUT3   |   469|
|5     |LUT4   |   234|
|6     |LUT5   |   275|
|7     |LUT6   |   616|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2452|
|2     |  U0     |PID    |  2331|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3192 ; free virtual = 8997
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1958.277 ; gain = 213.402 ; free physical = 3207 ; free virtual = 9011
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1958.277 ; gain = 386.121 ; free physical = 3207 ; free virtual = 9011
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_ps_pl_PID_0_0' is not ideal for floorplanning, since the cellview 'PID' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.215 ; gain = 0.000 ; free physical = 3189 ; free virtual = 8990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1964.215 ; gain = 562.445 ; free physical = 3277 ; free virtual = 9078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.215 ; gain = 0.000 ; free physical = 3277 ; free virtual = 9078
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.runs/design_ps_pl_PID_0_0_synth_1/design_ps_pl_PID_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.227 ; gain = 0.000 ; free physical = 3327 ; free virtual = 9130
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.runs/design_ps_pl_PID_0_0_synth_1/design_ps_pl_PID_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_ps_pl_PID_0_0_utilization_synth.rpt -pb design_ps_pl_PID_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 21:42:17 2019...
