{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636645471890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636645471890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 09:44:31 2021 " "Processing started: Thu Nov 11 09:44:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636645471890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645471890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645471890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636645473157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636645473157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_50mhz_to_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_50mhz_to_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH " "Found design unit 1: CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487075 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_50MHZ_to_60HZ " "Found entity 1: CLK_50MHZ_to_60HZ" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636645487098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636645487098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tilt_control/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj0.vhd 3 1 " "Found 3 design units, including 1 entities, in source file proj0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROJ0-PROJ0_ARCH " "Found design unit 2: PROJ0-PROJ0_ARCH" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJ0 " "Found entity 1: PROJ0" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sounds-sounds_arch " "Found design unit 1: sounds-sounds_arch" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""} { "Info" "ISGN_ENTITY_NAME" "1 sounds " "Found entity 1: sounds" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJ0 " "Elaborating entity \"PROJ0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636645487236 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spawnPositions PROJ0.vhd(136) " "VHDL Signal Declaration warning at PROJ0.vhd(136): used explicit default value for signal \"spawnPositions\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enemySizes PROJ0.vhd(139) " "VHDL Signal Declaration warning at PROJ0.vhd(139): used explicit default value for signal \"enemySizes\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxEnemyIndex PROJ0.vhd(141) " "VHDL Signal Declaration warning at PROJ0.vhd(141): used explicit default value for signal \"maxEnemyIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxSizeIndex PROJ0.vhd(142) " "VHDL Signal Declaration warning at PROJ0.vhd(142): used explicit default value for signal \"maxSizeIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxSpawnIndex PROJ0.vhd(143) " "VHDL Signal Declaration warning at PROJ0.vhd(143): used explicit default value for signal \"maxSpawnIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotIndex PROJ0.vhd(144) " "VHDL Signal Declaration warning at PROJ0.vhd(144): used explicit default value for signal \"maxShotIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotCounter PROJ0.vhd(145) " "VHDL Signal Declaration warning at PROJ0.vhd(145): used explicit default value for signal \"maxShotCounter\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z PROJ0.vhd(149) " "Verilog HDL or VHDL warning at PROJ0.vhd(149): object \"data_z\" assigned a value but never read" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spawnRate PROJ0.vhd(160) " "VHDL Signal Declaration warning at PROJ0.vhd(160): used explicit default value for signal \"spawnRate\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enemySpeed PROJ0.vhd(161) " "VHDL Signal Declaration warning at PROJ0.vhd(161): used explicit default value for signal \"enemySpeed\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 161 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player_face_right PROJ0.vhd(163) " "Verilog HDL or VHDL warning at PROJ0.vhd(163): object \"player_face_right\" assigned a value but never read" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 "|PROJ0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "PROJ0.vhd" "U1" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "components/vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636645487488 ""}  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636645487488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636645487596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "PROJ0.vhd" "U2" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "PROJ0.vhd" "U3" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxEnemyIndex hw_image_generator.vhd(65) " "VHDL Signal Declaration warning at hw_image_generator.vhd(65): used explicit default value for signal \"maxEnemyIndex\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotIndex hw_image_generator.vhd(66) " "VHDL Signal Declaration warning at hw_image_generator.vhd(66): used explicit default value for signal \"maxShotIndex\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(88) " "VHDL Process Statement warning at hw_image_generator.vhd(88): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(88) " "VHDL Process Statement warning at hw_image_generator.vhd(88): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(89) " "VHDL Process Statement warning at hw_image_generator.vhd(89): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(89) " "VHDL Process Statement warning at hw_image_generator.vhd(89): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(90) " "VHDL Process Statement warning at hw_image_generator.vhd(90): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(90) " "VHDL Process Statement warning at hw_image_generator.vhd(90): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(108) " "VHDL Process Statement warning at hw_image_generator.vhd(108): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(108) " "VHDL Process Statement warning at hw_image_generator.vhd(108): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(110) " "VHDL Process Statement warning at hw_image_generator.vhd(110): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(110) " "VHDL Process Statement warning at hw_image_generator.vhd(110): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(129) " "VHDL Process Statement warning at hw_image_generator.vhd(129): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(130) " "VHDL Process Statement warning at hw_image_generator.vhd(130): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(130) " "VHDL Process Statement warning at hw_image_generator.vhd(130): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(131) " "VHDL Process Statement warning at hw_image_generator.vhd(131): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(132) " "VHDL Process Statement warning at hw_image_generator.vhd(132): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(133) " "VHDL Process Statement warning at hw_image_generator.vhd(133): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(138) " "VHDL Process Statement warning at hw_image_generator.vhd(138): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(139) " "VHDL Process Statement warning at hw_image_generator.vhd(139): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(144) " "VHDL Process Statement warning at hw_image_generator.vhd(144): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(145) " "VHDL Process Statement warning at hw_image_generator.vhd(145): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(152) " "VHDL Process Statement warning at hw_image_generator.vhd(152): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(153) " "VHDL Process Statement warning at hw_image_generator.vhd(153): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(158) " "VHDL Process Statement warning at hw_image_generator.vhd(158): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(159) " "VHDL Process Statement warning at hw_image_generator.vhd(159): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(164) " "VHDL Process Statement warning at hw_image_generator.vhd(164): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(165) " "VHDL Process Statement warning at hw_image_generator.vhd(165): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(175) " "VHDL Process Statement warning at hw_image_generator.vhd(175): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_position hw_image_generator.vhd(177) " "VHDL Process Statement warning at hw_image_generator.vhd(177): signal \"pulse_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(184) " "VHDL Process Statement warning at hw_image_generator.vhd(184): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(184) " "VHDL Process Statement warning at hw_image_generator.vhd(184): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_position hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"pulse_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(194) " "VHDL Process Statement warning at hw_image_generator.vhd(194): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(208) " "VHDL Process Statement warning at hw_image_generator.vhd(208): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(222) " "VHDL Process Statement warning at hw_image_generator.vhd(222): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(236) " "VHDL Process Statement warning at hw_image_generator.vhd(236): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemyPosition_y hw_image_generator.vhd(237) " "VHDL Process Statement warning at hw_image_generator.vhd(237): signal \"enemyPosition_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemySize hw_image_generator.vhd(237) " "VHDL Process Statement warning at hw_image_generator.vhd(237): signal \"enemySize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemyPosition_x hw_image_generator.vhd(238) " "VHDL Process Statement warning at hw_image_generator.vhd(238): signal \"enemyPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemySize hw_image_generator.vhd(238) " "VHDL Process Statement warning at hw_image_generator.vhd(238): signal \"enemySize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(239) " "VHDL Process Statement warning at hw_image_generator.vhd(239): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(243) " "VHDL Process Statement warning at hw_image_generator.vhd(243): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(247) " "VHDL Process Statement warning at hw_image_generator.vhd(247): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(251) " "VHDL Process Statement warning at hw_image_generator.vhd(251): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(255) " "VHDL Process Statement warning at hw_image_generator.vhd(255): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxShotIndex hw_image_generator.vhd(268) " "VHDL Process Statement warning at hw_image_generator.vhd(268): signal \"maxShotIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_y hw_image_generator.vhd(269) " "VHDL Process Statement warning at hw_image_generator.vhd(269): signal \"shotPosition_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(270) " "VHDL Process Statement warning at hw_image_generator.vhd(270): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ADXL345_controller:U4 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ADXL345_controller:U4\"" {  } { { "PROJ0.vhd" "U4" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ADXL345_controller:U4\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ADXL345_controller:U4\|gsensor:U0\"" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "U0" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ADXL345_controller:U4\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ADXL345_controller:U4\|gsensor:U0\|spi:u0\"" {  } { { "components/Tilt_Control/gsensor.sv" "u0" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_50MHZ_to_60HZ CLK_50MHZ_to_60HZ:U5 " "Elaborating entity \"CLK_50MHZ_to_60HZ\" for hierarchy \"CLK_50MHZ_to_60HZ:U5\"" {  } { { "PROJ0.vhd" "U5" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CLK_50MHZ_to_60HZ.vhd(23) " "VHDL Process Statement warning at CLK_50MHZ_to_60HZ.vhd(23): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|CLK_50MHZ_to_60HZ:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sounds sounds:U6 " "Elaborating entity \"sounds\" for hierarchy \"sounds:U6\"" {  } { { "PROJ0.vhd" "U6" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "play sounds.vhd(15) " "Verilog HDL or VHDL warning at sounds.vhd(15): object \"play\" assigned a value but never read" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_effect sounds.vhd(21) " "VHDL Process Statement warning at sounds.vhd(21): signal \"sound_effect\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_effect sounds.vhd(22) " "VHDL Process Statement warning at sounds.vhd(22): signal \"sound_effect\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_duration sounds.vhd(23) " "VHDL Process Statement warning at sounds.vhd(23): signal \"sound_duration\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_effect_temp sounds.vhd(24) " "VHDL Process Statement warning at sounds.vhd(24): signal \"sound_effect_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frequency sounds.vhd(25) " "VHDL Process Statement warning at sounds.vhd(25): signal \"frequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frequency sounds.vhd(26) " "VHDL Process Statement warning at sounds.vhd(26): signal \"frequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_pin_tmp sounds.vhd(29) " "VHDL Process Statement warning at sounds.vhd(29): signal \"sound_pin_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_pin_tmp sounds.vhd(30) " "VHDL Process Statement warning at sounds.vhd(30): signal \"sound_pin_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sound_duration sounds.vhd(32) " "VHDL Process Statement warning at sounds.vhd(32): signal \"sound_duration\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frequency sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"frequency\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_pin_tmp sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"sound_pin_tmp\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_pin sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"sound_pin\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_duration sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"sound_duration\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_effect_temp sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"sound_effect_temp\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_effect sounds.vhd(19) " "VHDL Process Statement warning at sounds.vhd(19): inferring latch(es) for signal or variable \"sound_effect\", which holds its previous value in one or more paths through the process" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect\[0\] sounds.vhd(19) " "Inferred latch for \"sound_effect\[0\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect\[1\] sounds.vhd(19) " "Inferred latch for \"sound_effect\[1\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect\[2\] sounds.vhd(19) " "Inferred latch for \"sound_effect\[2\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect\[3\] sounds.vhd(19) " "Inferred latch for \"sound_effect\[3\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[0\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[0\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[1\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[1\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[2\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[2\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[3\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[3\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[4\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[4\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[5\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[5\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[6\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[6\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[7\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[7\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[8\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[8\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[9\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[9\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[10\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[10\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[11\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[11\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487643 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[12\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[12\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[13\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[13\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[14\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[14\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_effect_temp\[15\] sounds.vhd(19) " "Inferred latch for \"sound_effect_temp\[15\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[0\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[0\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[1\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[1\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[2\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[2\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[3\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[3\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[4\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[4\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[5\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[5\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[6\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[6\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[7\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[7\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[8\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[8\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[9\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[9\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[10\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[10\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[11\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[11\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[12\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[12\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[13\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[13\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[14\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[14\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[15\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[15\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[16\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[16\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[17\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[17\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[18\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[18\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[19\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[19\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[20\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[20\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[21\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[21\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[22\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[22\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[23\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[23\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[24\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[24\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[25\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[25\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[26\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[26\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[27\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[27\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[28\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[28\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[29\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[29\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[30\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[30\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_duration\[31\] sounds.vhd(19) " "Inferred latch for \"sound_duration\[31\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_pin sounds.vhd(19) " "Inferred latch for \"sound_pin\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_pin_tmp sounds.vhd(19) " "Inferred latch for \"sound_pin_tmp\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[0\] sounds.vhd(19) " "Inferred latch for \"frequency\[0\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[1\] sounds.vhd(19) " "Inferred latch for \"frequency\[1\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[2\] sounds.vhd(19) " "Inferred latch for \"frequency\[2\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[3\] sounds.vhd(19) " "Inferred latch for \"frequency\[3\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[4\] sounds.vhd(19) " "Inferred latch for \"frequency\[4\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[5\] sounds.vhd(19) " "Inferred latch for \"frequency\[5\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[6\] sounds.vhd(19) " "Inferred latch for \"frequency\[6\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[7\] sounds.vhd(19) " "Inferred latch for \"frequency\[7\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[8\] sounds.vhd(19) " "Inferred latch for \"frequency\[8\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[9\] sounds.vhd(19) " "Inferred latch for \"frequency\[9\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[10\] sounds.vhd(19) " "Inferred latch for \"frequency\[10\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[11\] sounds.vhd(19) " "Inferred latch for \"frequency\[11\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[12\] sounds.vhd(19) " "Inferred latch for \"frequency\[12\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[13\] sounds.vhd(19) " "Inferred latch for \"frequency\[13\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[14\] sounds.vhd(19) " "Inferred latch for \"frequency\[14\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[15\] sounds.vhd(19) " "Inferred latch for \"frequency\[15\]\" at sounds.vhd(19)" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636645487659 "|PROJ0|sounds:U6"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/db/PROJ0.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/db/PROJ0.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1636645516861 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ADXL345