<div id="pf2b6" class="pf w0 h0" data-page-no="2b6"><div class="pc pc2b6 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2b6.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">38.3.4<span class="_ _b"> </span>I2C Status register (I2C<span class="ff7 ws24e">x</span>_S)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 3h offset</div><div class="t m0 x81 h1d y2fd9 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3cee ff2 fs4 fc0 sc0 ls0 ws48d">Read TCF<span class="_ _21"> </span><span class="ws2bb v15">IAAS </span><span class="ws48e">BUSY ARBL<span class="_ _3e"> </span><span class="ws325 v15">RAM </span><span class="ws48a">SRW<span class="_ _4b"> </span>IICIF RXAK</span></span></div><div class="t m0 x8b h7 y26e6 ff2 fs4 fc0 sc0 ls0 ws48f">Write<span class="_ _17c"> </span>w1c w1c</div><div class="t m0 x12c h7 y3cef ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">10000000<span class="_ _19a"></span></span></div><div class="t m0 x1b h9 y3cf0 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_S field descriptions</span></div><div class="t m0 x12c h10 y3cf1 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y6cb ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x12c h7 yd36 ff2 fs4 fc0 sc0 ls0">TCF</div><div class="t m0 x83 h7 y6cb ff2 fs4 fc0 sc0 ls0 ws0">Transfer Complete Flag</div><div class="t m0 x83 h7 y3cf2 ff2 fs4 fc0 sc0 ls0 ws0">This bit sets on the completion of a byte and acknowledge bit transfer. This bit is valid only during or</div><div class="t m0 x83 h7 y3cf3 ff2 fs4 fc0 sc0 ls0 ws0">immediately following a transfer to or from the I2C module. The TCF bit is cleared by reading the I2C data</div><div class="t m0 x83 h7 y3cf4 ff2 fs4 fc0 sc0 ls0 ws0">register in receive mode or by writing to the I2C data register in transmit mode.</div><div class="t m0 x83 h7 y3cf5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transfer in progress</div><div class="t m0 x83 h7 y3cf6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transfer complete</div><div class="t m0 x97 h7 y3cf7 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y3cf8 ff2 fs4 fc0 sc0 ls0">IAAS</div><div class="t m0 x83 h7 y3cf7 ff2 fs4 fc0 sc0 ls0 ws0">Addressed As A Slave</div><div class="t m0 x83 h7 y2116 ff2 fs4 fc0 sc0 ls0 ws0">This bit is set by one of the following conditions:</div><div class="t m0 xd0 h7 y3cf9 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The calling address matches the programmed slave primary address in the A1 register or range</div><div class="t m0 x147 h7 y3cfa ff2 fs4 fc0 sc0 ls0 ws0">address in the RA register (which must be set to a nonzero value).</div><div class="t m0 xd0 h7 y3cfb ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>GCAEN is set and a general call is received.</div><div class="t m0 xd0 h7 y1d0e ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SIICAEN is set and the calling address matches the second programmed slave address.</div><div class="t m0 xd0 h7 y2117 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ALERTEN is set and an SMBus alert response address is received</div><div class="t m0 xd0 h7 y3cfc ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>RMEN is set and an address is received that is within the range between the values of the A1 and</div><div class="t m0 x147 h7 y3cfd ff2 fs4 fc0 sc0 ls0 ws0">RA registers.</div><div class="t m0 x83 h7 y3cfe ff2 fs4 fc0 sc0 ls0 ws0">This bit sets before the ACK bit. The CPU must check the SRW bit and set TX/RX accordingly. Writing the</div><div class="t m0 x83 h7 y3cff ff2 fs4 fc0 sc0 ls0 ws0">C1 register with any value clears this bit.</div><div class="t m0 x83 h7 y3d00 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Not addressed</div><div class="t m0 x83 h7 y3d01 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Addressed as a slave</div><div class="t m0 x97 h7 y3d02 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y3d03 ff2 fs4 fc0 sc0 ls0">BUSY</div><div class="t m0 x83 h7 y3d02 ff2 fs4 fc0 sc0 ls0 ws0">Bus Busy</div><div class="t m0 x83 h7 y3d04 ff2 fs4 fc0 sc0 ls0 ws0">Indicates the status of the bus regardless of slave or master mode. This bit is set when a START signal is</div><div class="t m0 x83 h7 y3d05 ff2 fs4 fc0 sc0 ls0 ws0">detected and cleared when a STOP signal is detected.</div><div class="t m0 x83 h7 y3d06 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Bus is idle</div><div class="t m0 x83 h7 y11c1 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Bus is busy</div><div class="t m0 x97 h7 y11c2 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x95 h7 y11c3 ff2 fs4 fc0 sc0 ls0">ARBL</div><div class="t m0 x83 h7 y11c2 ff2 fs4 fc0 sc0 ls0 ws0">Arbitration Lost</div><div class="t m0 x83 h7 y11c4 ff2 fs4 fc0 sc0 ls0 ws0">This bit is set by hardware when the arbitration procedure is lost. The ARBL bit must be cleared by</div><div class="t m0 x83 h7 y3d07 ff2 fs4 fc0 sc0 ls0 ws0">software, by writing a one to it.</div><div class="t m0 x83 h7 y1a48 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Standard bus operation.</div><div class="t m0 x83 h7 y3d08 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Loss of arbitration.</div><div class="t m0 x97 h7 y3d09 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y3d0a ff2 fs4 fc0 sc0 ls0">RAM</div><div class="t m0 x83 h7 y3d09 ff2 fs4 fc0 sc0 ls0 ws0">Range Address Match</div><div class="t m0 x83 h7 y3d0b ff2 fs4 fc0 sc0 ls0 ws0">This bit is set to 1 by any of the following conditions:</div><div class="t m0 x1b h7 y3d0c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">694<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,544.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:129.252000px;bottom:627.850000px;width:17.496000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,451.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:183.745000px;bottom:618.850000px;width:20.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,274.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.747000px;bottom:627.850000px;width:24.507000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,192.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:294.246000px;bottom:627.850000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,111.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:352.001000px;bottom:618.850000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b7" data-dest-detail='[695,"XYZ",null,589.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:407.501000px;bottom:627.850000px;width:20.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b7" data-dest-detail='[695,"XYZ",null,508.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:464.249000px;bottom:627.850000px;width:19.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b7" data-dest-detail='[695,"XYZ",null,286.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:517.747000px;bottom:627.850000px;width:24.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b6" data-dest-detail='[694,"XYZ",null,192.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:297.999000px;bottom:609.850000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b7" data-dest-detail='[695,"XYZ",null,508.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:465.999000px;bottom:609.850000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
