[{"origin":"https://github.com/bhaylock/9ch-fpga-pulsegen","visit":5,"date":"2021-01-10T14:09:17.203318+00:00","status":"full","snapshot":"517c21c3342cb9c4bdd2c78ff87133715385d761","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/bhaylock/9ch-fpga-pulsegen/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/517c21c3342cb9c4bdd2c78ff87133715385d761/"},{"origin":"https://github.com/bhaylock/9ch-fpga-pulsegen","visit":4,"date":"2018-01-08T12:42:24.584243+00:00","status":"full","snapshot":"64c49fccde4af1dcbf9c69cb666dc0f479bcc097","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/bhaylock/9ch-fpga-pulsegen/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/64c49fccde4af1dcbf9c69cb666dc0f479bcc097/"},{"origin":"https://github.com/bhaylock/9ch-fpga-pulsegen","visit":3,"date":"2016-08-11T21:14:03.560292+00:00","status":"full","snapshot":"64c49fccde4af1dcbf9c69cb666dc0f479bcc097","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/bhaylock/9ch-fpga-pulsegen/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/64c49fccde4af1dcbf9c69cb666dc0f479bcc097/"},{"origin":"https://github.com/bhaylock/9ch-fpga-pulsegen","visit":2,"date":"2016-06-07T19:30:28.723143+00:00","status":"full","snapshot":"64c49fccde4af1dcbf9c69cb666dc0f479bcc097","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/bhaylock/9ch-fpga-pulsegen/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/64c49fccde4af1dcbf9c69cb666dc0f479bcc097/"},{"origin":"https://github.com/bhaylock/9ch-fpga-pulsegen","visit":1,"date":"2016-05-11T05:58:24.463349+00:00","status":"full","snapshot":"64c49fccde4af1dcbf9c69cb666dc0f479bcc097","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/bhaylock/9ch-fpga-pulsegen/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/64c49fccde4af1dcbf9c69cb666dc0f479bcc097/"}]
