/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[45] & in_data[20]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_1_16z = ~(celloutsig_1_13z & celloutsig_1_6z[12]);
  assign celloutsig_0_2z = ~(in_data[72] & celloutsig_0_0z);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_4z);
  assign celloutsig_1_11z = !(celloutsig_1_9z ? celloutsig_1_8z[2] : celloutsig_1_3z[0]);
  assign celloutsig_0_16z = !(celloutsig_0_5z[2] ? celloutsig_0_10z[2] : celloutsig_0_6z[0]);
  assign celloutsig_0_1z = ~(in_data[86] | celloutsig_0_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] | celloutsig_0_4z) & (celloutsig_0_5z[1] | celloutsig_0_5z[5]));
  assign celloutsig_0_5z = { in_data[13:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } + in_data[65:60];
  assign celloutsig_0_20z = { in_data[94:91], celloutsig_0_13z, celloutsig_0_16z } + { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } & in_data[35:33];
  assign celloutsig_1_2z = { in_data[138:126], celloutsig_1_1z } < { in_data[188:179], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z[1:0], celloutsig_0_4z, celloutsig_0_1z } * { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_4z ? { in_data[140:118], celloutsig_1_5z } : { in_data[142:133], 1'h0, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_14z[6:0] = celloutsig_0_7z ? { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z } : { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } != { in_data[59:55], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = - { in_data[121:118], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_11z = - { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[167:162], celloutsig_1_1z } !== { celloutsig_1_6z[8:3], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z } !== { celloutsig_1_8z[1], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_13z = in_data[48:46] | { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_4z = | { celloutsig_1_0z, in_data[144:142] };
  assign celloutsig_0_7z = | { celloutsig_0_6z[2:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_27z = | { celloutsig_0_20z, celloutsig_0_14z[0] };
  assign celloutsig_1_1z = | in_data[154:148];
  assign celloutsig_0_15z = ~^ in_data[68:48];
  assign celloutsig_0_28z = ~^ { celloutsig_0_14z[2:0], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z };
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[118:108], celloutsig_1_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_6z[1:0], celloutsig_1_4z };
  always_latch
    if (clkin_data[96]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_6z[2:1], celloutsig_0_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_29z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_14z[6:5], celloutsig_0_11z, celloutsig_0_27z };
  assign celloutsig_1_13z = ~((celloutsig_1_6z[15] & celloutsig_1_7z) | (celloutsig_1_0z & celloutsig_1_3z[1]));
  assign celloutsig_1_0z = ~((in_data[165] & in_data[101]) | (in_data[103] & in_data[175]));
  assign celloutsig_0_14z[7] = celloutsig_0_0z;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
