<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

</twCmdLine><twDesign>Main.ncd</twDesign><twDesignPath>Main.ncd</twDesignPath><twPCF>Main.pcf</twPCF><twPcfPath>Main.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s1200e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-01-07</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>37488</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntEndPt>20</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1117</twEndPtCnt><twPathErrCnt>244</twPathErrCnt><twMinPer>120.832</twMinPer></twConstHead><twPathRptBanner iPaths="202" iCriticalPaths="23" sType="EndPoint">Paths for end point RAMcont/state_16 (SLICE_X22Y47.F3), 202 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.302</twSlack><twSrc BELType="FF">RAMcont/writeCounter_6</twSrc><twDest BELType="FF">RAMcont/state_16</twDest><twTotPathDel>7.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_6</twSrc><twDest BELType='FF'>RAMcont/state_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/writeCounter&lt;6&gt;</twComp><twBEL>RAMcont/writeCounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>RAMcont/writeCounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;0&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;0&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;10&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1</twBEL><twBEL>RAMcont/state_16</twBEL></twPathDel><twLogDel>3.636</twLogDel><twRouteDel>3.916</twRouteDel><twTotDel>7.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.115</twSlack><twSrc BELType="FF">RAMcont/writeCounter_0</twSrc><twDest BELType="FF">RAMcont/state_16</twDest><twTotPathDel>7.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_0</twSrc><twDest BELType='FF'>RAMcont/state_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>RAMcont/writeCounter&lt;0&gt;</twComp><twBEL>RAMcont/writeCounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.358</twDelInfo><twComp>RAMcont/writeCounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;10&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1</twBEL><twBEL>RAMcont/state_16</twBEL></twPathDel><twLogDel>3.404</twLogDel><twRouteDel>3.961</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.001</twSlack><twSrc BELType="FF">RAMcont/writeCounter_9</twSrc><twDest BELType="FF">RAMcont/state_16</twDest><twTotPathDel>7.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_9</twSrc><twDest BELType='FF'>RAMcont/state_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/writeCounter&lt;9&gt;</twComp><twBEL>RAMcont/writeCounter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.173</twDelInfo><twComp>RAMcont/writeCounter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;1&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;10&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;16&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;10&gt;1</twBEL><twBEL>RAMcont/state_16</twBEL></twPathDel><twLogDel>3.475</twLogDel><twRouteDel>3.776</twRouteDel><twTotDel>7.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="23" sType="EndPoint">Paths for end point RAMcont/state_17 (SLICE_X20Y49.F1), 23 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.100</twSlack><twSrc BELType="FF">RAMcont/writeCounter_6</twSrc><twDest BELType="FF">RAMcont/state_17</twDest><twTotPathDel>7.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_6</twSrc><twDest BELType='FF'>RAMcont/state_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/writeCounter&lt;6&gt;</twComp><twBEL>RAMcont/writeCounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>RAMcont/writeCounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;0&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;0&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.160</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;17&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;9&gt;1</twBEL><twBEL>RAMcont/state_17</twBEL></twPathDel><twLogDel>2.877</twLogDel><twRouteDel>4.473</twRouteDel><twTotDel>7.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.913</twSlack><twSrc BELType="FF">RAMcont/writeCounter_0</twSrc><twDest BELType="FF">RAMcont/state_17</twDest><twTotPathDel>7.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_0</twSrc><twDest BELType='FF'>RAMcont/state_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>RAMcont/writeCounter&lt;0&gt;</twComp><twBEL>RAMcont/writeCounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.358</twDelInfo><twComp>RAMcont/writeCounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.160</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;17&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;9&gt;1</twBEL><twBEL>RAMcont/state_17</twBEL></twPathDel><twLogDel>2.645</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>7.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.799</twSlack><twSrc BELType="FF">RAMcont/writeCounter_9</twSrc><twDest BELType="FF">RAMcont/state_17</twDest><twTotPathDel>7.049</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/writeCounter_9</twSrc><twDest BELType='FF'>RAMcont/state_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/writeCounter&lt;9&gt;</twComp><twBEL>RAMcont/writeCounter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.173</twDelInfo><twComp>RAMcont/writeCounter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_lut&lt;1&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/next_state_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_and0000</twComp><twBEL>RAMcont/next_state_and0000_wg_cy&lt;4&gt;</twBEL><twBEL>RAMcont/next_state_and0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.160</twDelInfo><twComp>RAMcont/next_state_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;17&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;9&gt;1</twBEL><twBEL>RAMcont/state_17</twBEL></twPathDel><twLogDel>2.716</twLogDel><twRouteDel>4.333</twRouteDel><twTotDel>7.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="22" sType="EndPoint">Paths for end point RAMcont/state_24 (SLICE_X26Y47.F3), 23 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.733</twSlack><twSrc BELType="FF">RAMcont/readCounter_11</twSrc><twDest BELType="FF">RAMcont/state_24</twDest><twTotPathDel>6.983</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/readCounter_11</twSrc><twDest BELType='FF'>RAMcont/state_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X33Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>RAMcont/readCounter&lt;11&gt;</twComp><twBEL>RAMcont/readCounter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>RAMcont/readCounter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twComp><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_lut&lt;2&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;2&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;4&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;2&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1</twBEL><twBEL>RAMcont/state_24</twBEL></twPathDel><twLogDel>3.522</twLogDel><twRouteDel>3.461</twRouteDel><twTotDel>6.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.439</twSlack><twSrc BELType="FF">RAMcont/readCounter_12</twSrc><twDest BELType="FF">RAMcont/state_24</twDest><twTotPathDel>6.689</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/readCounter_12</twSrc><twDest BELType='FF'>RAMcont/state_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/readCounter&lt;13&gt;</twComp><twBEL>RAMcont/readCounter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>RAMcont/readCounter&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twComp><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_lut&lt;2&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;2&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;4&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;2&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1</twBEL><twBEL>RAMcont/state_24</twBEL></twPathDel><twLogDel>3.518</twLogDel><twRouteDel>3.171</twRouteDel><twTotDel>6.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.317</twSlack><twSrc BELType="FF">RAMcont/readCounter_20</twSrc><twDest BELType="FF">RAMcont/state_24</twDest><twTotPathDel>6.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/readCounter_20</twSrc><twDest BELType='FF'>RAMcont/state_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y71.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>RAMcont/readCounter&lt;21&gt;</twComp><twBEL>RAMcont/readCounter_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>RAMcont/readCounter&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y55.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_lut&lt;4&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;4&gt;</twBEL><twBEL>RAMcont/Mcompar_next_state_cmp_le0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>RAMcont/next_state_cmp_le0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/state_mux0000&lt;2&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y47.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/state&lt;24&gt;</twComp><twBEL>RAMcont/state_mux0000&lt;2&gt;1</twBEL><twBEL>RAMcont/state_24</twBEL></twPathDel><twLogDel>3.400</twLogDel><twRouteDel>3.167</twRouteDel><twTotDel>6.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y6.DIA12), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.030</twSlack><twSrc BELType="FF">writeBufData_12</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>1.035</twTotPathDel><twClkSkew dest = "0.135" src = "0.130">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>writeBufData_12</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>writeBufData&lt;13&gt;</twComp><twBEL>writeBufData_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.DIA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.691</twDelInfo><twComp>writeBufData&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y6.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.046</twSlack><twSrc BELType="FF">writeBufAddr_7</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew dest = "0.135" src = "0.133">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>writeBufAddr_7</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>writeBufAddr&lt;7&gt;</twComp><twBEL>writeBufAddr_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.706</twDelInfo><twComp>writeBufAddr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.706</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y6.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.075</twSlack><twSrc BELType="FF">writeBufData_0</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew dest = "0.135" src = "0.124">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>writeBufData_0</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X2Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>writeBufData&lt;1&gt;</twComp><twBEL>writeBufData_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.690</twDelInfo><twComp>writeBufData&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpfx" slack="9.433" period="12.500" constraintValue="12.500" deviceLimit="3.067" freqLimit="326.052" physResource="RAMcont/DCM0/CLKFX" logResource="RAMcont/DCM0/CLKFX" locationPin="DCM_X1Y3.CLKFX" clockNet="RAMcont/clk100MHz1"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="RAMcont/DCM0/CLKIN" logResource="RAMcont/DCM0/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_IBUFG1"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="RAMcont/DCM0/CLKIN" logResource="RAMcont/DCM0/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk25MHz = PERIOD &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;" ScopeName="">TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;</twConstName><twItemCnt>767</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>126</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.768</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/dataInterrupt (SLICE_X17Y28.SR), 56 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.953</twSlack><twSrc BELType="FF">vga_cont/VGARow_9</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>8.736</twTotPathDel><twClkSkew dest = "0.146" src = "0.178">0.032</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_9</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>vga_cont/VGARow&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.127</twLogDel><twRouteDel>3.609</twRouteDel><twTotDel>8.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.170</twSlack><twSrc BELType="FF">vga_cont/VGARow_8</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>8.519</twTotPathDel><twClkSkew dest = "0.146" src = "0.178">0.032</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_8</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.131</twLogDel><twRouteDel>3.388</twRouteDel><twTotDel>8.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.316</twSlack><twSrc BELType="FF">vga_cont/VGARow_6</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>8.376</twTotPathDel><twClkSkew dest = "0.146" src = "0.175">0.029</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_6</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGARow&lt;6&gt;</twComp><twBEL>vga_cont/VGARow_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>vga_cont/VGARow&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.131</twLogDel><twRouteDel>3.245</twRouteDel><twTotDel>8.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGARow_8 (SLICE_X23Y18.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.967</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_3</twSrc><twDest BELType="FF">vga_cont/VGARow_8</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "0.041" src = "0.059">0.018</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_3</twSrc><twDest BELType='FF'>vga_cont/VGARow_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>vga_cont/VGAPixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_8</twBEL></twPathDel><twLogDel>4.057</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.181</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_6</twSrc><twDest BELType="FF">vga_cont/VGARow_8</twDest><twTotPathDel>7.519</twTotPathDel><twClkSkew dest = "0.041" src = "0.062">0.021</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_6</twSrc><twDest BELType='FF'>vga_cont/VGARow_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp><twBEL>vga_cont/VGAPixel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_8</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>3.906</twRouteDel><twTotDel>7.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.204</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_7</twSrc><twDest BELType="FF">vga_cont/VGARow_8</twDest><twTotPathDel>7.496</twTotPathDel><twClkSkew dest = "0.041" src = "0.062">0.021</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_7</twSrc><twDest BELType='FF'>vga_cont/VGARow_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp><twBEL>vga_cont/VGAPixel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>vga_cont/VGAPixel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_8</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>3.887</twRouteDel><twTotDel>7.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGARow_9 (SLICE_X23Y18.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.967</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_3</twSrc><twDest BELType="FF">vga_cont/VGARow_9</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "0.041" src = "0.059">0.018</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_3</twSrc><twDest BELType='FF'>vga_cont/VGARow_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>vga_cont/VGAPixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_9</twBEL></twPathDel><twLogDel>4.057</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.181</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_6</twSrc><twDest BELType="FF">vga_cont/VGARow_9</twDest><twTotPathDel>7.519</twTotPathDel><twClkSkew dest = "0.041" src = "0.062">0.021</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_6</twSrc><twDest BELType='FF'>vga_cont/VGARow_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp><twBEL>vga_cont/VGAPixel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_9</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>3.906</twRouteDel><twTotDel>7.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.204</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_7</twSrc><twDest BELType="FF">vga_cont/VGARow_9</twDest><twTotPathDel>7.496</twTotPathDel><twClkSkew dest = "0.041" src = "0.062">0.021</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_7</twSrc><twDest BELType='FF'>vga_cont/VGARow_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;6&gt;</twComp><twBEL>vga_cont/VGAPixel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>vga_cont/VGAPixel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_9</twBEL></twPathDel><twLogDel>3.609</twLogDel><twRouteDel>3.887</twRouteDel><twTotDel>7.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGAAddress_2 (SLICE_X15Y27.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.599</twSlack><twSrc BELType="FF">vga_cont/VGAAddress_2</twSrc><twDest BELType="FF">vga_cont/VGAAddress_2</twDest><twTotPathDel>1.599</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAAddress_2</twSrc><twDest BELType='FF'>vga_cont/VGAAddress_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>vga_cont/VGAAddress&lt;2&gt;</twComp><twBEL>vga_cont/VGAAddress_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>vga_cont/VGAAddress&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>vga_cont/VGAAddress&lt;2&gt;</twComp><twBEL>vga_cont/VGAAddress&lt;2&gt;_rt</twBEL><twBEL>vga_cont/Mcount_VGAAddress_xor&lt;2&gt;</twBEL><twBEL>vga_cont/VGAAddress_2</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGAAddress_6 (SLICE_X15Y29.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.599</twSlack><twSrc BELType="FF">vga_cont/VGAAddress_6</twSrc><twDest BELType="FF">vga_cont/VGAAddress_6</twDest><twTotPathDel>1.599</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAAddress_6</twSrc><twDest BELType='FF'>vga_cont/VGAAddress_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>vga_cont/VGAAddress&lt;6&gt;</twComp><twBEL>vga_cont/VGAAddress_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>vga_cont/VGAAddress&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>vga_cont/VGAAddress&lt;6&gt;</twComp><twBEL>vga_cont/VGAAddress&lt;6&gt;_rt</twBEL><twBEL>vga_cont/Mcount_VGAAddress_xor&lt;6&gt;</twBEL><twBEL>vga_cont/VGAAddress_6</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/vsync (SLICE_X21Y14.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.616</twSlack><twSrc BELType="FF">vga_cont/vsync</twSrc><twDest BELType="FF">vga_cont/vsync</twDest><twTotPathDel>1.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/vsync</twSrc><twDest BELType='FF'>vga_cont/vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>vga_cont/vsync</twComp><twBEL>vga_cont/vsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.627</twDelInfo><twComp>vga_cont/vsync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>vga_cont/vsync</twComp><twBEL>vga_cont/vsync_mux000058</twBEL><twBEL>vga_cont/vsync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>1.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tbpwl" slack="36.545" period="39.721" constraintValue="19.860" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="clk25MHz_BUFGP"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tbpwh" slack="36.545" period="39.721" constraintValue="19.860" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="clk25MHz_BUFGP"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tbp" slack="36.545" period="39.721" constraintValue="39.721" deviceLimit="3.176" freqLimit="314.861" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="clk25MHz_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_RAMcont_clk100MHz1 = PERIOD TIMEGRP &quot;RAMcont_clk100MHz1&quot; TS_clk / 1.6 HIGH         50%;</twConstName><twItemCnt>18477</twItemCnt><twErrCntSetup>578</twErrCntSetup><twErrCntEndPt>578</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>702</twEndPtCnt><twPathErrCnt>12619</twPathErrCnt><twMinPer>158.610</twMinPer></twConstHead><twPathRptBanner iPaths="69" iCriticalPaths="68" sType="EndPoint">Paths for end point RAMcont/sinkAddr_2 (SLICE_X2Y73.F2), 69 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.611</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_2</twDest><twTotPathDel>14.190</twTotPathDel><twClkSkew dest = "0.196" src = "1.867">1.671</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>nmpsm3/portBup&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;</twBEL><twBEL>RAMcont/sinkAddr_2</twBEL></twPathDel><twLogDel>8.487</twLogDel><twRouteDel>5.703</twRouteDel><twTotDel>14.190</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.592</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_2</twDest><twTotPathDel>14.171</twTotPathDel><twClkSkew dest = "0.196" src = "1.867">1.671</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB2</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>nmpsm3/portBup&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;3&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;</twBEL><twBEL>RAMcont/sinkAddr_2</twBEL></twPathDel><twLogDel>8.326</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>14.171</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.501</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_2</twDest><twTotPathDel>14.080</twTotPathDel><twClkSkew dest = "0.196" src = "1.867">1.671</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y85.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>nmpsm3/portBup&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y85.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;2&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;2&gt;</twBEL><twBEL>RAMcont/sinkAddr_2</twBEL></twPathDel><twLogDel>8.605</twLogDel><twRouteDel>5.475</twRouteDel><twTotDel>14.080</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="68" sType="EndPoint">Paths for end point RAMcont/sourceAddr_0 (SLICE_X14Y75.F3), 69 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.212</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sourceAddr_0</twDest><twTotPathDel>13.744</twTotPathDel><twClkSkew dest = "0.149" src = "1.867">1.718</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sourceAddr_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>nmpsm3/portBup&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N210</twComp><twBEL>RAMcont/bytesToWrite_22_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;</twBEL><twBEL>RAMcont/sourceAddr_0</twBEL></twPathDel><twLogDel>8.487</twLogDel><twRouteDel>5.257</twRouteDel><twTotDel>13.744</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.193</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sourceAddr_0</twDest><twTotPathDel>13.725</twTotPathDel><twClkSkew dest = "0.149" src = "1.867">1.718</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sourceAddr_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB2</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>nmpsm3/portBup&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;3&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N210</twComp><twBEL>RAMcont/bytesToWrite_22_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;</twBEL><twBEL>RAMcont/sourceAddr_0</twBEL></twPathDel><twLogDel>8.326</twLogDel><twRouteDel>5.399</twRouteDel><twTotDel>13.725</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.102</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sourceAddr_0</twDest><twTotPathDel>13.634</twTotPathDel><twClkSkew dest = "0.149" src = "1.867">1.718</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sourceAddr_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y85.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>nmpsm3/portBup&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y85.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N210</twComp><twBEL>RAMcont/bytesToWrite_22_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sourceAddr_mux0000&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y75.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sourceAddr&lt;0&gt;</twComp><twBEL>RAMcont/sourceAddr_mux0000&lt;0&gt;</twBEL><twBEL>RAMcont/sourceAddr_0</twBEL></twPathDel><twLogDel>8.605</twLogDel><twRouteDel>5.029</twRouteDel><twTotDel>13.634</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="68" sType="EndPoint">Paths for end point RAMcont/sinkAddr_1 (SLICE_X2Y76.F4), 69 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.126</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_1</twDest><twTotPathDel>13.702</twTotPathDel><twClkSkew dest = "0.193" src = "1.867">1.674</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>nmpsm3/portBup&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;</twBEL><twBEL>RAMcont/sinkAddr_1</twBEL></twPathDel><twLogDel>8.487</twLogDel><twRouteDel>5.215</twRouteDel><twTotDel>13.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.107</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_1</twDest><twTotPathDel>13.683</twTotPathDel><twClkSkew dest = "0.193" src = "1.867">1.674</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB2</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>nmpsm3/portBup&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;3&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;</twBEL><twBEL>RAMcont/sinkAddr_1</twBEL></twPathDel><twLogDel>8.326</twLogDel><twRouteDel>5.357</twRouteDel><twTotDel>13.683</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.016</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/sinkAddr_1</twDest><twTotPathDel>13.592</twTotPathDel><twClkSkew dest = "0.193" src = "1.867">1.674</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/sinkAddr_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y85.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>nmpsm3/portBup&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y85.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>nmpsm3/orr&lt;13&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>N13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y86.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N19</twComp><twBEL>RAMcont/state_and0000310</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N230</twComp><twBEL>RAMcont/bytesToWrite_15_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>RAMcont/sinkAddr_mux0000&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>RAMcont/sinkAddr&lt;1&gt;</twComp><twBEL>RAMcont/sinkAddr_mux0000&lt;1&gt;</twBEL><twBEL>RAMcont/sinkAddr_1</twBEL></twPathDel><twLogDel>8.605</twLogDel><twRouteDel>4.987</twRouteDel><twTotDel>13.592</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">RAMcont/clk100MHz</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMcont_clk100MHz1 = PERIOD TIMEGRP &quot;RAMcont_clk100MHz1&quot; TS_clk / 1.6 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/OE (SLICE_X3Y42.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">RAMcont/OE</twSrc><twDest BELType="FF">RAMcont/OE</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>RAMcont/OE</twSrc><twDest BELType='FF'>RAMcont/OE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y42.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>RAMcont/OE</twComp><twBEL>RAMcont/OE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>RAMcont/OE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y42.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/OE</twComp><twBEL>RAMcont/OE_mux00001</twBEL><twBEL>RAMcont/OE</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/A_2 (SLICE_X1Y42.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">RAMcont/A_2</twSrc><twDest BELType="FF">RAMcont/A_2</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>RAMcont/A_2</twSrc><twDest BELType='FF'>RAMcont/A_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y42.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>RAMcont/A&lt;2&gt;</twComp><twBEL>RAMcont/A_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>RAMcont/A&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y42.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/A&lt;2&gt;</twComp><twBEL>RAMcont/A_mux0000&lt;2&gt;271</twBEL><twBEL>RAMcont/A_2</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/A_5 (SLICE_X13Y43.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">RAMcont/A_5</twSrc><twDest BELType="FF">RAMcont/A_5</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>RAMcont/A_5</twSrc><twDest BELType='FF'>RAMcont/A_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X13Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>RAMcont/A&lt;5&gt;</twComp><twBEL>RAMcont/A_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>RAMcont/A&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y43.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/A&lt;5&gt;</twComp><twBEL>RAMcont/A_mux0000&lt;5&gt;231</twBEL><twBEL>RAMcont/A_5</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">RAMcont/clk100MHz</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMcont_clk100MHz1 = PERIOD TIMEGRP &quot;RAMcont_clk100MHz1&quot; TS_clk / 1.6 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tbpwl" slack="9.324" period="12.500" constraintValue="6.250" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="RAMcont/clk100MHz"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tbpwh" slack="9.324" period="12.500" constraintValue="6.250" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="RAMcont/clk100MHz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tbp" slack="9.324" period="12.500" constraintValue="12.500" deviceLimit="3.176" freqLimit="314.861" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="RAMcont/clk100MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="94"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="120.832" actualRollup="253.776" errors="20" errorRollup="578" items="37488" itemsRollup="18477"/><twConstRollup name="TS_RAMcont_clk100MHz1" fullName="TS_RAMcont_clk100MHz1 = PERIOD TIMEGRP &quot;RAMcont_clk100MHz1&quot; TS_clk / 1.6 HIGH         50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="158.610" actualRollup="N/A" errors="578" errorRollup="0" items="18477" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="95">2</twUnmetConstCnt><twDataSheet anchorID="96" twNameLen="15"><twClk2SUList anchorID="97" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.583</twRiseRise><twFallRise>7.552</twFallRise><twRiseFall>15.861</twRiseFall><twFallFall>11.750</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="98" twDestWidth="8"><twDest>clk25MHz</twDest><twClk2SU><twSrc>clk25MHz</twSrc><twRiseRise>8.768</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>598</twErrCnt><twScore>3345953</twScore><twSetupScore>3345953</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>56732</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5444</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>158.610</twMinPer><twFootnote number="1" /><twMaxFreq>6.305</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Mar 30 17:13:11 2013 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 195 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
