

================================================================
== Synthesis Summary Report of 'axi4_sqrt'
================================================================
+ General Information: 
    * Date:           Sat Sep 18 21:18:03 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        axi4_sqrt
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency | Latency | Iteration|         | Trip |          |        |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ axi4_sqrt         |  Timing|   0.00|        -|        -|         -|        -|     -|        no|  5 (1%)|   -|  1706 (1%)|  1954 (3%)|    -|
    | o Loop 1           |       -|  -7.30|       51|  510.000|         3|        1|    50|       yes|       -|   -|          -|          -|    -|
    | o VITIS_LOOP_26_1  |       -|  -7.30|        -|        -|        19|        1|     -|       yes|       -|   -|          -|          -|    -|
    | o Loop 3           |       -|  -7.30|       51|  510.000|         3|        1|    50|       yes|       -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+

