// initial seed: rawStdGen 0 1
[+] Printed file newdir/newdir/0-seed_0_1.sv
module eiutwdg
  (output integer ictbhpoa, output logic [3:3] fzbaa, input bit fy [3:2], input int whqxqe, input real fmpe [2:4]);
  
  
  not wzadxqu(iuuqbvtmh, x);
  not w(iv, iuuqbvtmh);
  xor epu(ictbhpoa, iv, hesuseq);
endmodule: eiutwdg


