// Seed: 1711718677
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5
);
  module_2 modCall_1 ();
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 ();
  assign id_1 = id_1[1];
  assign module_0.type_2 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri id_14,
    input uwire id_15,
    output tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    output supply1 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input wand id_22,
    input wor id_23,
    output tri0 id_24,
    output uwire id_25,
    id_28 = 1,
    input wand id_26
);
  supply0 id_29 = 1;
  wire id_30, id_31;
  wire id_32;
  module_2 modCall_1 ();
endmodule
