<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="S06.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Shift_Register_Top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Shift_Register_Top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Shift_Register_Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Shift_Register_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Shift_Register_Top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Shift_Register_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Shift_Register_Top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Shift_Register_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Shift_Register_Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Shift_Register_Top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Shift_Register_Top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Shift_Register_Top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Shift_Register_Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_Top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Shift_Register_Top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_Register_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Shift_Register_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Shift_Register_Top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Shift_Register_Top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Shift_Register_Top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Shift_Register_Top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Shift_Register_Top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Shift_Register_Top.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_Top_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Shift_Register_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Shift_Register_Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Shift_Register_Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Shift_Register_Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Shift_Register_Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shift_Register_Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shift_Register_Top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Shift_Register_Top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Shift_Register_Top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shift_Register_Top_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Shift_Register_Top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Shift_Register_Top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_Top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shift_Register_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_register_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_register_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_register_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1765362870" xil_pn:in_ck="6245167807919607168" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_divider.vhd"/>
      <outfile xil_pn:name="clock_divider_100Hz.vhd"/>
      <outfile xil_pn:name="multiplex_7seg.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
      <outfile xil_pn:name="shift_register_tb.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1765362870" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5491708576218367127" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765362870" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1498847399098274383" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765362870" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="13063825091569048" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765362870" xil_pn:in_ck="6245167807919607168" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_divider.vhd"/>
      <outfile xil_pn:name="clock_divider_100Hz.vhd"/>
      <outfile xil_pn:name="multiplex_7seg.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
      <outfile xil_pn:name="shift_register_tb.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1765362878" xil_pn:in_ck="6245167807919607168" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7111973958517693983" xil_pn:start_ts="1765362870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="shift_register_tb_beh.prj"/>
      <outfile xil_pn:name="shift_register_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1765362878" xil_pn:in_ck="203035934009942246" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8646056495063524572" xil_pn:start_ts="1765362878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_register_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8492817010939901177" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="13063825091569048" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-252929020251241151" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363777" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4296661188154319330" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363788" xil_pn:in_ck="4453566563510183033" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-5945573244389734056" xil_pn:start_ts="1765363777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Shift_Register_Top.lso"/>
      <outfile xil_pn:name="Shift_Register_Top.ngc"/>
      <outfile xil_pn:name="Shift_Register_Top.ngr"/>
      <outfile xil_pn:name="Shift_Register_Top.prj"/>
      <outfile xil_pn:name="Shift_Register_Top.stx"/>
      <outfile xil_pn:name="Shift_Register_Top.syr"/>
      <outfile xil_pn:name="Shift_Register_Top.xst"/>
      <outfile xil_pn:name="Shift_Register_Top_beh.prj"/>
      <outfile xil_pn:name="Shift_Register_Top_vhdl.prj"/>
      <outfile xil_pn:name="Shift_Register_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1765363788" xil_pn:in_ck="7812981035142527584" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8262849249475320428" xil_pn:start_ts="1765363788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363795" xil_pn:in_ck="-9075641709997639942" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1919098441782087542" xil_pn:start_ts="1765363788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Shift_Register_Top.bld"/>
      <outfile xil_pn:name="Shift_Register_Top.ngd"/>
      <outfile xil_pn:name="Shift_Register_Top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1765363801" xil_pn:in_ck="2142742690747700667" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1765363795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Shift_Register_Top.pcf"/>
      <outfile xil_pn:name="Shift_Register_Top_map.map"/>
      <outfile xil_pn:name="Shift_Register_Top_map.mrp"/>
      <outfile xil_pn:name="Shift_Register_Top_map.ncd"/>
      <outfile xil_pn:name="Shift_Register_Top_map.ngm"/>
      <outfile xil_pn:name="Shift_Register_Top_map.xrpt"/>
      <outfile xil_pn:name="Shift_Register_Top_summary.xml"/>
      <outfile xil_pn:name="Shift_Register_Top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1765363816" xil_pn:in_ck="-2482541308864728044" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1765363801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Shift_Register_Top.ncd"/>
      <outfile xil_pn:name="Shift_Register_Top.pad"/>
      <outfile xil_pn:name="Shift_Register_Top.par"/>
      <outfile xil_pn:name="Shift_Register_Top.ptwx"/>
      <outfile xil_pn:name="Shift_Register_Top.unroutes"/>
      <outfile xil_pn:name="Shift_Register_Top.xpi"/>
      <outfile xil_pn:name="Shift_Register_Top_pad.csv"/>
      <outfile xil_pn:name="Shift_Register_Top_pad.txt"/>
      <outfile xil_pn:name="Shift_Register_Top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1765363820" xil_pn:in_ck="7812981035142519959" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1765363816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Shift_Register_Top.bgn"/>
      <outfile xil_pn:name="Shift_Register_Top.bit"/>
      <outfile xil_pn:name="Shift_Register_Top.drc"/>
      <outfile xil_pn:name="Shift_Register_Top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1765363826" xil_pn:in_ck="7812981035142507105" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1765363820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765363816" xil_pn:in_ck="-2944472310873130441" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1765363813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Shift_Register_Top.twr"/>
      <outfile xil_pn:name="Shift_Register_Top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
