# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab5.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Lab5.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../Lab5.gen/sources_1/ip/clk_wiz_0" \
"../../../../Lab5.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../Lab5.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../Lab5.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../Lab5.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab5.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../Lab5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Lab5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" \
"../../../../Lab5.ip_user_files/bd/mb_block/sim/mb_block.v" \

sv xil_defaultlib  --include "../../../../Lab5.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Lab5.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../Lab5.gen/sources_1/ip/clk_wiz_0" \
"../../../../Lab5.srcs/sources_1/imports/design_source/Color_Mapper.sv" \
"../../../../Lab5.srcs/sources_1/imports/design_source/VGA_controller.sv" \
"../../../../Lab5.srcs/sources_1/imports/design_source/ball.sv" \
"../../../../Lab5.srcs/sources_1/imports/design_source/hex_driver.sv" \
"../../../../Lab5.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
