INFO-FLOW: Workspace T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1 opened at Fri Oct 17 00:25:19 +0800 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: T:\Xilinx\Vitis\2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: T:\Xilinx\Vivado\2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.031 sec.
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.199 sec.
Execute     create_clock -period 3.30 
INFO: [HLS 200-1510] Running: create_clock -period 3.30 
Execute       ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source T:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source T:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.956 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 17.324 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:17; Allocated memory: 12.484 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 272.484 MB.
Execute         set_directive_top dut -name=dut 
INFO: [HLS 200-10] Analyzing design file 'test_store_stream_to_master.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling test_store_stream_to_master.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang test_store_stream_to_master.cpp -foptimization-record-file=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot T:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/all.directive.json -E -IT:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I T:/Xilinx/Vitis/2024.2/common/technology/autopilot -I T:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp {-hls-platform-db-name=T:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.cpp.clang.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp {-hls-platform-db-name=T:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/clang.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp std=gnu++14 -target fpga  -directive=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/.systemc_flag -fix-errors T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.289 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp std=gnu++14 -target fpga  -directive=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/all.directive.json -fix-errors T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.567 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang-tidy.loop-label.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source T:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.066 sec.
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp -IT:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I T:/Xilinx/Vitis/2024.2/common/technology/autopilot -I T:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.bc {-hls-platform-db-name=T:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.295 seconds; current allocated memory: 272.484 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.g.bc"  
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.g.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.083 sec.
Execute         run_link_or_opt -opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.395 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed T:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc T:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed T:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc T:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.626 sec.
Execute         run_link_or_opt -opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.153 sec.
Execute         run_link_or_opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed T:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed T:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.891 -x ir T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=T:\Xilinx\Vitis\2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 160 Compile/Link T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 118 Unroll/Inline (step 1) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91 Unroll/Inline (step 2) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92 Unroll/Inline (step 3) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92 Unroll/Inline (step 4) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91 Array/Struct (step 1) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91 Array/Struct (step 2) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91 Array/Struct (step 3) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91 Array/Struct (step 4) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 84 Array/Struct (step 5) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 88 Performance (step 1) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 84 Performance (step 2) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 67 Performance (step 3) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 67 Performance (step 4) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 64 HW Transforms (step 1) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 72 HW Transforms (step 2) T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void xf::data_mover::storeStreamToMaster<32, 32, 32>(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, ap_uint<32>*, unsigned long long)' into 'dut(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, ap_uint<32>*, unsigned long long)' (test_store_stream_to_master.cpp:30:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.837 seconds; current allocated memory: 272.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 272.484 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.0.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 272.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.1.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 273.066 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.g.1.bc to T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.1.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 295.156 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.2.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51:22) in function 'dut'.
Execute             auto_get_db
Command           transform done; 0.132 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.3.bc -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 307.562 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.02 sec.
Command       elaborate done; 27.238 sec.
Execute       ap_eval exec zip -j T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.482 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model dut_Pipeline_VITIS_LOOP_61_3 
Execute         preproc_iomode -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_61_3 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_61_3 
Execute         apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_61_3 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_61_3 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_61_3 
Execute         cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_61_3 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_61_3 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         schedule -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln51', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation 32 bit ('add_ln56', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:56->test_store_stream_to_master.cpp:32) (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'
WARNING: [HLS 200-871] Estimated clock period (8.546 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' consists of the following:
	'add' operation 32 bit ('add_ln51_1', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32) [34]  (2.236 ns)
	'select' operation 32 bit ('select_ln50', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32) [36]  (0.698 ns)
	'add' operation 32 bit ('add_ln56', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:56->test_store_stream_to_master.cpp:32) [46]  (4.023 ns)
	'store' operation 0 bit ('cnt_1_write_ln50', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32) of variable 'add_ln56', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:56->test_store_stream_to_master.cpp:32 on local variable 'cnt', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32 [50]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.312 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 311.223 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.
Execute         set_default_model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         bind -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 312.523 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_VITIS_LOOP_61_3 
Execute         schedule -model dut_Pipeline_VITIS_LOOP_61_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_3'
WARNING: [HLS 200-871] Estimated clock period (5.001 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_61_3' consists of the following:
	'store' operation 0 bit ('i_2_write_ln0') of constant 0 on local variable 'i_2' [19]  (1.588 ns)
	'load' operation 5 bit ('i_2_load', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61->test_store_stream_to_master.cpp:32) on local variable 'i_2' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln61', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61->test_store_stream_to_master.cpp:32) [24]  (1.825 ns)
	'store' operation 0 bit ('i_2_write_ln61', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61->test_store_stream_to_master.cpp:32) of variable 'add_ln61', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61->test_store_stream_to_master.cpp:32 on local variable 'i_2' [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 312.586 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_61_3.
Execute         set_default_model dut_Pipeline_VITIS_LOOP_61_3 
Execute         bind -model dut_Pipeline_VITIS_LOOP_61_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 312.590 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_61_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (5.001 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'dut' consists of the following:
	'call' operation 0 bit ('_ln59', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32) to 'dut_Pipeline_VITIS_LOOP_61_3' [45]  (5.001 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 312.621 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 312.652 MB.
Execute         syn_report -verbosereport -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_61_3 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -top_prefix dut_ -sub_prefix dut_ -mg_file T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' pipeline 'VITIS_LOOP_51_1_VITIS_LOOP_52_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_31ns_31ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_31ns_31ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 314.715 MB.
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -style xilinx -f -lang vhdl -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -style xilinx -f -lang vlog -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
Execute         syn_report -csynth -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -f -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.adb 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -bindview -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 -p T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dut_Pipeline_VITIS_LOOP_61_3 -top_prefix dut_ -sub_prefix dut_ -mg_file T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_61_3' pipeline 'VITIS_LOOP_61_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_61_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.322 seconds; current allocated memory: 316.164 MB.
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_61_3 -style xilinx -f -lang vhdl -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_61_3 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_61_3 -style xilinx -f -lang vlog -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_61_3 
Execute         syn_report -csynth -model dut_Pipeline_VITIS_LOOP_61_3 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_61_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_61_3 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_61_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_61_3 -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_61_3 -f -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.adb 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_61_3 -bindview -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_VITIS_LOOP_61_3 -p T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in_s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in_s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in_s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in_s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/mm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 317.508 MB.
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/dut_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dut -f -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.adb 
Execute         db_write -model dut -bindview -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut -p T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.design.xml 
Execute         syn_report -csynthDesign -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth.rpt -MHOut T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.protoinst 
Execute         sc_get_clocks dut 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2] ... 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.compgen.tcl 
INFO-FLOW: Found component dut_icmp_31ns_31ns_1_2_1.
INFO-FLOW: Append model dut_icmp_31ns_31ns_1_2_1
INFO-FLOW: Found component dut_icmp_31ns_31ns_1_2_1_sub.
INFO-FLOW: Append model dut_icmp_31ns_31ns_1_2_1_sub
INFO-FLOW: Found component dut_add_31ns_31ns_31_2_1.
INFO-FLOW: Append model dut_add_31ns_31ns_31_2_1
INFO-FLOW: Found component dut_add_32ns_32ns_32_2_1.
INFO-FLOW: Append model dut_add_32ns_32ns_32_2_1
INFO-FLOW: Found component dut_icmp_32ns_32ns_1_2_1.
INFO-FLOW: Append model dut_icmp_32ns_32ns_1_2_1
INFO-FLOW: Found component dut_icmp_32ns_32ns_1_2_1_sub.
INFO-FLOW: Append model dut_icmp_32ns_32ns_1_2_1_sub
INFO-FLOW: Found component dut_add_32ns_32ns_32_1_1.
INFO-FLOW: Append model dut_add_32ns_32ns_32_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_61_3] ... 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut] ... 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_sub_32ns_32ns_32_2_1.
INFO-FLOW: Append model dut_sub_32ns_32ns_32_2_1
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_61_3
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_icmp_31ns_31ns_1_2_1 dut_icmp_31ns_31ns_1_2_1_sub dut_add_31ns_31ns_31_2_1 dut_add_32ns_32ns_32_2_1 dut_icmp_32ns_32ns_1_2_1 dut_icmp_32ns_32ns_1_2_1_sub dut_add_32ns_32ns_32_1_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_sub_32ns_32ns_32_2_1 dut_regslice_both dut_regslice_both dut_regslice_both dut_regslice_both dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 dut_Pipeline_VITIS_LOOP_61_3 dut
INFO-FLOW: Generating T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_icmp_31ns_31ns_1_2_1
INFO-FLOW: To file: write model dut_icmp_31ns_31ns_1_2_1_sub
INFO-FLOW: To file: write model dut_add_31ns_31ns_31_2_1
INFO-FLOW: To file: write model dut_add_32ns_32ns_32_2_1
INFO-FLOW: To file: write model dut_icmp_32ns_32ns_1_2_1
INFO-FLOW: To file: write model dut_icmp_32ns_32ns_1_2_1_sub
INFO-FLOW: To file: write model dut_add_32ns_32ns_32_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_sub_32ns_32ns_32_2_1
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_61_3
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/vhdl' dstVlogDir='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/vlog' tclDir='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db' modelList='dut_icmp_31ns_31ns_1_2_1
dut_icmp_31ns_31ns_1_2_1_sub
dut_add_31ns_31ns_31_2_1
dut_add_32ns_32ns_32_2_1
dut_icmp_32ns_32ns_1_2_1
dut_icmp_32ns_32ns_1_2_1_sub
dut_add_32ns_32ns_32_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sub_32ns_32ns_32_2_1
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
dut_Pipeline_VITIS_LOOP_61_3
dut
' expOnly='0'
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.compgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.compgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 321.688 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_icmp_31ns_31ns_1_2_1
dut_icmp_31ns_31ns_1_2_1_sub
dut_add_31ns_31ns_31_2_1
dut_add_32ns_32ns_32_2_1
dut_icmp_32ns_32ns_1_2_1
dut_icmp_32ns_32ns_1_2_1_sub
dut_add_32ns_32ns_32_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sub_32ns_32ns_32_2_1
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
dut_Pipeline_VITIS_LOOP_61_3
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.tbgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.tbgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST dut MODULE2INSTS {dut dut dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 dut_Pipeline_VITIS_LOOP_61_3 grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99} INST2MODULE {dut dut grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99 dut_Pipeline_VITIS_LOOP_61_3} INSTDATA {dut {DEPTH 1 CHILDREN {grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99}} grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99 {DEPTH 2 CHILDREN {}}} MODULEDATA {dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE seteq PRAGMA {} RTLNAME icmp_31ns_31ns_1_2_1_U1 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_31ns_31ns_31_2_1_U2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE add_ln51 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_32ns_32ns_32_2_1_U3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE seteq PRAGMA {} RTLNAME icmp_32ns_32ns_1_2_1_U4 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52} VARIABLE icmp_ln52 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_172_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50} VARIABLE select_ln50 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_fu_179_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE select_ln51 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_32ns_32ns_32_2_1_U5 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE add_ln51_2 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_1_fu_186_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE select_ln51_1 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_32ns_32ns_32_1_1_U6 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:56} VARIABLE add_ln56 LOOP VITIS_LOOP_51_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_61_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln61_fu_124_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61} VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_130_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:61} VARIABLE add_ln61 LOOP VITIS_LOOP_61_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_154_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:65} VARIABLE add_ln65 LOOP VITIS_LOOP_61_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln48_fu_119_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48} VARIABLE icmp_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_32ns_32ns_32_2_1_U25 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48} VARIABLE nBlks LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE sub PRAGMA {} RTLNAME sub_32ns_32ns_32_2_1_U26 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49} VARIABLE sub_ln49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln49_1_fu_184_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49} VARIABLE sub_ln49_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME nBurst_fu_198_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49} VARIABLE nBurst LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_207_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51} VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_fu_225_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49} VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_14_fu_230_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49} VARIABLE empty_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_251_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59} VARIABLE select_ln59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_192_p2 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59} VARIABLE sub_ln59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_219_p3 SOURCE {T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59} VARIABLE select_ln59_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 1.494 seconds; current allocated memory: 323.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.02 MHz
Command       autosyn done; 3.943 sec.
Command     csynth_design done; 31.851 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:31; Allocated memory: 51.148 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: T:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -IT:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I T:/Xilinx/Vitis/2024.2/include -I include T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/test_store_stream_to_master.cpp -o T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/./sim/autowrap/testbench/test_store_stream_to_master.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=T:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.cpp.clang.autosim-tb.out.log 2> T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/test_store_stream_to_master.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/test_store_stream_to_master.cpp T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/./sim/autowrap/testbench/test_store_stream_to_master.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/./sim/autowrap/testbench/test_store_stream_to_master.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec T:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/./sim/autowrap/testbench/test_store_stream_to_master.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.396 sec.
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.549 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.DependenceCheck.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 39.617 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 68.014 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:08; Allocated memory: 11.949 MB.
Execute     export_design -flow syn -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
Execute       config_export -flow=syn -rtl=verilog 
Execute       ::AP::init_summary_file vivado-syn 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.138 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dut xml_exists=0
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=17 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dut_icmp_31ns_31ns_1_2_1
dut_icmp_31ns_31ns_1_2_1_sub
dut_add_31ns_31ns_31_2_1
dut_add_32ns_32ns_32_2_1
dut_icmp_32ns_32ns_1_2_1
dut_icmp_32ns_32ns_1_2_1_sub
dut_add_32ns_32ns_32_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sub_32ns_32ns_32_2_1
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
dut_Pipeline_VITIS_LOOP_61_3
dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dut_ TopModuleNoPrefix dut TopModuleWithPrefix dut' export_design_flow='syn' impl_dir='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000021ABA9B77BC' export_design_flow='syn' export_rpt='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s dut.prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file dut.prj/solution1/impl/export.zip
Command     export_design done; 208.335 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:03:28; Allocated memory: 0.000 MB.
Execute     export_design -flow impl -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
Execute       config_export -flow=impl -rtl=verilog 
Execute       ::AP::init_summary_file vivado-impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dut xml_exists=1
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=17 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dut_icmp_31ns_31ns_1_2_1
dut_icmp_31ns_31ns_1_2_1_sub
dut_add_31ns_31ns_31_2_1
dut_add_32ns_32ns_32_2_1
dut_icmp_32ns_32ns_1_2_1
dut_icmp_32ns_32ns_1_2_1_sub
dut_add_32ns_32ns_32_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_sub_32ns_32ns_32_2_1
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_regslice_both
dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2
dut_Pipeline_VITIS_LOOP_61_3
dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_61_3.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source T:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dut_ TopModuleNoPrefix dut TopModuleWithPrefix dut' export_design_flow='impl' impl_dir='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000021ABACC0E24' export_design_flow='impl' export_rpt='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000021ABAD30ADC' export_design_flow='syn' export_rpt='T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s dut.prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file dut.prj/solution1/impl/export.zip
Command     export_design done; 364.113 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:06:04; Allocated memory: 1.504 MB.
Execute     cleanup_all 
