# Reading D:/tool/modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:25 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/crtl_1.08/source/Key_Debounce.v -work work 
# -- Compiling module Key_Debounce
# 
# Top level modules:
# 	Key_Debounce
# End time: 17:08:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:26 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/glitch_free.v -work work 
# -- Compiling module glitch_free
# 
# Top level modules:
# 	glitch_free
# End time: 17:08:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:26 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/sampler.v -work work 
# -- Compiling module sampler
# 
# Top level modules:
# 	sampler
# End time: 17:08:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:26 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/logic_analyzer.v -work work 
# -- Compiling module logic_analyzer
# 
# Top level modules:
# 	logic_analyzer
# End time: 17:08:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:26 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/PLL_4/PLL_4.v -work work 
# -- Compiling module PLL_4
# 
# Top level modules:
# 	PLL_4
# End time: 17:08:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:26 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_RAM_0
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_RAM_0
# End time: 17:08:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:27 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/RAM_0.v -work work 
# -- Compiling module RAM_0
# 
# Top level modules:
# 	RAM_0
# End time: 17:08:27 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:27 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/tb_test.v -work work 
# -- Compiling module tb_test
# 
# Top level modules:
# 	tb_test
# End time: 17:08:27 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_test usim.GTP_GRS 
# Start time: 17:08:27 on Nov 06,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/pango_prj/logic_test/sim/behav/work.tb_test
# Loading work.tb_test
# Refreshing D:/pango_prj/logic_test/sim/behav/work.logic_analyzer
# Loading work.logic_analyzer
# Refreshing D:/pango_prj/logic_test/sim/behav/work.RAM_0
# Loading work.RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.ipm_distributed_sdpram_v1_2_RAM_0
# Loading work.ipm_distributed_sdpram_v1_2_RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.PLL_4
# Loading work.PLL_4
# Loading usim.GTP_PLL_E3
# Refreshing D:/pango_prj/logic_test/sim/behav/work.glitch_free
# Loading work.glitch_free
# Refreshing D:/pango_prj/logic_test/sim/behav/work.sampler
# Loading work.sampler
# Refreshing D:/pango_prj/logic_test/sim/behav/work.Key_Debounce
# Loading work.Key_Debounce
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/trig_kind \
sim:/tb_test/u_logic_analyzer/u_sampler/addrq \
sim:/tb_test/u_logic_analyzer/u_sampler/wren \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT_prev \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger_int \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger_int_prev
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/crtl_1.08/source/Key_Debounce.v -work work 
# -- Compiling module Key_Debounce
# 
# Top level modules:
# 	Key_Debounce
# End time: 17:17:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/glitch_free.v -work work 
# -- Compiling module glitch_free
# 
# Top level modules:
# 	glitch_free
# End time: 17:17:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/sampler.v -work work 
# -- Compiling module sampler
# 
# Top level modules:
# 	sampler
# End time: 17:17:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/logic_analyzer.v -work work 
# -- Compiling module logic_analyzer
# 
# Top level modules:
# 	logic_analyzer
# End time: 17:17:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/PLL_4/PLL_4.v -work work 
# -- Compiling module PLL_4
# 
# Top level modules:
# 	PLL_4
# End time: 17:17:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_RAM_0
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_RAM_0
# End time: 17:17:01 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:01 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/RAM_0.v -work work 
# -- Compiling module RAM_0
# 
# Top level modules:
# 	RAM_0
# End time: 17:17:01 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:17:01 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/tb_test.v -work work 
# -- Compiling module tb_test
# 
# Top level modules:
# 	tb_test
# End time: 17:17:01 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {run_behav_simulate.tcl}
# End time: 17:17:07 on Nov 06,2024, Elapsed time: 0:08:40
# Errors: 0, Warnings: 3
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_test usim.GTP_GRS 
# Start time: 17:17:07 on Nov 06,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/pango_prj/logic_test/sim/behav/work.tb_test
# Loading work.tb_test
# Refreshing D:/pango_prj/logic_test/sim/behav/work.logic_analyzer
# Loading work.logic_analyzer
# Refreshing D:/pango_prj/logic_test/sim/behav/work.RAM_0
# Loading work.RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.ipm_distributed_sdpram_v1_2_RAM_0
# Loading work.ipm_distributed_sdpram_v1_2_RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.PLL_4
# Loading work.PLL_4
# Loading usim.GTP_PLL_E3
# Refreshing D:/pango_prj/logic_test/sim/behav/work.glitch_free
# Loading work.glitch_free
# Refreshing D:/pango_prj/logic_test/sim/behav/work.sampler
# Loading work.sampler
# Refreshing D:/pango_prj/logic_test/sim/behav/work.Key_Debounce
# Loading work.Key_Debounce
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT \
sim:/tb_test/u_logic_analyzer/u_sampler/Q \
sim:/tb_test/u_logic_analyzer/u_sampler/addrq \
sim:/tb_test/u_logic_analyzer/u_sampler/wren
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT_prev
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/clk
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/trig_kind
restart
run
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:40 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/crtl_1.08/source/Key_Debounce.v -work work 
# -- Compiling module Key_Debounce
# 
# Top level modules:
# 	Key_Debounce
# End time: 17:33:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:40 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/glitch_free.v -work work 
# -- Compiling module glitch_free
# 
# Top level modules:
# 	glitch_free
# End time: 17:33:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:40 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/sampler.v -work work 
# -- Compiling module sampler
# 
# Top level modules:
# 	sampler
# End time: 17:33:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:40 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/logic_analyzer.v -work work 
# -- Compiling module logic_analyzer
# 
# Top level modules:
# 	logic_analyzer
# End time: 17:33:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:40 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/PLL_4/PLL_4.v -work work 
# -- Compiling module PLL_4
# 
# Top level modules:
# 	PLL_4
# End time: 17:33:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:41 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_RAM_0
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_RAM_0
# End time: 17:33:41 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:41 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/RAM_0.v -work work 
# -- Compiling module RAM_0
# 
# Top level modules:
# 	RAM_0
# End time: 17:33:41 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:33:41 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/tb_test.v -work work 
# -- Compiling module tb_test
# 
# Top level modules:
# 	tb_test
# End time: 17:33:41 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {run_behav_simulate.tcl}
# End time: 17:33:52 on Nov 06,2024, Elapsed time: 0:16:45
# Errors: 0, Warnings: 5
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_test usim.GTP_GRS 
# Start time: 17:33:52 on Nov 06,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/pango_prj/logic_test/sim/behav/work.tb_test
# Loading work.tb_test
# Refreshing D:/pango_prj/logic_test/sim/behav/work.logic_analyzer
# Loading work.logic_analyzer
# Refreshing D:/pango_prj/logic_test/sim/behav/work.RAM_0
# Loading work.RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.ipm_distributed_sdpram_v1_2_RAM_0
# Loading work.ipm_distributed_sdpram_v1_2_RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.PLL_4
# Loading work.PLL_4
# Loading usim.GTP_PLL_E3
# Refreshing D:/pango_prj/logic_test/sim/behav/work.glitch_free
# Loading work.glitch_free
# Refreshing D:/pango_prj/logic_test/sim/behav/work.sampler
# Loading work.sampler
# Refreshing D:/pango_prj/logic_test/sim/behav/work.Key_Debounce
# Loading work.Key_Debounce
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT \
sim:/tb_test/u_logic_analyzer/u_sampler/trig_kind \
sim:/tb_test/u_logic_analyzer/u_sampler/clk \
sim:/tb_test/u_logic_analyzer/u_sampler/Q \
sim:/tb_test/u_logic_analyzer/u_sampler/wren \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT_prev
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/crtl_1.08/source/Key_Debounce.v -work work 
# -- Compiling module Key_Debounce
# 
# Top level modules:
# 	Key_Debounce
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/glitch_free.v -work work 
# -- Compiling module glitch_free
# 
# Top level modules:
# 	glitch_free
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/sampler.v -work work 
# -- Compiling module sampler
# 
# Top level modules:
# 	sampler
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/logic_analyzer.v -work work 
# -- Compiling module logic_analyzer
# 
# Top level modules:
# 	logic_analyzer
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/PLL_4/PLL_4.v -work work 
# -- Compiling module PLL_4
# 
# Top level modules:
# 	PLL_4
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_RAM_0
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_RAM_0
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/RAM_0.v -work work 
# -- Compiling module RAM_0
# 
# Top level modules:
# 	RAM_0
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:41:00 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/tb_test.v -work work 
# -- Compiling module tb_test
# 
# Top level modules:
# 	tb_test
# End time: 17:41:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {run_behav_simulate.tcl}
# End time: 17:41:07 on Nov 06,2024, Elapsed time: 0:07:15
# Errors: 0, Warnings: 3
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_test usim.GTP_GRS 
# Start time: 17:41:07 on Nov 06,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/pango_prj/logic_test/sim/behav/work.tb_test
# Loading work.tb_test
# Refreshing D:/pango_prj/logic_test/sim/behav/work.logic_analyzer
# Loading work.logic_analyzer
# Refreshing D:/pango_prj/logic_test/sim/behav/work.RAM_0
# Loading work.RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.ipm_distributed_sdpram_v1_2_RAM_0
# Loading work.ipm_distributed_sdpram_v1_2_RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.PLL_4
# Loading work.PLL_4
# Loading usim.GTP_PLL_E3
# Refreshing D:/pango_prj/logic_test/sim/behav/work.glitch_free
# Loading work.glitch_free
# Refreshing D:/pango_prj/logic_test/sim/behav/work.sampler
# Loading work.sampler
# Refreshing D:/pango_prj/logic_test/sim/behav/work.Key_Debounce
# Loading work.Key_Debounce
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT \
sim:/tb_test/u_logic_analyzer/u_sampler/trig_kind \
sim:/tb_test/u_logic_analyzer/u_sampler/clk \
sim:/tb_test/u_logic_analyzer/u_sampler/Q \
sim:/tb_test/u_logic_analyzer/u_sampler/wren \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT_prev
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/addrq
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger_int \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger_int_prev
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim D:/pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc D:/pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc D:/pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy D:/pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 D:/pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft D:/pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 D:/pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 D:/pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/crtl_1.08/source/Key_Debounce.v -work work 
# -- Compiling module Key_Debounce
# 
# Top level modules:
# 	Key_Debounce
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/glitch_free.v -work work 
# -- Compiling module glitch_free
# 
# Top level modules:
# 	glitch_free
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/sampler.v -work work 
# -- Compiling module sampler
# 
# Top level modules:
# 	sampler
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/logic_analyzer.v -work work 
# -- Compiling module logic_analyzer
# 
# Top level modules:
# 	logic_analyzer
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/PLL_4/PLL_4.v -work work 
# -- Compiling module PLL_4
# 
# Top level modules:
# 	PLL_4
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v -work work 
# -- Compiling module ipm_distributed_sdpram_v1_2_RAM_0
# 
# Top level modules:
# 	ipm_distributed_sdpram_v1_2_RAM_0
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:49 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/ipcore/RAM_0/RAM_0.v -work work 
# -- Compiling module RAM_0
# 
# Top level modules:
# 	RAM_0
# End time: 17:55:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:55:50 on Nov 06,2024
# vlog -reportprogress 300 D:/pango_prj/logic_test/source/tb_test.v -work work 
# -- Compiling module tb_test
# 
# Top level modules:
# 	tb_test
# End time: 17:55:50 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {run_behav_simulate.tcl}
# End time: 17:55:57 on Nov 06,2024, Elapsed time: 0:14:50
# Errors: 0, Warnings: 5
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_test usim.GTP_GRS 
# Start time: 17:55:58 on Nov 06,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/pango_prj/logic_test/sim/behav/work.tb_test
# Loading work.tb_test
# Refreshing D:/pango_prj/logic_test/sim/behav/work.logic_analyzer
# Loading work.logic_analyzer
# Refreshing D:/pango_prj/logic_test/sim/behav/work.RAM_0
# Loading work.RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.ipm_distributed_sdpram_v1_2_RAM_0
# Loading work.ipm_distributed_sdpram_v1_2_RAM_0
# Refreshing D:/pango_prj/logic_test/sim/behav/work.PLL_4
# Loading work.PLL_4
# Loading usim.GTP_PLL_E3
# Refreshing D:/pango_prj/logic_test/sim/behav/work.glitch_free
# Loading work.glitch_free
# Refreshing D:/pango_prj/logic_test/sim/behav/work.sampler
# Loading work.sampler
# Refreshing D:/pango_prj/logic_test/sim/behav/work.Key_Debounce
# Loading work.Key_Debounce
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT \
sim:/tb_test/u_logic_analyzer/u_sampler/Q \
sim:/tb_test/u_logic_analyzer/u_sampler/addrq \
sim:/tb_test/u_logic_analyzer/u_sampler/wren \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger \
sim:/tb_test/u_logic_analyzer/u_sampler/INPUT_prev \
sim:/tb_test/u_logic_analyzer/u_sampler/trigger_int
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
add wave -position insertpoint  \
sim:/tb_test/u_logic_analyzer/u_sampler/clk
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run
# End time: 22:30:29 on Nov 06,2024, Elapsed time: 4:34:31
# Errors: 0, Warnings: 4
