


ARM Macro Assembler    Page 1 


    1 00000000                 INCLUDE          reg_def.s
    1 00000000         ;AREA    |.text|, CODE, READONLY
    2 00000000         
    3 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    4 00000000 50004000 
                       GP_BA   EQU              0x50004000  ;
    5 00000000         
    6 00000000 00000000 
                       GPIOA_PMD
                               EQU              0x000       ;  R/W   GPIO Port 
                                                            A Pin I/O Mode Cont
                                                            rol  0xFFFF_FFFF 
    7 00000000 00000004 
                       GPIOA_OFFD
                               EQU              0x004       ;  R/W   GPIO Port 
                                                            A Pin Digital Input
                                                             Path Disable Contr
                                                            ol  0x0000_0000  
    8 00000000 00000008 
                       GPIOA_DOUT
                               EQU              0x008       ;  R/W   GPIO Port 
                                                            A Data Output Value
                                                              0x0000_FFFF 
    9 00000000 0000000C 
                       GPIOA_DMASK
                               EQU              0x00C       ;  R/W   GPIO Port 
                                                            A Data Output Write
                                                             Mask  0xXXXX_0000 
                                                             
   10 00000000 00000010 
                       GPIOA_PIN
                               EQU              0x010       ;  R  GPIO Port A P
                                                            in Value   0x0000_X
                                                            XXX 
   11 00000000 00000014 
                       GPIOA_DBEN
                               EQU              0x014       ;  R/W   GPIO Port 
                                                            A De - bounce Enabl
                                                            e  0xXXXX_0000  
   12 00000000 00000018 
                       GPIOA_IMD
                               EQU              0x018       ;  R/W   GPIO Port 
                                                            A Interrupt Mode Co
                                                            ntrol  0xXXXX_0000 
                                                             
   13 00000000 0000001C 
                       GPIOA_IEN
                               EQU              0x01C       ;  R/W   GPIO Port 
                                                            A Interrupt Enable 
                                                             0x0000_0000  
   14 00000000 00000020 
                       GPIOA_ISRC
                               EQU              0x020       ;  R/W   GPIO Port 
                                                            A Interrupt Source 
                                                            Flag  0xXXXX_XXXX  
                                                            
   15 00000000 00000040 
                       GPIOB_PMD
                               EQU              0x040       ;  R/W   GPIO Port 



ARM Macro Assembler    Page 2 


                                                            B Pin I/O Mode Cont
                                                            rol  0xFFFF_FFFF 
   16 00000000 00000044 
                       GPIOB_OFFD
                               EQU              0x044       ;  R/W   GPIO Port 
                                                             B Pin Digital Inpu
                                                            t Path Disable Cont
                                                            rol  0x0000_0000  
   17 00000000 00000048 
                       GPIOB_DOUT
                               EQU              0x048       ;  R/W   GPIO Port 
                                                            B Data Output Value
                                                              0x0000_FFFF 
   18 00000000 0000004C 
                       GPIOB_DMASK
                               EQU              0x04C       ;  R/W   GPIO Port 
                                                            B Data Output Write
                                                             Mask  0xXXXX_0000 
                                                             
   19 00000000 00000050 
                       GPIOB_PIN
                               EQU              0x050       ;  R  GPIO Port B P
                                                            in Value   0x0000_X
                                                            XXX 
   20 00000000 00000054 
                       GPIOB_DBEN
                               EQU              0x054       ;  R/W   GPIO Port 
                                                            B De - bounce Enabl
                                                            e  0xXXXX_0000  
   21 00000000 00000058 
                       GPIOB_IMD
                               EQU              0x058       ;  R/W   GPIO Port 
                                                            B Interrupt Mode Co
                                                            ntrol   0xXXXX_0000
                                                              
   22 00000000 0000005C 
                       GPIOB_IEN
                               EQU              0x05C       ;  R/W   GPIO Port 
                                                            B Interrupt Enable 
                                                             0x0000_0000  
   23 00000000 00000060 
                       GPIOB_ISRC
                               EQU              0x060       ;  R/W   GPIO Port 
                                                            B Interrupt Source 
                                                            Flag   0xXXXX_XXXX 
                                                             
   24 00000000 00000080 
                       GPIOC_PMD
                               EQU              0x080       ;  R/W   GPIO Port 
                                                            C  Pin I/O Mode Con
                                                            trol  0xFFFF_FFFF 
   25 00000000 00000084 
                       GPIOC_OFFD
                               EQU              0x084       ;  R/W   GPIO Port 
                                                             C  Pin Digital Inp
                                                            ut Path Disable Con
                                                            trol  0x0000_0000  
                                                            
   26 00000000 00000088 



ARM Macro Assembler    Page 3 


                       GPIOC_DOUT
                               EQU              0x088       ;  R/W   GPIO Port 
                                                            C Data Output Value
                                                               0x0000_FFFF 
   27 00000000 0000008C 
                       GPIOC_DMASK
                               EQU              0x08C       ;  R/W   GPIO Port 
                                                            C Data Output Write
                                                             Mask  0xXXXX_0000 
                                                             
   28 00000000 00000090 
                       GPIOC_PIN
                               EQU              0x090       ;  R  GPIO Port C P
                                                            in Value   0x0000_X
                                                            XXX 
   29 00000000 00000094 
                       GPIOC_DBEN
                               EQU              0x094       ;  R/W   GPIO Port 
                                                            C De- bounce Enable
                                                              0xXXXX_0000  
   30 00000000 00000098 
                       GPIOC_IMD
                               EQU              0x098       ;  R/W   GPIO Port 
                                                            C Interrupt Mode Co
                                                            ntrol  0xXXXX_0000 
                                                             
   31 00000000 0000009C 
                       GPIOC_IEN
                               EQU              0x09C       ;  R/W   GPIO Port 
                                                            C Interrupt Enable 
                                                             0x0000_0000  
   32 00000000 000000A0 
                       GPIOC_ISRC
                               EQU              0x0A0       ;  R/W   GPIO Port 
                                                            C Interrupt Source 
                                                            Flag  0xXXXX_XXXX  
                                                            
   33 00000000 000000C0 
                       GPIOD_PMD
                               EQU              0x0C0       ;  R/W   GPIO Port 
                                                            D  Pin I/O Mode Con
                                                            trol  0xFFFF_FFFF 
   34 00000000 000000C4 
                       GPIOD_OFFD
                               EQU              0x0C4       ;  R/W   GPIO Port 
                                                             D  Pin Digital Inp
                                                            ut Path Disable Con
                                                            trol  0x0000_0000  
                                                            
   35 00000000 000000C8 
                       GPIOD_DOUT
                               EQU              0x0C8       ;  R/W   GPIO Port 
                                                            D Data Output Value
                                                               0x0000_FFFF 
   36 00000000 000000CC 
                       GPIOD_DMASK
                               EQU              0x0CC       ;  R/W   GPIO Port 
                                                            D Data Output Write
                                                             Mask  0xXXXX_0000 



ARM Macro Assembler    Page 4 


                                                             
   37 00000000 000000D0 
                       GPIOD_PIN
                               EQU              0x0D0       ;  R  GPIO Port D P
                                                            in Value   0x0000_X
                                                            XXX 
   38 00000000 000000D4 
                       GPIOD_DBEN
                               EQU              0x0D4       ;  R/W   GPIO Port 
                                                            D De- bounce Enable
                                                               0xXXXX_0000  
   39 00000000 000000D8 
                       GPIOD_IMD
                               EQU              0x0D8       ;  R/W   GPIO Port 
                                                            D Interrupt Mode Co
                                                            ntrol  0xXXXX_0000 
                                                             
   40 00000000 000000DC 
                       GPIOD_IEN
                               EQU              0x0DC       ;  R/W   GPIO Port 
                                                            D Interrupt Enable 
                                                             0x0000_0000  
   41 00000000 000000E0 
                       GPIOD_ISRC
                               EQU              0x0E0       ;  R/W   GPIO Port 
                                                            D Interrupt Source 
                                                            Flag  0xXXXX_XXXX  
                                                            
   42 00000000 00000100 
                       GPIOE_PMD
                               EQU              0x100       ;  R/W   GPIO Port 
                                                            E Pin I/O Mode Cont
                                                            rol  0xFFFF_FFFF 
   43 00000000 00000104 
                       GPIOE_OFFD
                               EQU              0x104       ;  R/W   GPIO Port 
                                                             E Pin Digital Inpu
                                                            t Path Disable Cont
                                                            rol  0x0000_0000  
   44 00000000 00000108 
                       GPIOE_DOUT
                               EQU              0x108       ;  R/W   GPIO Port 
                                                            E Data Output Value
                                                              0x0000_FFFF 
   45 00000000 0000010C 
                       GPIOE_DMASK
                               EQU              0x10C       ;  R/W   GPIO Port 
                                                            E Data Output Write
                                                             Mask  0xXXX X_0000
                                                              
   46 00000000 00000110 
                       GPIOE_PIN
                               EQU              0x110       ;  R  GPIO Port E P
                                                            in Value   0x0000_X
                                                            XXX 
   47 00000000 00000114 
                       GPIOE_DBEN
                               EQU              0x114       ;  R/W   GPIO Port 
                                                            E De - bounce Enabl



ARM Macro Assembler    Page 5 


                                                            e  0xXXXX_0000  
   48 00000000 00000118 
                       GPIOE_IMD
                               EQU              0x118       ;  R/W   GPIO Port 
                                                            E Interrupt Mode Co
                                                            ntrol  0xXXXX_0000 
                                                             
   49 00000000 0000011C 
                       GPIOE_IEN
                               EQU              0x11C       ;  R/W   GPIO Port 
                                                            E Interrupt Enable 
                                                             0x0000_0000  
   50 00000000 00000120 
                       GPIOE_ISRC
                               EQU              0x120       ;  R/W   GPIO Port 
                                                            E Interrupt Source 
                                                            Flag   0xXXXX_XXX
   51 00000000         
   52 00000000         
   53 00000000 50000200 
                       CLK_BA  EQU              0x50000200  ;
   54 00000000         ;PWRCON   EQU  0x00;  R/W  System Power Down Control Reg
                       ister  0x0000_001X
   55 00000000         ;AHBCLK   EQU  0x04;  R/W  AHB Devices Clock Enable Cont
                       rol Register  0x0000_000D
   56 00000000         ;APBCLK   EQU  0x08;  R/W  APB Devices Clock Enable Cont
                       rol Register  0x0000_000X
   57 00000000 0000000C 
                       CLKSTATUS
                               EQU              0x0C        ;  R/W  Clock statu
                                                            s monitor Register 
                                                             0x0000_00XX
   58 00000000 00000010 
                       CLKSEL0 EQU              0x10        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 0  0x0000_00
                                                            3X
   59 00000000         ;CLKSEL1  EQU  0x14;  R/W  Clock Source SelectControl Re
                       gister 1  0xFFFF_FFFF
   60 00000000 0000001C 
                       CLKSEL2 EQU              0x1C        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 2  0x0000_00
                                                            FF
   61 00000000 00000018 
                       CLKDIV  EQU              0x18        ;  R/W  Clock Divid
                                                            erNumber Register  
                                                            0x0000_0000 
   62 00000000 00000020 
                       PLLCON  EQU              0x20        ;  R/W  PLL Control
                                                             Register  0x0005_C
                                                            22E
   63 00000000 00000024 
                       FRQDIV  EQU              0x24        ;  R/W  Frequency D
                                                            ivider Control Regi
                                                            ster  0x0000_0000
   64 00000000         
   65 00000000 E000E000 
                       SCS_BA  EQU              0xE000E000  ;



ARM Macro Assembler    Page 6 


   66 00000000 00000010 
                       SYST_CSR
                               EQU              0x10        ;  R/W  SysTick Con
                                                            trol and Status Reg
                                                            ister  0x0000_0000
   67 00000000 00000014 
                       SYST_RVR
                               EQU              0x14        ;  R/W  SysTick Rel
                                                            oad value Register 
                                                             0xXXXX_XXXX
   68 00000000 00000018 
                       SYST_CVR
                               EQU              0x18        ;  R/W  SysTick Cur
                                                            rent value Register
                                                              0xXXXX_XXXX
   69 00000000         
   70 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   71 00000000         
   72 00000000                 END
    2 00000000                 AREA             |.text|, CODE, READONLY
    3 00000000         
    4 00000000         SystemInit
                               PROC
    5 00000000                 EXPORT           SystemInit             [WEAK]
    6 00000000         ;IMPORT  ref_def
    7 00000000 4814            LDR              R0, =0x50000100
    8 00000002         ; Unlock Register                
    9 00000002 4915            LDR              R1, =0x59
   10 00000004 6001            STR              R1, [R0]
   11 00000006 4915            LDR              R1, =0x16
   12 00000008 6001            STR              R1, [R0]
   13 0000000A 4915            LDR              R1, =0x88
   14 0000000C 6001            STR              R1, [R0]
   15 0000000E         
   16 0000000E         ;Init Clock Gen for 48 MHz
   17 0000000E 4815            LDR              R0, =CLK_BA
   18 00000010 4915            LDR              R1, =0x1D   ; Enable external 4
                                                            ~24 MHz high speed 
                                                            crystal
   19 00000012 6001            STR              R1, [R0]    ; XTL12M_EN = 1
   20 00000014         
   21 00000014 4915            LDR              R1, =0x0000C220 ; IN_DV = 0x1, 
                                                            OUT_DV = 0x3, FB_DV
                                                             = 0x2E
   22 00000016 6201            STR              R1, [R0, #PLLCON] ; PLLFOUT = 4
                                                            8 MHz from PLL  
   23 00000018         
   24 00000018 2103            MOVS             R1, #0x3    ; SysTick clock sou
                                                            rce select HCLK/2 
   25 0000001A 00C9            LSLS             R1, R1, #3
   26 0000001C 2202            MOVS             R2, #0x2
   27 0000001E 4311            ORRS             R1, R2      ; CLK SRC for CPUCL
                                                            K, HCLK, PCLK - PLL
                                                            FOUT
   28 00000020 6101            STR              R1, [R0, #CLKSEL0]
   29 00000022         
   30 00000022 2100            MOVS             R1, #0      ; HCLK_N = 0, divid
                                                            e by 1  
   31 00000024 6181            STR              R1, [R0, #CLKDIV] ; PLLFOUT = 4



ARM Macro Assembler    Page 7 


                                                            8 MHz from PLL 
   32 00000026         ;Init GPIO for LED's 
   33 00000026 4812            LDR              R0, =GP_BA
   34 00000028 4912            LDR              R1, =0x55000000
   35 0000002A 4A13            LDR              R2, =GPIOC_PMD
   36 0000002C 5081            STR              R1, [R0, R2]
   37 0000002E         
   38 0000002E         ;LDR  R0, =GP_BA
   39 0000002E         ;LDR  R1, =0x00000000
   40 0000002E         ;LDR  R2, =GPIOB_PMD
   41 0000002E         ;STR  R1, [R0, R2]
   42 0000002E         
   43 0000002E 4810            LDR              R0, =GP_BA
   44 00000030 4912            LDR              R1, =0x55555555
   45 00000032 4A13            LDR              R2, =GPIOA_PMD
   46 00000034 5081            STR              R1, [R0, R2]
   47 00000036         
   48 00000036 4913            LDR              R1, =0x0000F000
   49 00000038 4A09            LDR              R2, =GPIOC_DOUT
   50 0000003A 5081            STR              R1, [R0, R2]
   51 0000003C         
   52 0000003C         ;LDR  R1, =0x00009000
   53 0000003C         ;LDR  R2, =GPIOD_DOUT 
   54 0000003C         ;STR  R1, [R0, R2] 
   55 0000003C         
   56 0000003C         ;SysTick Timer Init to form 1 ms      
   57 0000003C 4812            LDR              R0, =SCS_BA
   58 0000003E 4913            LDR              R1, =47999
   59 00000040 6141            STR              R1, [R0, #SYST_RVR]
   60 00000042 2100            MOVS             R1, #0
   61 00000044 6181            STR              R1, [R0, #SYST_CVR]
   62 00000046 2105            MOVS             R1, #5
   63 00000048 6101            STR              R1, [R0, #SYST_CSR]
   64 0000004A         
   65 0000004A         
   66 0000004A         ; Lock register
   67 0000004A 4802            LDR              R0, =0x50000100
   68 0000004C 2100            MOVS             R1, #0
   69 0000004E 6001            STR              R1, [R0]
   70 00000050         
   71 00000050 4770            BX               LR
   72 00000052                 ENDP
   73 00000052         
   74 00000052         
   75 00000052                 END
              00 00 50000100 
              00000059 
              00000016 
              00000088 
              50000200 
              0000001D 
              0000C220 
              50004000 
              55000000 
              00000080 
              55555555 
              00000000 
              0000F000 
              E000E000 



ARM Macro Assembler    Page 8 


              0000BB7F 
Command Line: --debug --xref --cpu=Cortex-M0 --apcs=interwork --depend=.\system
init.d -o.\systeminit.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\PACK\ARM\CMS
IS\4.1.0\CMSIS\Include --predefine="__EVAL SETA 1" --list=.\systeminit.lst Syst
emInit.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 2 in file SystemInit.s
   Uses
      None
Comment: .text unused
SystemInit 00000000

Symbol: SystemInit
   Definitions
      At line 4 in file SystemInit.s
   Uses
      At line 5 in file SystemInit.s
Comment: SystemInit used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

CLKDIV 00000018

Symbol: CLKDIV
   Definitions
      At line 61 in file reg_def.s
   Uses
      At line 31 in file SystemInit.s
Comment: CLKDIV used once
CLKSEL0 00000010

Symbol: CLKSEL0
   Definitions
      At line 58 in file reg_def.s
   Uses
      At line 28 in file SystemInit.s
Comment: CLKSEL0 used once
CLKSEL2 0000001C

Symbol: CLKSEL2
   Definitions
      At line 60 in file reg_def.s
   Uses
      None
Comment: CLKSEL2 unused
CLKSTATUS 0000000C

Symbol: CLKSTATUS
   Definitions
      At line 57 in file reg_def.s
   Uses
      None
Comment: CLKSTATUS unused
CLK_BA 50000200

Symbol: CLK_BA
   Definitions
      At line 53 in file reg_def.s
   Uses
      At line 17 in file SystemInit.s
Comment: CLK_BA used once
FRQDIV 00000024

Symbol: FRQDIV
   Definitions
      At line 63 in file reg_def.s
   Uses
      None
Comment: FRQDIV unused
GPIOA_DBEN 00000014

Symbol: GPIOA_DBEN
   Definitions
      At line 11 in file reg_def.s
   Uses
      None
Comment: GPIOA_DBEN unused
GPIOA_DMASK 0000000C

Symbol: GPIOA_DMASK



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 9 in file reg_def.s
   Uses
      None
Comment: GPIOA_DMASK unused
GPIOA_DOUT 00000008

Symbol: GPIOA_DOUT
   Definitions
      At line 8 in file reg_def.s
   Uses
      None
Comment: GPIOA_DOUT unused
GPIOA_IEN 0000001C

Symbol: GPIOA_IEN
   Definitions
      At line 13 in file reg_def.s
   Uses
      None
Comment: GPIOA_IEN unused
GPIOA_IMD 00000018

Symbol: GPIOA_IMD
   Definitions
      At line 12 in file reg_def.s
   Uses
      None
Comment: GPIOA_IMD unused
GPIOA_ISRC 00000020

Symbol: GPIOA_ISRC
   Definitions
      At line 14 in file reg_def.s
   Uses
      None
Comment: GPIOA_ISRC unused
GPIOA_OFFD 00000004

Symbol: GPIOA_OFFD
   Definitions
      At line 7 in file reg_def.s
   Uses
      None
Comment: GPIOA_OFFD unused
GPIOA_PIN 00000010

Symbol: GPIOA_PIN
   Definitions
      At line 10 in file reg_def.s
   Uses
      None
Comment: GPIOA_PIN unused
GPIOA_PMD 00000000

Symbol: GPIOA_PMD
   Definitions
      At line 6 in file reg_def.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 45 in file SystemInit.s
Comment: GPIOA_PMD used once
GPIOB_DBEN 00000054

Symbol: GPIOB_DBEN
   Definitions
      At line 20 in file reg_def.s
   Uses
      None
Comment: GPIOB_DBEN unused
GPIOB_DMASK 0000004C

Symbol: GPIOB_DMASK
   Definitions
      At line 18 in file reg_def.s
   Uses
      None
Comment: GPIOB_DMASK unused
GPIOB_DOUT 00000048

Symbol: GPIOB_DOUT
   Definitions
      At line 17 in file reg_def.s
   Uses
      None
Comment: GPIOB_DOUT unused
GPIOB_IEN 0000005C

Symbol: GPIOB_IEN
   Definitions
      At line 22 in file reg_def.s
   Uses
      None
Comment: GPIOB_IEN unused
GPIOB_IMD 00000058

Symbol: GPIOB_IMD
   Definitions
      At line 21 in file reg_def.s
   Uses
      None
Comment: GPIOB_IMD unused
GPIOB_ISRC 00000060

Symbol: GPIOB_ISRC
   Definitions
      At line 23 in file reg_def.s
   Uses
      None
Comment: GPIOB_ISRC unused
GPIOB_OFFD 00000044

Symbol: GPIOB_OFFD
   Definitions
      At line 16 in file reg_def.s
   Uses
      None
Comment: GPIOB_OFFD unused
GPIOB_PIN 00000050



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOB_PIN
   Definitions
      At line 19 in file reg_def.s
   Uses
      None
Comment: GPIOB_PIN unused
GPIOB_PMD 00000040

Symbol: GPIOB_PMD
   Definitions
      At line 15 in file reg_def.s
   Uses
      None
Comment: GPIOB_PMD unused
GPIOC_DBEN 00000094

Symbol: GPIOC_DBEN
   Definitions
      At line 29 in file reg_def.s
   Uses
      None
Comment: GPIOC_DBEN unused
GPIOC_DMASK 0000008C

Symbol: GPIOC_DMASK
   Definitions
      At line 27 in file reg_def.s
   Uses
      None
Comment: GPIOC_DMASK unused
GPIOC_DOUT 00000088

Symbol: GPIOC_DOUT
   Definitions
      At line 26 in file reg_def.s
   Uses
      At line 49 in file SystemInit.s
Comment: GPIOC_DOUT used once
GPIOC_IEN 0000009C

Symbol: GPIOC_IEN
   Definitions
      At line 31 in file reg_def.s
   Uses
      None
Comment: GPIOC_IEN unused
GPIOC_IMD 00000098

Symbol: GPIOC_IMD
   Definitions
      At line 30 in file reg_def.s
   Uses
      None
Comment: GPIOC_IMD unused
GPIOC_ISRC 000000A0

Symbol: GPIOC_ISRC
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 32 in file reg_def.s
   Uses
      None
Comment: GPIOC_ISRC unused
GPIOC_OFFD 00000084

Symbol: GPIOC_OFFD
   Definitions
      At line 25 in file reg_def.s
   Uses
      None
Comment: GPIOC_OFFD unused
GPIOC_PIN 00000090

Symbol: GPIOC_PIN
   Definitions
      At line 28 in file reg_def.s
   Uses
      None
Comment: GPIOC_PIN unused
GPIOC_PMD 00000080

Symbol: GPIOC_PMD
   Definitions
      At line 24 in file reg_def.s
   Uses
      At line 35 in file SystemInit.s
Comment: GPIOC_PMD used once
GPIOD_DBEN 000000D4

Symbol: GPIOD_DBEN
   Definitions
      At line 38 in file reg_def.s
   Uses
      None
Comment: GPIOD_DBEN unused
GPIOD_DMASK 000000CC

Symbol: GPIOD_DMASK
   Definitions
      At line 36 in file reg_def.s
   Uses
      None
Comment: GPIOD_DMASK unused
GPIOD_DOUT 000000C8

Symbol: GPIOD_DOUT
   Definitions
      At line 35 in file reg_def.s
   Uses
      None
Comment: GPIOD_DOUT unused
GPIOD_IEN 000000DC

Symbol: GPIOD_IEN
   Definitions
      At line 40 in file reg_def.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOD_IEN unused
GPIOD_IMD 000000D8

Symbol: GPIOD_IMD
   Definitions
      At line 39 in file reg_def.s
   Uses
      None
Comment: GPIOD_IMD unused
GPIOD_ISRC 000000E0

Symbol: GPIOD_ISRC
   Definitions
      At line 41 in file reg_def.s
   Uses
      None
Comment: GPIOD_ISRC unused
GPIOD_OFFD 000000C4

Symbol: GPIOD_OFFD
   Definitions
      At line 34 in file reg_def.s
   Uses
      None
Comment: GPIOD_OFFD unused
GPIOD_PIN 000000D0

Symbol: GPIOD_PIN
   Definitions
      At line 37 in file reg_def.s
   Uses
      None
Comment: GPIOD_PIN unused
GPIOD_PMD 000000C0

Symbol: GPIOD_PMD
   Definitions
      At line 33 in file reg_def.s
   Uses
      None
Comment: GPIOD_PMD unused
GPIOE_DBEN 00000114

Symbol: GPIOE_DBEN
   Definitions
      At line 47 in file reg_def.s
   Uses
      None
Comment: GPIOE_DBEN unused
GPIOE_DMASK 0000010C

Symbol: GPIOE_DMASK
   Definitions
      At line 45 in file reg_def.s
   Uses
      None
Comment: GPIOE_DMASK unused
GPIOE_DOUT 00000108




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOE_DOUT
   Definitions
      At line 44 in file reg_def.s
   Uses
      None
Comment: GPIOE_DOUT unused
GPIOE_IEN 0000011C

Symbol: GPIOE_IEN
   Definitions
      At line 49 in file reg_def.s
   Uses
      None
Comment: GPIOE_IEN unused
GPIOE_IMD 00000118

Symbol: GPIOE_IMD
   Definitions
      At line 48 in file reg_def.s
   Uses
      None
Comment: GPIOE_IMD unused
GPIOE_ISRC 00000120

Symbol: GPIOE_ISRC
   Definitions
      At line 50 in file reg_def.s
   Uses
      None
Comment: GPIOE_ISRC unused
GPIOE_OFFD 00000104

Symbol: GPIOE_OFFD
   Definitions
      At line 43 in file reg_def.s
   Uses
      None
Comment: GPIOE_OFFD unused
GPIOE_PIN 00000110

Symbol: GPIOE_PIN
   Definitions
      At line 46 in file reg_def.s
   Uses
      None
Comment: GPIOE_PIN unused
GPIOE_PMD 00000100

Symbol: GPIOE_PMD
   Definitions
      At line 42 in file reg_def.s
   Uses
      None
Comment: GPIOE_PMD unused
GP_BA 50004000

Symbol: GP_BA
   Definitions
      At line 4 in file reg_def.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 33 in file SystemInit.s
      At line 43 in file SystemInit.s

PLLCON 00000020

Symbol: PLLCON
   Definitions
      At line 62 in file reg_def.s
   Uses
      At line 22 in file SystemInit.s
Comment: PLLCON used once
SCS_BA E000E000

Symbol: SCS_BA
   Definitions
      At line 65 in file reg_def.s
   Uses
      At line 57 in file SystemInit.s
Comment: SCS_BA used once
SYST_CSR 00000010

Symbol: SYST_CSR
   Definitions
      At line 66 in file reg_def.s
   Uses
      At line 63 in file SystemInit.s
Comment: SYST_CSR used once
SYST_CVR 00000018

Symbol: SYST_CVR
   Definitions
      At line 68 in file reg_def.s
   Uses
      At line 61 in file SystemInit.s
Comment: SYST_CVR used once
SYST_RVR 00000014

Symbol: SYST_RVR
   Definitions
      At line 67 in file reg_def.s
   Uses
      At line 59 in file SystemInit.s
Comment: SYST_RVR used once
57 symbols
392 symbols in table
