<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LCDTaskDigSys.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="overall_system.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="overall_system.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="overall_system.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="overall_system.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="overall_system.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="overall_system.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="overall_system.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="overall_system.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="overall_system.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="overall_system.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="overall_system.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="overall_system.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="overall_system.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="overall_system.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="overall_system.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="overall_system.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="overall_system.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="overall_system.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="overall_system.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="overall_system.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="overall_system.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="overall_system.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="overall_system.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="overall_system_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="overall_system_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="overall_system_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="overall_system_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="overall_system_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="overall_system_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="overall_system_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="overall_system_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="overall_system_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="overall_system_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="overall_system_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="overall_system_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="overall_system_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="overall_system_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="overall_system_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="overall_system_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="system_logic.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_system.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1329983141" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-6924848225226958648" xil_pn:start_ts="1329983140">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1329895525" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1329895525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329982045" xil_pn:in_ck="6873579421381039704" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1329982045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="edge_detector.vhd"/>
      <outfile xil_pn:name="fsm_logic.vhd"/>
      <outfile xil_pn:name="lcdserializer.vhd"/>
      <outfile xil_pn:name="overall_system.vhd"/>
      <outfile xil_pn:name="tb_system.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1329981946" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3597448740318003856" xil_pn:start_ts="1329981946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329981946" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="676681761915776824" xil_pn:start_ts="1329981946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329895525" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5313490061539527216" xil_pn:start_ts="1329895525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329982045" xil_pn:in_ck="6873579421381039704" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1329982045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="edge_detector.vhd"/>
      <outfile xil_pn:name="fsm_logic.vhd"/>
      <outfile xil_pn:name="lcdserializer.vhd"/>
      <outfile xil_pn:name="overall_system.vhd"/>
      <outfile xil_pn:name="tb_system.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1329982053" xil_pn:in_ck="6873579421381039704" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3636882224724559503" xil_pn:start_ts="1329982045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_system.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1329835268" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1329835268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329835268" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8039176139296454428" xil_pn:start_ts="1329835268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329905932" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5313490061539527216" xil_pn:start_ts="1329905932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329835268" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1329835268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329835268" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8353543670291450436" xil_pn:start_ts="1329835268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329905932" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-4094180764884733158" xil_pn:start_ts="1329905932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329905932" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="732113943908462650" xil_pn:start_ts="1329905932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329985528" xil_pn:in_ck="5878979237514488686" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6426303805529256309" xil_pn:start_ts="1329985514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="overall_system.lso"/>
      <outfile xil_pn:name="overall_system.ngc"/>
      <outfile xil_pn:name="overall_system.ngr"/>
      <outfile xil_pn:name="overall_system.prj"/>
      <outfile xil_pn:name="overall_system.stx"/>
      <outfile xil_pn:name="overall_system.syr"/>
      <outfile xil_pn:name="overall_system.xst"/>
      <outfile xil_pn:name="overall_system_vhdl.prj"/>
      <outfile xil_pn:name="overall_system_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1329984558" xil_pn:in_ck="6578114222110546020" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3825571886422119823" xil_pn:start_ts="1329984558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329985534" xil_pn:in_ck="-3112403582591456861" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3608509952801581465" xil_pn:start_ts="1329985528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="overall_system.bld"/>
      <outfile xil_pn:name="overall_system.ngd"/>
      <outfile xil_pn:name="overall_system_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1329985540" xil_pn:in_ck="-3112403582591456860" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-2836189773595213093" xil_pn:start_ts="1329985534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="overall_system.pcf"/>
      <outfile xil_pn:name="overall_system_map.map"/>
      <outfile xil_pn:name="overall_system_map.mrp"/>
      <outfile xil_pn:name="overall_system_map.ncd"/>
      <outfile xil_pn:name="overall_system_map.ngm"/>
      <outfile xil_pn:name="overall_system_map.xrpt"/>
      <outfile xil_pn:name="overall_system_summary.xml"/>
      <outfile xil_pn:name="overall_system_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1329985577" xil_pn:in_ck="-407127591005934915" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3373904778572030817" xil_pn:start_ts="1329985540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="overall_system.ncd"/>
      <outfile xil_pn:name="overall_system.pad"/>
      <outfile xil_pn:name="overall_system.par"/>
      <outfile xil_pn:name="overall_system.ptwx"/>
      <outfile xil_pn:name="overall_system.unroutes"/>
      <outfile xil_pn:name="overall_system.xpi"/>
      <outfile xil_pn:name="overall_system_pad.csv"/>
      <outfile xil_pn:name="overall_system_pad.txt"/>
      <outfile xil_pn:name="overall_system_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1329985591" xil_pn:in_ck="4339047229806190524" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1329985577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="overall_system.bgn"/>
      <outfile xil_pn:name="overall_system.bit"/>
      <outfile xil_pn:name="overall_system.drc"/>
      <outfile xil_pn:name="overall_system.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1329983234" xil_pn:in_ck="4339047229806177670" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1329983230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1329985577" xil_pn:in_ck="-3112403582591456992" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1329985572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="overall_system.twr"/>
      <outfile xil_pn:name="overall_system.twx"/>
    </transform>
  </transforms>

</generated_project>
