//
// Test Bench Module CatRecognizer_lib.RegisterFile_tester.RegisterFile_tester
//
// Created:
//          by - amitb.UNKNOWN (DESKTOP-GIFQ7HQ)
//          at - 16:05:52 17/11/2018
//
// Generated by Mentor Graphics' HDL Designer(TM) 2012.1 (Build 6)
//
`resetall
`timescale 1ns/10ps
module RegisterFile_tester (clock,
                            address,
                            en_write,
                            en_read,
                            data_in,
                            data_out,
                            temp_data_out
                           );

// Local declarations

parameter Amba_Word = 24;
parameter Addr_Depth = 12;


output clock;
output address;
output en_write;
output en_read;
output data_in;
output data_out;
output temp_data_out;

logic                         clock;
reg  [Addr_Depth - 1:0] address;
logic                         en_write;
logic                         en_read;
reg  [Amba_Word - 1:0]       data_in;
wire  [Amba_Word - 1:0]       data_out;
//wire [(2**Addr_Depth)*24-1:0] temp_data_out;


initial begin
    clock <= 1'b0;
    //rst <= 1'b0;
end;

initial begin forever
    #5 clock = ~clock;
end

initial begin
   en_write <= 1'b1;
   address <= 12'h000;
   data_in <= 24'h000001;
   #10;
   address <= 12'h001;
   data_in <= 24'h00FFFF;
    #10;
	 address <= 12'h002;
   data_in <= 24'h000000;
    #10;
   address <= 12'h003;
   data_in <= 24'h000001;
   #10;
   address <= 12'h004;
   data_in <= 24'hFFFF00;
    #10;
	address <= 12'h005;
   data_in <= 24'hFFFF00;
    #10;
   address <= 12'h000;
   data_in <= 24'h001000;
   #10;
   address <= 12'h002;
   data_in <= 24'h000101;
    #10;
   address <= 12'hFFE;
   data_in <= 24'h000005;
      #10;
   address <= 12'hFFF;
   data_in <= 24'h000006;
   
   //address <= 12'h005;
  // data_in <= 24'h00FF00;
   //#10;
end
endmodule // RegisterFile_tester


