{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733172243420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733172243422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:03 2024 " "Processing started: Mon Dec  2 15:44:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733172243422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733172243422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733172243423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733172243952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit-calculation " "Found design unit 1: ALU_unit-calculation" {  } { { "ALU_1.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit " "Found entity 1: ALU_unit" {  } { { "ALU_1.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit2-calculation " "Found design unit 1: ALU_unit2-calculation" {  } { { "ALU_2.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244714 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit2 " "Found entity 1: ALU_unit2" {  } { { "ALU_2.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit3-calculation " "Found design unit 1: ALU_unit3-calculation" {  } { { "ALU_3.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit3 " "Found entity 1: ALU_unit3" {  } { { "ALU_3.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/ALU_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "DECODER.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/DECODER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244743 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "DECODER.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/DECODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244757 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "FSM.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REGISTER12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_unit-Behavioral " "Found design unit 1: reg_unit-Behavioral" {  } { { "REGISTER12.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/REGISTER12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244771 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_unit " "Found entity 1: reg_unit" {  } { { "REGISTER12.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/REGISTER12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REGISTER64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_unit2-Behavioral " "Found design unit 1: reg_unit2-Behavioral" {  } { { "REGISTER64.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/REGISTER64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244785 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_unit2 " "Found entity 1: reg_unit2" {  } { { "REGISTER64.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/REGISTER64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SSEGID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SSEGID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_id-Behavior " "Found design unit 1: sseg_id-Behavior" {  } { { "SSEGID.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEGID.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244799 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_id " "Found entity 1: sseg_id" {  } { { "SSEGID.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEGID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SSEGREG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SSEGREG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_reg-Behavior " "Found design unit 1: sseg_reg-Behavior" {  } { { "SSEGREG.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEGREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244814 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_reg " "Found entity 1: sseg_reg" {  } { { "SSEGREG.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEGREG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SSEG3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SSEG3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg3-Behavior " "Found design unit 1: sseg3-Behavior" {  } { { "SSEG3.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEG3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244835 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg3 " "Found entity 1: sseg3" {  } { { "SSEG3.vhd" "" { Text "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/SSEG3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROBLEM_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PROBLEM_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROBLEM_1 " "Found entity 1: PROBLEM_1" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROBLEM_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PROBLEM_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROBLEM_2 " "Found entity 1: PROBLEM_2" {  } { { "PROBLEM_2.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROBLEM_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PROBLEM_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROBLEM_3 " "Found entity 1: PROBLEM_3" {  } { { "PROBLEM_3.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733172244876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733172244876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROBLEM_1 " "Elaborating entity \"PROBLEM_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733172245046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_id sseg_id:inst5 " "Elaborating entity \"sseg_id\" for hierarchy \"sseg_id:inst5\"" {  } { { "PROBLEM_1.bdf" "inst5" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 480 720 920 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst3 " "Elaborating entity \"machine\" for hierarchy \"machine:inst3\"" {  } { { "PROBLEM_1.bdf" "inst3" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 360 488 688 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_reg sseg_reg:inst6 " "Elaborating entity \"sseg_reg\" for hierarchy \"sseg_reg:inst6\"" {  } { { "PROBLEM_1.bdf" "inst6" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 104 1136 1336 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit ALU_unit:inst " "Elaborating entity \"ALU_unit\" for hierarchy \"ALU_unit:inst\"" {  } { { "PROBLEM_1.bdf" "inst" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 152 912 1096 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:inst4 " "Elaborating entity \"decod\" for hierarchy \"decod:inst4\"" {  } { { "PROBLEM_1.bdf" "inst4" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 376 720 896 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_unit reg_unit:inst1 " "Elaborating entity \"reg_unit\" for hierarchy \"reg_unit:inst1\"" {  } { { "PROBLEM_1.bdf" "inst1" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 136 488 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_unit2 reg_unit2:inst2 " "Elaborating entity \"reg_unit2\" for hierarchy \"reg_unit2:inst2\"" {  } { { "PROBLEM_1.bdf" "inst2" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 248 488 664 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733172245072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "id\[1\] GND " "Pin \"id\[1\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 504 944 1120 520 "id\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|id[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[5\] VCC " "Pin \"neg1\[5\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[4\] VCC " "Pin \"neg1\[4\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[3\] VCC " "Pin \"neg1\[3\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[2\] VCC " "Pin \"neg1\[2\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[1\] VCC " "Pin \"neg1\[1\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg1\[0\] VCC " "Pin \"neg1\[0\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 128 1360 1536 144 "neg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[5\] VCC " "Pin \"neg2\[5\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[4\] VCC " "Pin \"neg2\[4\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[3\] VCC " "Pin \"neg2\[3\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[2\] VCC " "Pin \"neg2\[2\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[1\] VCC " "Pin \"neg2\[1\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2\[0\] VCC " "Pin \"neg2\[0\]\" is stuck at VCC" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 224 1360 1536 240 "neg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|neg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[15\] GND " "Pin \"opcode\[15\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[14\] GND " "Pin \"opcode\[14\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[13\] GND " "Pin \"opcode\[13\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[12\] GND " "Pin \"opcode\[12\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[11\] GND " "Pin \"opcode\[11\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[10\] GND " "Pin \"opcode\[10\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[9\] GND " "Pin \"opcode\[9\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[8\] GND " "Pin \"opcode\[8\]\" is stuck at GND" {  } { { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733172245705 "|PROBLEM_1|opcode[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733172245705 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab6-3 " "Ignored assignments for entity \"lab6-3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"lab6-3\" -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172245797 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1733172245797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733172246095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733172246095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733172246329 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733172246329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733172246329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733172246329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733172246408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:44:06 2024 " "Processing ended: Mon Dec  2 15:44:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733172246408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733172246408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733172246408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733172246408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733172248166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733172248168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:07 2024 " "Processing started: Mon Dec  2 15:44:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733172248168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733172248168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733172248168 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733172248588 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1733172248590 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1733172248590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733172248819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733172248882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733172248908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733172248908 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733172249164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733172249702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733172249702 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733172249702 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733172249707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733172249707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733172249707 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733172249707 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 62 " "No exact pin location assignment(s) for 24 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[15\] " "Pin opcode\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[15] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[14\] " "Pin opcode\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[14] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[13\] " "Pin opcode\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[13] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[12\] " "Pin opcode\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[12] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[11\] " "Pin opcode\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[11] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[10\] " "Pin opcode\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[10] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[9\] " "Pin opcode\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[9] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[8\] " "Pin opcode\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[8] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[7\] " "Pin opcode\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[7] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[6\] " "Pin opcode\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[6] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[5\] " "Pin opcode\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[5] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[4\] " "Pin opcode\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[4] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[3] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[2] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[1] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { opcode[0] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 296 920 1096 312 "opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R1[3] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 88 1136 1312 104 "R1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R1[2] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 88 1136 1312 104 "R1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R1[1] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 88 1136 1312 104 "R1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R1[0] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 88 1136 1312 104 "R1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R2[3] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 280 1136 1312 296 "R2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R2[2] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 280 1136 1312 296 "R2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R2[1] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 280 1136 1312 296 "R2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R2[0] } } } { "PROBLEM_1.bdf" "" { Schematic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/PROBLEM_1.bdf" { { 280 1136 1312 296 "R2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733172249761 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733172249761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733172249861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733172249862 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733172249865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733172249882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733172249883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733172249883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733172249884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733172249885 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733172249885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733172249885 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733172249885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733172249886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733172249887 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733172249887 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733172249891 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733172249891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733172249891 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 54 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733172249893 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733172249893 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733172249893 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[0\] " "Node \"state\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733172249911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[1\] " "Node \"state\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733172249911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[2\] " "Node \"state\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "state\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733172249911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[3\] " "Node \"state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733172249911 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733172249911 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733172249911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733172250622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733172250769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733172250780 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733172251670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733172251670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733172251722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733172252476 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733172252476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733172252799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733172252801 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733172252801 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733172252809 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733172252813 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[6\] 0 " "Pin \"id\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[5\] 0 " "Pin \"id\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[4\] 0 " "Pin \"id\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[3\] 0 " "Pin \"id\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[2\] 0 " "Pin \"id\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[1\] 0 " "Pin \"id\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id\[0\] 0 " "Pin \"id\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[6\] 0 " "Pin \"neg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[5\] 0 " "Pin \"neg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[4\] 0 " "Pin \"neg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[3\] 0 " "Pin \"neg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[2\] 0 " "Pin \"neg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[1\] 0 " "Pin \"neg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg1\[0\] 0 " "Pin \"neg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[6\] 0 " "Pin \"neg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[5\] 0 " "Pin \"neg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[4\] 0 " "Pin \"neg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[3\] 0 " "Pin \"neg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[2\] 0 " "Pin \"neg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[1\] 0 " "Pin \"neg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg2\[0\] 0 " "Pin \"neg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[15\] 0 " "Pin \"opcode\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[14\] 0 " "Pin \"opcode\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[13\] 0 " "Pin \"opcode\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[12\] 0 " "Pin \"opcode\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[11\] 0 " "Pin \"opcode\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[10\] 0 " "Pin \"opcode\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[9\] 0 " "Pin \"opcode\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[8\] 0 " "Pin \"opcode\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[7\] 0 " "Pin \"opcode\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[6\] 0 " "Pin \"opcode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[5\] 0 " "Pin \"opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[4\] 0 " "Pin \"opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733172252817 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733172252817 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733172252924 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733172252937 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733172253051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733172253433 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733172253469 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733172253471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student2/s27begum/Desktop/Projects/lab6finalfinal/output_files/lab6.fit.smsg " "Generated suppressed messages file /home/student2/s27begum/Desktop/Projects/lab6finalfinal/output_files/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733172254107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733172254606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:44:14 2024 " "Processing ended: Mon Dec  2 15:44:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733172254606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733172254606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733172254606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733172254606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733172256832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733172256835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:16 2024 " "Processing started: Mon Dec  2 15:44:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733172256835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733172256835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733172256836 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733172258269 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733172258335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733172259578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:44:19 2024 " "Processing ended: Mon Dec  2 15:44:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733172259578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733172259578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733172259578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733172259578 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733172260261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733172261597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733172261599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:21 2024 " "Processing started: Mon Dec  2 15:44:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733172261599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733172261599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733172261599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733172261738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab6-3 " "Ignored assignments for entity \"lab6-3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"lab6-3\" -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"lab6-3\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"lab6-3\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1733172261841 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1733172261841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733172261924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733172261964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733172261964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733172262116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733172262116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262118 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262118 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733172262120 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733172262144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733172262168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.759 " "Worst-case setup slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759        -4.055 clk  " "   -0.759        -4.055 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733172262208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733172262221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -15.222 clk  " "   -1.222       -15.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262235 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733172262306 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733172262308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.204 " "Worst-case setup slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 clk  " "    0.204         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733172262364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733172262378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733172262378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -15.222 clk  " "   -1.222       -15.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733172262392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733172262392 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733172262467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733172262525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733172262526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733172262734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:44:22 2024 " "Processing ended: Mon Dec  2 15:44:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733172262734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733172262734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733172262734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733172262734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733172265192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733172265195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 15:44:24 2024 " "Processing started: Mon Dec  2 15:44:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733172265195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733172265195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733172265196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6.vo /home/student2/s27begum/Desktop/Projects/lab6finalfinal/simulation/modelsim/ simulation " "Generated file lab6.vo in folder \"/home/student2/s27begum/Desktop/Projects/lab6finalfinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733172265590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733172265720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 15:44:25 2024 " "Processing ended: Mon Dec  2 15:44:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733172265720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733172265720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733172265720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733172265720 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733172266377 ""}
