#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 21 09:01:52 2023
# Process ID: 386243
# Current directory: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1
# Command line: vivado -log xilinx_pulpissimo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulpissimo.tcl -notrace
# Log file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo.vdi
# Journal file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pulpissimo.tcl -notrace
Command: open_checkpoint /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1438.469 ; gain = 0.000 ; free physical = 7521 ; free virtual = 16216
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1929.039 ; gain = 0.000 ; free physical = 7078 ; free virtual = 15746
INFO: [Netlist 29-17] Analyzing 5851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2561.109 ; gain = 0.000 ; free physical = 6493 ; free virtual = 15164
Restored from archive | CPU: 0.190000 secs | Memory: 1.105797 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2561.109 ; gain = 0.000 ; free physical = 6493 ; free virtual = 15164
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2561.109 ; gain = 0.000 ; free physical = 6499 ; free virtual = 15170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2561.109 ; gain = 1122.641 ; free physical = 6499 ; free virtual = 15170
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.051 ; gain = 74.938 ; free physical = 6486 ; free virtual = 15159

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 465 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cdf38b0b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6307 ; free virtual = 14977
INFO: [Opt 31-389] Phase Retarget created 255 cells and removed 664 cells
INFO: [Opt 31-1021] In phase Retarget, 281 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-138] Pushed 16 inverter(s) to 671 load pin(s).
Phase 2 Constant propagation | Checksum: 1d695f7a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6311 ; free virtual = 14980
INFO: [Opt 31-389] Phase Constant propagation created 768 cells and removed 2834 cells
INFO: [Opt 31-1021] In phase Constant propagation, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
Phase 3 Sweep | Checksum: 127faa5f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6316 ; free virtual = 14983
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 982 cells
INFO: [Opt 31-1021] In phase Sweep, 1333 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst to drive 16187 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG_inst to drive 3086 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1a6b71d05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6334 ; free virtual = 15000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a6b71d05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6332 ; free virtual = 15002
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dcbb7fa1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6322 ; free virtual = 14992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 310 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             255  |             664  |                                            281  |
|  Constant propagation         |             768  |            2834  |                                            280  |
|  Sweep                        |               0  |             982  |                                           1333  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            310  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2992.891 ; gain = 0.000 ; free physical = 6327 ; free virtual = 14997
Ending Logic Optimization Task | Checksum: 19c085690

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2992.891 ; gain = 261.855 ; free physical = 6325 ; free virtual = 14995

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.891 ; gain = 0.000 ; free physical = 6328 ; free virtual = 14998
Ending Netlist Obfuscation Task | Checksum: 19c085690

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.891 ; gain = 0.000 ; free physical = 6328 ; free virtual = 14997
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2992.891 ; gain = 431.781 ; free physical = 6328 ; free virtual = 14998
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.891 ; gain = 0.000 ; free physical = 6190 ; free virtual = 14867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3024.906 ; gain = 0.000 ; free physical = 6189 ; free virtual = 14866
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3024.906 ; gain = 32.016 ; free physical = 6205 ; free virtual = 14893
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
Command: report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][17]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.938 ; gain = 0.000 ; free physical = 6142 ; free virtual = 14830
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9505795

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3201.938 ; gain = 0.000 ; free physical = 6142 ; free virtual = 14830
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.938 ; gain = 0.000 ; free physical = 6141 ; free virtual = 14829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0' is driving clock pin of 258 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0' is driving clock pin of 2656 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][6] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][7] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][8] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[ebreakm] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[prv][1] {FDPE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0' is driving clock pin of 1291 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 251 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 1542 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accoutvalid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 889 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 496 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 249 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 101 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clock_en_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0' is driving clock pin of 275 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch0_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 540 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 833 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-120] Sub-optimal placement for a BUFG-BUFG cascade pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96956acc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.938 ; gain = 0.000 ; free physical = 6104 ; free virtual = 14795

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1830f908f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3385.934 ; gain = 183.996 ; free physical = 5925 ; free virtual = 14617

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1830f908f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.934 ; gain = 183.996 ; free physical = 5924 ; free virtual = 14616
Phase 1 Placer Initialization | Checksum: 1830f908f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.934 ; gain = 183.996 ; free physical = 5919 ; free virtual = 14610

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a42498f8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3465.973 ; gain = 264.035 ; free physical = 5850 ; free virtual = 14542

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1a6bbd8c9

Time (s): cpu = 00:02:48 ; elapsed = 00:01:03 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5748 ; free virtual = 14450
Phase 2 Global Placement | Checksum: 1a6bbd8c9

Time (s): cpu = 00:02:49 ; elapsed = 00:01:03 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5799 ; free virtual = 14501

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b9a68a9d

Time (s): cpu = 00:03:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5784 ; free virtual = 14486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9c1aa2e0

Time (s): cpu = 00:03:27 ; elapsed = 00:01:17 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5750 ; free virtual = 14452

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c5abc32e

Time (s): cpu = 00:03:29 ; elapsed = 00:01:18 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5742 ; free virtual = 14447

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5fbb3260

Time (s): cpu = 00:03:29 ; elapsed = 00:01:19 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5746 ; free virtual = 14451

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 191baae67

Time (s): cpu = 00:04:07 ; elapsed = 00:01:55 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5746 ; free virtual = 14434

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11a59c869

Time (s): cpu = 00:04:12 ; elapsed = 00:02:00 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5742 ; free virtual = 14430

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11a59c869

Time (s): cpu = 00:04:13 ; elapsed = 00:02:00 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5735 ; free virtual = 14423
Phase 3 Detail Placement | Checksum: 11a59c869

Time (s): cpu = 00:04:13 ; elapsed = 00:02:01 . Memory (MB): peak = 3500.574 ; gain = 298.637 ; free physical = 5735 ; free virtual = 14422

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19678a575

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 10 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 10, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19678a575

Time (s): cpu = 00:04:55 ; elapsed = 00:02:13 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5784 ; free virtual = 14475
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.098. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1afc6ad17

Time (s): cpu = 00:04:56 ; elapsed = 00:02:14 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5784 ; free virtual = 14475
Phase 4.1 Post Commit Optimization | Checksum: 1afc6ad17

Time (s): cpu = 00:04:56 ; elapsed = 00:02:15 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5758 ; free virtual = 14453

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1afc6ad17

Time (s): cpu = 00:04:58 ; elapsed = 00:02:15 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5766 ; free virtual = 14461

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1afc6ad17

Time (s): cpu = 00:04:58 ; elapsed = 00:02:16 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5782 ; free virtual = 14476

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5780 ; free virtual = 14474
Phase 4.4 Final Placement Cleanup | Checksum: 13118be84

Time (s): cpu = 00:04:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5785 ; free virtual = 14476
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13118be84

Time (s): cpu = 00:04:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5776 ; free virtual = 14467
Ending Placer Task | Checksum: 7e0fc0a4

Time (s): cpu = 00:04:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5773 ; free virtual = 14464
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:06 ; elapsed = 00:02:20 . Memory (MB): peak = 3540.031 ; gain = 338.094 ; free physical = 5919 ; free virtual = 14611
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5913 ; free virtual = 14604
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5771 ; free virtual = 14591
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5862 ; free virtual = 14575
INFO: [runtcl-4] Executing : report_io -file xilinx_pulpissimo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5837 ; free virtual = 14553
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulpissimo_utilization_placed.rpt -pb xilinx_pulpissimo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pulpissimo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5856 ; free virtual = 14576
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5696 ; free virtual = 14422
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5687 ; free virtual = 14413
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5523 ; free virtual = 14364
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3540.031 ; gain = 0.000 ; free physical = 5843 ; free virtual = 14582
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-1] Clock Placer Checks: Sub-optimal placement for a BUFG-BUFG cascade pair. 
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 75228f2f ConstDB: 0 ShapeSum: 8ed3175 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1050984b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3692.109 ; gain = 100.250 ; free physical = 5349 ; free virtual = 14100
Post Restoration Checksum: NetGraph: 3e24361f NumContArr: c6e54e99 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1050984b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3692.109 ; gain = 100.250 ; free physical = 5357 ; free virtual = 14106

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1050984b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3714.102 ; gain = 122.242 ; free physical = 5303 ; free virtual = 14052

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1050984b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3714.102 ; gain = 122.242 ; free physical = 5304 ; free virtual = 14053
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10b5864ca

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3779.375 ; gain = 187.516 ; free physical = 5479 ; free virtual = 14208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.920  | TNS=0.000  | WHS=-1.789 | THS=-7680.340|

Phase 2 Router Initialization | Checksum: 1ca70442e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:01 . Memory (MB): peak = 3781.375 ; gain = 189.516 ; free physical = 5465 ; free virtual = 14194

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.186848 %
  Global Horizontal Routing Utilization  = 0.311718 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 86153
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 86146
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 328


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20f3f6a1c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:13 . Memory (MB): peak = 3874.398 ; gain = 282.539 ; free physical = 5423 ; free virtual = 14154

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9354
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.668  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1df33d5e7

Time (s): cpu = 00:24:51 ; elapsed = 00:09:38 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5261 ; free virtual = 14009
Phase 4 Rip-up And Reroute | Checksum: 1df33d5e7

Time (s): cpu = 00:24:51 ; elapsed = 00:09:38 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5263 ; free virtual = 14011

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1df33d5e7

Time (s): cpu = 00:24:51 ; elapsed = 00:09:39 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5269 ; free virtual = 14017

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df33d5e7

Time (s): cpu = 00:24:51 ; elapsed = 00:09:39 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5268 ; free virtual = 14016
Phase 5 Delay and Skew Optimization | Checksum: 1df33d5e7

Time (s): cpu = 00:24:52 ; elapsed = 00:09:39 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5268 ; free virtual = 14016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 181dabaad

Time (s): cpu = 00:25:04 ; elapsed = 00:09:43 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5281 ; free virtual = 14024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.668  | TNS=0.000  | WHS=-0.090 | THS=-0.105 |

Phase 6.1 Hold Fix Iter | Checksum: 11c9b4a32

Time (s): cpu = 00:25:05 ; elapsed = 00:09:44 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5266 ; free virtual = 14009
Phase 6 Post Hold Fix | Checksum: 17da50105

Time (s): cpu = 00:25:05 ; elapsed = 00:09:44 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5269 ; free virtual = 14012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.11683 %
  Global Horizontal Routing Utilization  = 8.67747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3c163e6

Time (s): cpu = 00:25:06 ; elapsed = 00:09:45 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5354 ; free virtual = 14097

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3c163e6

Time (s): cpu = 00:25:06 ; elapsed = 00:09:45 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5351 ; free virtual = 14094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17058ab3f

Time (s): cpu = 00:25:14 ; elapsed = 00:09:53 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5342 ; free virtual = 14085

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: d47656ad

Time (s): cpu = 00:25:26 ; elapsed = 00:09:57 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5351 ; free virtual = 14092
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.668  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d47656ad

Time (s): cpu = 00:25:27 ; elapsed = 00:09:57 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5352 ; free virtual = 14093
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:27 ; elapsed = 00:09:57 . Memory (MB): peak = 4278.398 ; gain = 686.539 ; free physical = 5530 ; free virtual = 14271

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:36 ; elapsed = 00:10:03 . Memory (MB): peak = 4278.398 ; gain = 738.367 ; free physical = 5530 ; free virtual = 14271
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4278.398 ; gain = 0.000 ; free physical = 5529 ; free virtual = 14271
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4278.398 ; gain = 0.000 ; free physical = 5299 ; free virtual = 14213
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4278.398 ; gain = 0.000 ; free physical = 5459 ; free virtual = 14238
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
Command: report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4318.418 ; gain = 40.020 ; free physical = 5390 ; free virtual = 14175
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:11 ; elapsed = 00:00:18 . Memory (MB): peak = 4318.418 ; gain = 0.000 ; free physical = 5320 ; free virtual = 14103
INFO: [runtcl-4] Executing : report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
Command: report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4334.426 ; gain = 16.008 ; free physical = 5280 ; free virtual = 14069
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pulpissimo_route_status.rpt -pb xilinx_pulpissimo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pulpissimo_timing_summary_routed.rpt -pb xilinx_pulpissimo_timing_summary_routed.pb -rpx xilinx_pulpissimo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pulpissimo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pulpissimo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulpissimo_bus_skew_routed.rpt -pb xilinx_pulpissimo_bus_skew_routed.pb -rpx xilinx_pulpissimo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 09:17:47 2023...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 21 09:17:55 2023
# Process ID: 451273
# Current directory: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1
# Command line: vivado -log xilinx_pulpissimo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulpissimo.tcl -notrace
# Log file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo.vdi
# Journal file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pulpissimo.tcl -notrace
Command: open_checkpoint xilinx_pulpissimo_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1438.469 ; gain = 0.000 ; free physical = 7441 ; free virtual = 16238
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1921.680 ; gain = 0.000 ; free physical = 6912 ; free virtual = 15715
INFO: [Netlist 29-17] Analyzing 5492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.555 ; gain = 106.961 ; free physical = 6080 ; free virtual = 14871
Restored from archive | CPU: 6.250000 secs | Memory: 106.508781 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.555 ; gain = 106.961 ; free physical = 6080 ; free virtual = 14871
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.555 ; gain = 0.000 ; free physical = 6085 ; free virtual = 14876
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2871.555 ; gain = 1433.086 ; free physical = 6086 ; free virtual = 14877
Command: write_bitstream -force xilinx_pulpissimo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 6 out of 40 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: oled_dc_o, oled_rst_o, oled_spim_sck_o, oled_vbat_o, oled_vdd_o, and sdio_reset_o.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 6 out of 40 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: oled_dc_o, oled_rst_o, oled_spim_sck_o, oled_vbat_o, oled_vdd_o, and sdio_reset_o.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o is a gated clock net sourced by a combinational pin i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0/O, cell i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0 is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/s_clk_out_dft is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/s_clk_out_dft is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0 is driving clock pin of 258 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[3]... and (the first 15 of 258 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0 is driving clock pin of 2656 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][6], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][7], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][8], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[ebreakm], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[prv][1], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[step], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[stepie], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[16]... and (the first 15 of 2656 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_ws_sync_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg... and (the first 15 of 19 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[2], and i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/ws_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0 is driving clock pin of 275 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch0_valid_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[16]... and (the first 15 of 275 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[2], and i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/ws_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0 is driving clock pin of 540 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]... and (the first 15 of 540 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0 is driving clock pin of 833 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 833 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_bits_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_bits_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[12]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[0][1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[1][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[1][1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1]... and (the first 15 of 224 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[5]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 889 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][11]... and (the first 15 of 889 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 276 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 276 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 395 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 395 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 276 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 276 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 395 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 395 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[5]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 496 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][14]... and (the first 15 of 496 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 101 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clock_en_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[6]... and (the first 15 of 101 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 249 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]... and (the first 15 of 249 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 251 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15]... and (the first 15 of 251 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 1542 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/FSM_sequential_r_state_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/FSM_sequential_r_state_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_bypass_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[16]... and (the first 15 of 1542 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0 is driving clock pin of 1291 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[17], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[18], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[5]... and (the first 15 of 1291 listed)
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][17]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_address[31:0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 128 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 130 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.570 ; gain = 438.016 ; free physical = 5988 ; free virtual = 14777
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 09:19:07 2023...
