Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ak/Work/la-demo/mx10-base/v_jtag.qsys --synthesis=VHDL --output-directory=/home/ak/Work/la-demo/mx10-base/v_jtag/synthesis --family="MAX 10" --part=10M50DAF256C8G
Progress: Loading mx10-base/v_jtag.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 18.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: v_jtag: Generating v_jtag "v_jtag" for QUARTUS_SYNTH
Info: virtual_jtag_0: "v_jtag" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: v_jtag: Done "v_jtag" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
