\hypertarget{group___r_c_c___a_p_b1___clock___source}{}\doxysection{RCC APB1 Clock Source}
\label{group___r_c_c___a_p_b1___clock___source}\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b327debdecc8d7cb1348bffa10f449}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291734798fe9cc096b93d0798562a888}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6669f4d4c82666c4d36e9ee381af3f7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf392829682cb0d80bbccbced1ffb95f2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8c69e27ab07c9a7219d2c746616ab2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV16}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}\label{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}} 
\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV1}{RCC\_HCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b327debdecc8d7cb1348bffa10f449}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV1}}}

HCLK not divided 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}\label{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}} 
\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV16}{RCC\_HCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8c69e27ab07c9a7219d2c746616ab2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV16}}}

HCLK divided by 16 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00436}{436}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}\label{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}} 
\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV2}{RCC\_HCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291734798fe9cc096b93d0798562a888}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV2}}}

HCLK divided by 2 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00433}{433}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}\label{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}} 
\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV4}{RCC\_HCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6669f4d4c82666c4d36e9ee381af3f7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV4}}}

HCLK divided by 4 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00434}{434}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}\label{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}} 
\index{RCC APB1 Clock Source@{RCC APB1 Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!RCC APB1 Clock Source@{RCC APB1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV8}{RCC\_HCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf392829682cb0d80bbccbced1ffb95f2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+DIV8}}}

HCLK divided by 8 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00435}{435}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

