INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ROM_B' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ROM_B'...
WARNING:sim - A core named 'ROM_B' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ROM_B'...
Delivering associated files for 'ROM_B'...
Delivering EJava files for 'ROM_B'...
Generating implementation netlist for 'ROM_B'...
INFO:sim - Pre-processing HDL files for 'ROM_B'...
Running synthesis for 'ROM_B'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_B'...
Writing Verilog behavioral simulation model for 'ROM_B'...
WARNING:sim - Overwriting existing file
   D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B/doc/blk_mem_gen_v7_3
   _vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_B'...
Generating metadata file...
Regenerating ISE project file for 'ROM_B'...
Generating ISE project...
XCO file found: ROM_B.xco
XMDF file found: ROM_B_xmdf.tcl
Adding D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.asy -view all
-origin_type imported
Adding D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.ngc -view all
-origin_type created
Checking file "D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.ngc" for
project device match ...
File "D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.ngc" device
information matches project device.
Adding D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.sym -view all
-origin_type imported
Adding D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/workplace/verilog/E9-R_I_CPU/ipcore_dir/tmp/_cg/ROM_B.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_B"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_B'.
