// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/22/2021 15:19:17"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module p3 (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	Tstep_Q,
	IR,
	BusWires,
	R0,
	R1,
	Aout,
	G16);
input 	logic [15:0] DIN ;
input 	logic Resetn ;
input 	logic Clock ;
input 	logic Run ;
output 	logic Done ;
output 	logic [1:0] Tstep_Q ;
output 	logic [8:0] IR ;
output 	logic [15:0] BusWires ;
output 	logic [15:0] R0 ;
output 	logic [15:0] R1 ;
output 	logic [15:0] Aout ;
output 	logic [15:0] G16 ;

// Design Ports Information
// Done	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tstep_Q[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tstep_Q[1]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[9]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[12]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[0]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[6]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[8]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[10]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[11]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[12]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[14]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[3]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[5]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[6]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[8]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[9]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[10]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[11]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[12]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[13]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[15]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[5]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[6]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[10]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[11]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[4]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[8]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[11]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[14]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G16[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \Tstep_Q[0]~output_o ;
wire \Tstep_Q[1]~output_o ;
wire \IR[0]~output_o ;
wire \IR[1]~output_o ;
wire \IR[2]~output_o ;
wire \IR[3]~output_o ;
wire \IR[4]~output_o ;
wire \IR[5]~output_o ;
wire \IR[6]~output_o ;
wire \IR[7]~output_o ;
wire \IR[8]~output_o ;
wire \BusWires[0]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[9]~output_o ;
wire \BusWires[10]~output_o ;
wire \BusWires[11]~output_o ;
wire \BusWires[12]~output_o ;
wire \BusWires[13]~output_o ;
wire \BusWires[14]~output_o ;
wire \BusWires[15]~output_o ;
wire \R0[0]~output_o ;
wire \R0[1]~output_o ;
wire \R0[2]~output_o ;
wire \R0[3]~output_o ;
wire \R0[4]~output_o ;
wire \R0[5]~output_o ;
wire \R0[6]~output_o ;
wire \R0[7]~output_o ;
wire \R0[8]~output_o ;
wire \R0[9]~output_o ;
wire \R0[10]~output_o ;
wire \R0[11]~output_o ;
wire \R0[12]~output_o ;
wire \R0[13]~output_o ;
wire \R0[14]~output_o ;
wire \R0[15]~output_o ;
wire \R1[0]~output_o ;
wire \R1[1]~output_o ;
wire \R1[2]~output_o ;
wire \R1[3]~output_o ;
wire \R1[4]~output_o ;
wire \R1[5]~output_o ;
wire \R1[6]~output_o ;
wire \R1[7]~output_o ;
wire \R1[8]~output_o ;
wire \R1[9]~output_o ;
wire \R1[10]~output_o ;
wire \R1[11]~output_o ;
wire \R1[12]~output_o ;
wire \R1[13]~output_o ;
wire \R1[14]~output_o ;
wire \R1[15]~output_o ;
wire \Aout[0]~output_o ;
wire \Aout[1]~output_o ;
wire \Aout[2]~output_o ;
wire \Aout[3]~output_o ;
wire \Aout[4]~output_o ;
wire \Aout[5]~output_o ;
wire \Aout[6]~output_o ;
wire \Aout[7]~output_o ;
wire \Aout[8]~output_o ;
wire \Aout[9]~output_o ;
wire \Aout[10]~output_o ;
wire \Aout[11]~output_o ;
wire \Aout[12]~output_o ;
wire \Aout[13]~output_o ;
wire \Aout[14]~output_o ;
wire \Aout[15]~output_o ;
wire \G16[0]~output_o ;
wire \G16[1]~output_o ;
wire \G16[2]~output_o ;
wire \G16[3]~output_o ;
wire \G16[4]~output_o ;
wire \G16[5]~output_o ;
wire \G16[6]~output_o ;
wire \G16[7]~output_o ;
wire \G16[8]~output_o ;
wire \G16[9]~output_o ;
wire \G16[10]~output_o ;
wire \G16[11]~output_o ;
wire \G16[12]~output_o ;
wire \G16[13]~output_o ;
wire \G16[14]~output_o ;
wire \G16[15]~output_o ;
wire \Clock~input_o ;
wire \DIN[15]~input_o ;
wire \Resetn~input_o ;
wire \Tstep|Q~0_combout ;
wire \Tstep|Q~1_combout ;
wire \Run~input_o ;
wire \IRin~0_combout ;
wire \DIN[14]~input_o ;
wire \Mux16~0_combout ;
wire \Clock~inputclkctrl_outclk ;
wire \DIN[7]~input_o ;
wire \DIN[8]~input_o ;
wire \DIN[9]~input_o ;
wire \DIN[10]~input_o ;
wire \DIN[11]~input_o ;
wire \DIN[12]~input_o ;
wire \DIN[13]~input_o ;
wire \reg_7|Q[0]~feeder_combout ;
wire \Mux8~0_combout ;
wire \Decoder7~0_combout ;
wire \Ain~0_combout ;
wire \Equal1~0_combout ;
wire \SR|Add0~14_combout ;
wire \reg_G|Q[0]~17_cout ;
wire \reg_G|Q[0]~18_combout ;
wire \AddSub~0_combout ;
wire \Gout~0_combout ;
wire \R6out[3]~6_combout ;
wire \R6out[6]~5_combout ;
wire \R6out[7]~4_combout ;
wire \R6out[5]~7_combout ;
wire \R6out[7]~8_combout ;
wire \Mux17~0_combout ;
wire \comb_129|Bus[0]~0_combout ;
wire \reg_6|Q[0]~feeder_combout ;
wire \Mux9~0_combout ;
wire \R6out[4]~9_combout ;
wire \R6out[4]~10_combout ;
wire \R6out[4]~11_combout ;
wire \R6out[2]~13_combout ;
wire \R6out[6]~12_combout ;
wire \R6out[6]~14_combout ;
wire \R6out[5]~15_combout ;
wire \R6out[5]~16_combout ;
wire \comb_129|Bus[0]~1_combout ;
wire \comb_129|Bus[0]~6_combout ;
wire \Mux10~0_combout ;
wire \reg_1|Q[0]~feeder_combout ;
wire \Mux14~0_combout ;
wire \R6out[1]~19_combout ;
wire \R6out[1]~20_combout ;
wire \R6out[3]~17_combout ;
wire \R6out[3]~18_combout ;
wire \R6out[2]~21_combout ;
wire \R6out[2]~22_combout ;
wire \comb_129|Bus[0]~2_combout ;
wire \Mux12~0_combout ;
wire \reg_0|Q[0]~feeder_combout ;
wire \Mux15~0_combout ;
wire \Mux13~0_combout ;
wire \comb_129|Bus[0]~3_combout ;
wire \comb_129|Bus[0]~4_combout ;
wire \comb_129|Bus[0]~5_combout ;
wire \comb_129|Bus[0]~7_combout ;
wire \Mux11~0_combout ;
wire \comb_129|Bus[0]~8_combout ;
wire \comb_129|Bus[15]~9_combout ;
wire \comb_129|Bus[0]~10_combout ;
wire \DIN[0]~input_o ;
wire \comb_129|Bus[0]~11_combout ;
wire \R6out[2]~26_combout ;
wire \R6out[0]~23_combout ;
wire \R6out[0]~24_combout ;
wire \comb_129|Bus[15]~17_combout ;
wire \comb_129|Bus[15]~12_combout ;
wire \comb_129|Bus[15]~13_combout ;
wire \R6out[6]~25_combout ;
wire \R6out[1]~27_combout ;
wire \comb_129|Bus[15]~14_combout ;
wire \comb_129|Bus[15]~15_combout ;
wire \comb_129|Bus[15]~16_combout ;
wire \comb_129|Bus[15]~18_combout ;
wire \comb_129|Bus[15]~18clkctrl_outclk ;
wire \DIN[1]~input_o ;
wire \SR|Add0~15_combout ;
wire \reg_G|Q[0]~19 ;
wire \reg_G|Q[1]~20_combout ;
wire \comb_129|Bus[1]~23_combout ;
wire \reg_3|Q[1]~feeder_combout ;
wire \comb_129|Bus[1]~19_combout ;
wire \reg_0|Q[1]~feeder_combout ;
wire \comb_129|Bus[1]~20_combout ;
wire \reg_6|Q[1]~feeder_combout ;
wire \comb_129|Bus[1]~21_combout ;
wire \comb_129|Bus[1]~22_combout ;
wire \comb_129|Bus[1]~24_combout ;
wire \DIN[2]~input_o ;
wire \comb_129|Bus[2]~25_combout ;
wire \reg_1|Q[2]~feeder_combout ;
wire \comb_129|Bus[2]~26_combout ;
wire \comb_129|Bus[2]~27_combout ;
wire \reg_6|Q[2]~feeder_combout ;
wire \comb_129|Bus[2]~28_combout ;
wire \SR|Add0~16_combout ;
wire \reg_G|Q[1]~21 ;
wire \reg_G|Q[2]~22_combout ;
wire \comb_129|Bus[2]~29_combout ;
wire \comb_129|Bus[2]~30_combout ;
wire \reg_3|Q[3]~feeder_combout ;
wire \comb_129|Bus[3]~31_combout ;
wire \reg_0|Q[3]~feeder_combout ;
wire \comb_129|Bus[3]~32_combout ;
wire \reg_6|Q[3]~feeder_combout ;
wire \comb_129|Bus[3]~33_combout ;
wire \comb_129|Bus[3]~34_combout ;
wire \DIN[3]~input_o ;
wire \SR|Add0~17_combout ;
wire \reg_G|Q[2]~23 ;
wire \reg_G|Q[3]~24_combout ;
wire \comb_129|Bus[3]~35_combout ;
wire \comb_129|Bus[3]~36_combout ;
wire \reg_1|Q[4]~feeder_combout ;
wire \reg_0|Q[4]~feeder_combout ;
wire \comb_129|Bus[4]~37_combout ;
wire \comb_129|Bus[4]~38_combout ;
wire \comb_129|Bus[4]~39_combout ;
wire \reg_6|Q[4]~feeder_combout ;
wire \comb_129|Bus[4]~40_combout ;
wire \SR|Add0~18_combout ;
wire \reg_G|Q[3]~25 ;
wire \reg_G|Q[4]~26_combout ;
wire \comb_129|Bus[4]~41_combout ;
wire \DIN[4]~input_o ;
wire \comb_129|Bus[4]~42_combout ;
wire \reg_7|Q[5]~feeder_combout ;
wire \DIN[5]~input_o ;
wire \SR|Add0~19_combout ;
wire \reg_G|Q[4]~27 ;
wire \reg_G|Q[5]~28_combout ;
wire \comb_129|Bus[5]~47_combout ;
wire \reg_6|Q[5]~feeder_combout ;
wire \comb_129|Bus[5]~45_combout ;
wire \reg_1|Q[5]~feeder_combout ;
wire \reg_3|Q[5]~feeder_combout ;
wire \comb_129|Bus[5]~43_combout ;
wire \reg_0|Q[5]~feeder_combout ;
wire \comb_129|Bus[5]~44_combout ;
wire \comb_129|Bus[5]~46_combout ;
wire \comb_129|Bus[5]~48_combout ;
wire \SR|Add0~20_combout ;
wire \reg_G|Q[5]~29 ;
wire \reg_G|Q[6]~30_combout ;
wire \reg_6|Q[6]~feeder_combout ;
wire \reg_0|Q[6]~feeder_combout ;
wire \comb_129|Bus[6]~49_combout ;
wire \reg_1|Q[6]~feeder_combout ;
wire \comb_129|Bus[6]~50_combout ;
wire \comb_129|Bus[6]~51_combout ;
wire \comb_129|Bus[6]~52_combout ;
wire \comb_129|Bus[6]~53_combout ;
wire \DIN[6]~input_o ;
wire \comb_129|Bus[6]~54_combout ;
wire \SR|Add0~21_combout ;
wire \reg_G|Q[6]~31 ;
wire \reg_G|Q[7]~32_combout ;
wire \comb_129|Bus[7]~59_combout ;
wire \reg_6|Q[7]~feeder_combout ;
wire \comb_129|Bus[7]~57_combout ;
wire \reg_3|Q[7]~feeder_combout ;
wire \comb_129|Bus[7]~55_combout ;
wire \reg_0|Q[7]~feeder_combout ;
wire \comb_129|Bus[7]~56_combout ;
wire \comb_129|Bus[7]~58_combout ;
wire \comb_129|Bus[7]~60_combout ;
wire \reg_A|Q[8]~feeder_combout ;
wire \SR|Add0~22_combout ;
wire \reg_G|Q[7]~33 ;
wire \reg_G|Q[8]~34_combout ;
wire \comb_129|Bus[8]~61_combout ;
wire \reg_7|Q[8]~feeder_combout ;
wire \comb_129|Bus[8]~62_combout ;
wire \reg_0|Q[8]~feeder_combout ;
wire \comb_129|Bus[8]~63_combout ;
wire \reg_1|Q[8]~feeder_combout ;
wire \comb_129|Bus[8]~64_combout ;
wire \reg_5|Q[8]~feeder_combout ;
wire \comb_129|Bus[8]~65_combout ;
wire \reg_6|Q[8]~feeder_combout ;
wire \comb_129|Bus[8]~66_combout ;
wire \comb_129|Bus[8]~67_combout ;
wire \SR|Add0~23_combout ;
wire \reg_A|Q[9]~feeder_combout ;
wire \reg_G|Q[8]~35 ;
wire \reg_G|Q[9]~36_combout ;
wire \comb_129|Bus[9]~72_combout ;
wire \reg_3|Q[9]~feeder_combout ;
wire \comb_129|Bus[9]~68_combout ;
wire \reg_0|Q[9]~feeder_combout ;
wire \comb_129|Bus[9]~69_combout ;
wire \reg_6|Q[9]~feeder_combout ;
wire \comb_129|Bus[9]~70_combout ;
wire \comb_129|Bus[9]~71_combout ;
wire \comb_129|Bus[9]~73_combout ;
wire \reg_0|Q[10]~feeder_combout ;
wire \comb_129|Bus[10]~74_combout ;
wire \reg_1|Q[10]~feeder_combout ;
wire \comb_129|Bus[10]~75_combout ;
wire \comb_129|Bus[10]~76_combout ;
wire \reg_6|Q[10]~feeder_combout ;
wire \comb_129|Bus[10]~77_combout ;
wire \reg_A|Q[10]~feeder_combout ;
wire \SR|Add0~24_combout ;
wire \reg_G|Q[9]~37 ;
wire \reg_G|Q[10]~38_combout ;
wire \comb_129|Bus[10]~78_combout ;
wire \comb_129|Bus[10]~79_combout ;
wire \reg_A|Q[11]~feeder_combout ;
wire \SR|Add0~25_combout ;
wire \reg_G|Q[10]~39 ;
wire \reg_G|Q[11]~40_combout ;
wire \comb_129|Bus[11]~84_combout ;
wire \reg_6|Q[11]~feeder_combout ;
wire \comb_129|Bus[11]~82_combout ;
wire \reg_3|Q[11]~feeder_combout ;
wire \comb_129|Bus[11]~80_combout ;
wire \reg_0|Q[11]~feeder_combout ;
wire \comb_129|Bus[11]~81_combout ;
wire \comb_129|Bus[11]~83_combout ;
wire \comb_129|Bus[11]~85_combout ;
wire \reg_6|Q[12]~feeder_combout ;
wire \reg_1|Q[12]~feeder_combout ;
wire \reg_0|Q[12]~feeder_combout ;
wire \comb_129|Bus[12]~86_combout ;
wire \comb_129|Bus[12]~87_combout ;
wire \comb_129|Bus[12]~88_combout ;
wire \comb_129|Bus[12]~89_combout ;
wire \reg_A|Q[12]~feeder_combout ;
wire \SR|Add0~26_combout ;
wire \reg_G|Q[11]~41 ;
wire \reg_G|Q[12]~42_combout ;
wire \comb_129|Bus[12]~90_combout ;
wire \comb_129|Bus[12]~91_combout ;
wire \reg_0|Q[13]~feeder_combout ;
wire \reg_3|Q[13]~feeder_combout ;
wire \comb_129|Bus[13]~92_combout ;
wire \comb_129|Bus[13]~93_combout ;
wire \reg_6|Q[13]~feeder_combout ;
wire \comb_129|Bus[13]~94_combout ;
wire \comb_129|Bus[13]~95_combout ;
wire \SR|Add0~27_combout ;
wire \reg_A|Q[13]~feeder_combout ;
wire \reg_G|Q[12]~43 ;
wire \reg_G|Q[13]~44_combout ;
wire \comb_129|Bus[13]~96_combout ;
wire \comb_129|Bus[13]~97_combout ;
wire \reg_7|Q[14]~feeder_combout ;
wire \SR|Add0~28_combout ;
wire \reg_A|Q[14]~feeder_combout ;
wire \reg_G|Q[13]~45 ;
wire \reg_G|Q[14]~46_combout ;
wire \reg_6|Q[14]~feeder_combout ;
wire \reg_0|Q[14]~feeder_combout ;
wire \comb_129|Bus[14]~98_combout ;
wire \reg_1|Q[14]~feeder_combout ;
wire \comb_129|Bus[14]~99_combout ;
wire \comb_129|Bus[14]~100_combout ;
wire \comb_129|Bus[14]~101_combout ;
wire \comb_129|Bus[14]~102_combout ;
wire \comb_129|Bus[14]~103_combout ;
wire \reg_A|Q[15]~feeder_combout ;
wire \SR|Add0~29_combout ;
wire \reg_G|Q[14]~47 ;
wire \reg_G|Q[15]~48_combout ;
wire \comb_129|Bus[15]~108_combout ;
wire \reg_7|Q[15]~feeder_combout ;
wire \reg_0|Q[15]~feeder_combout ;
wire \reg_3|Q[15]~feeder_combout ;
wire \comb_129|Bus[15]~104_combout ;
wire \comb_129|Bus[15]~105_combout ;
wire \reg_6|Q[15]~feeder_combout ;
wire \comb_129|Bus[15]~106_combout ;
wire \comb_129|Bus[15]~107_combout ;
wire \comb_129|Bus[15]~109_combout ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_G|Q ;
wire [1:0] \Tstep|Q ;
wire [8:0] \reg_IR|Q ;
wire [15:0] \reg_A|Q ;
wire [15:0] \reg_0|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \comb_129|Bus ;
wire [15:0] \reg_2|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_4|Q ;
wire [15:0] \reg_7|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \Done~output (
	.i(\Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \Tstep_Q[0]~output (
	.i(\Tstep|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tstep_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[0]~output .bus_hold = "false";
defparam \Tstep_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \Tstep_Q[1]~output (
	.i(\Tstep|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tstep_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[1]~output .bus_hold = "false";
defparam \Tstep_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \IR[0]~output (
	.i(\reg_IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \IR[1]~output (
	.i(\reg_IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \IR[2]~output (
	.i(\reg_IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \IR[3]~output (
	.i(\reg_IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \IR[4]~output (
	.i(\reg_IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \IR[5]~output (
	.i(\reg_IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \IR[6]~output (
	.i(\reg_IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \IR[7]~output (
	.i(\reg_IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \IR[8]~output (
	.i(\reg_IR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \BusWires[0]~output (
	.i(\comb_129|Bus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \BusWires[1]~output (
	.i(\comb_129|Bus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \BusWires[2]~output (
	.i(\comb_129|Bus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \BusWires[3]~output (
	.i(\comb_129|Bus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \BusWires[4]~output (
	.i(\comb_129|Bus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \BusWires[5]~output (
	.i(\comb_129|Bus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \BusWires[6]~output (
	.i(\comb_129|Bus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \BusWires[7]~output (
	.i(\comb_129|Bus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \BusWires[8]~output (
	.i(\comb_129|Bus [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \BusWires[9]~output (
	.i(\comb_129|Bus [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[9]~output .bus_hold = "false";
defparam \BusWires[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \BusWires[10]~output (
	.i(\comb_129|Bus [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[10]~output .bus_hold = "false";
defparam \BusWires[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \BusWires[11]~output (
	.i(\comb_129|Bus [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[11]~output .bus_hold = "false";
defparam \BusWires[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \BusWires[12]~output (
	.i(\comb_129|Bus [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[12]~output .bus_hold = "false";
defparam \BusWires[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \BusWires[13]~output (
	.i(\comb_129|Bus [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[13]~output .bus_hold = "false";
defparam \BusWires[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \BusWires[14]~output (
	.i(\comb_129|Bus [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[14]~output .bus_hold = "false";
defparam \BusWires[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \BusWires[15]~output (
	.i(\comb_129|Bus [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[15]~output .bus_hold = "false";
defparam \BusWires[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \R0[0]~output (
	.i(\reg_0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[0]~output .bus_hold = "false";
defparam \R0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \R0[1]~output (
	.i(\reg_0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[1]~output .bus_hold = "false";
defparam \R0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \R0[2]~output (
	.i(\reg_0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[2]~output .bus_hold = "false";
defparam \R0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \R0[3]~output (
	.i(\reg_0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[3]~output .bus_hold = "false";
defparam \R0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \R0[4]~output (
	.i(\reg_0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[4]~output .bus_hold = "false";
defparam \R0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \R0[5]~output (
	.i(\reg_0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[5]~output .bus_hold = "false";
defparam \R0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \R0[6]~output (
	.i(\reg_0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[6]~output .bus_hold = "false";
defparam \R0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \R0[7]~output (
	.i(\reg_0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[7]~output .bus_hold = "false";
defparam \R0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \R0[8]~output (
	.i(\reg_0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[8]~output .bus_hold = "false";
defparam \R0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \R0[9]~output (
	.i(\reg_0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[9]~output .bus_hold = "false";
defparam \R0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \R0[10]~output (
	.i(\reg_0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[10]~output .bus_hold = "false";
defparam \R0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \R0[11]~output (
	.i(\reg_0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[11]~output .bus_hold = "false";
defparam \R0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \R0[12]~output (
	.i(\reg_0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[12]~output .bus_hold = "false";
defparam \R0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \R0[13]~output (
	.i(\reg_0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[13]~output .bus_hold = "false";
defparam \R0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \R0[14]~output (
	.i(\reg_0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[14]~output .bus_hold = "false";
defparam \R0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \R0[15]~output (
	.i(\reg_0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[15]~output .bus_hold = "false";
defparam \R0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \R1[0]~output (
	.i(\reg_1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[0]~output .bus_hold = "false";
defparam \R1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \R1[1]~output (
	.i(\reg_1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[1]~output .bus_hold = "false";
defparam \R1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \R1[2]~output (
	.i(\reg_1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[2]~output .bus_hold = "false";
defparam \R1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \R1[3]~output (
	.i(\reg_1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[3]~output .bus_hold = "false";
defparam \R1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \R1[4]~output (
	.i(\reg_1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[4]~output .bus_hold = "false";
defparam \R1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \R1[5]~output (
	.i(\reg_1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[5]~output .bus_hold = "false";
defparam \R1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \R1[6]~output (
	.i(\reg_1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[6]~output .bus_hold = "false";
defparam \R1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \R1[7]~output (
	.i(\reg_1|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[7]~output .bus_hold = "false";
defparam \R1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \R1[8]~output (
	.i(\reg_1|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[8]~output .bus_hold = "false";
defparam \R1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \R1[9]~output (
	.i(\reg_1|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[9]~output .bus_hold = "false";
defparam \R1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \R1[10]~output (
	.i(\reg_1|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[10]~output .bus_hold = "false";
defparam \R1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \R1[11]~output (
	.i(\reg_1|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[11]~output .bus_hold = "false";
defparam \R1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \R1[12]~output (
	.i(\reg_1|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[12]~output .bus_hold = "false";
defparam \R1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \R1[13]~output (
	.i(\reg_1|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[13]~output .bus_hold = "false";
defparam \R1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \R1[14]~output (
	.i(\reg_1|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[14]~output .bus_hold = "false";
defparam \R1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \R1[15]~output (
	.i(\reg_1|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[15]~output .bus_hold = "false";
defparam \R1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Aout[0]~output (
	.i(\reg_A|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[0]~output .bus_hold = "false";
defparam \Aout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \Aout[1]~output (
	.i(\reg_A|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[1]~output .bus_hold = "false";
defparam \Aout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \Aout[2]~output (
	.i(\reg_A|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[2]~output .bus_hold = "false";
defparam \Aout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \Aout[3]~output (
	.i(\reg_A|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[3]~output .bus_hold = "false";
defparam \Aout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \Aout[4]~output (
	.i(\reg_A|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[4]~output .bus_hold = "false";
defparam \Aout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \Aout[5]~output (
	.i(\reg_A|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[5]~output .bus_hold = "false";
defparam \Aout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \Aout[6]~output (
	.i(\reg_A|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[6]~output .bus_hold = "false";
defparam \Aout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \Aout[7]~output (
	.i(\reg_A|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[7]~output .bus_hold = "false";
defparam \Aout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \Aout[8]~output (
	.i(\reg_A|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[8]~output .bus_hold = "false";
defparam \Aout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \Aout[9]~output (
	.i(\reg_A|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[9]~output .bus_hold = "false";
defparam \Aout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \Aout[10]~output (
	.i(\reg_A|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[10]~output .bus_hold = "false";
defparam \Aout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Aout[11]~output (
	.i(\reg_A|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[11]~output .bus_hold = "false";
defparam \Aout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Aout[12]~output (
	.i(\reg_A|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[12]~output .bus_hold = "false";
defparam \Aout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \Aout[13]~output (
	.i(\reg_A|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[13]~output .bus_hold = "false";
defparam \Aout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \Aout[14]~output (
	.i(\reg_A|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[14]~output .bus_hold = "false";
defparam \Aout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \Aout[15]~output (
	.i(\reg_A|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[15]~output .bus_hold = "false";
defparam \Aout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \G16[0]~output (
	.i(\reg_G|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[0]~output .bus_hold = "false";
defparam \G16[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \G16[1]~output (
	.i(\reg_G|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[1]~output .bus_hold = "false";
defparam \G16[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \G16[2]~output (
	.i(\reg_G|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[2]~output .bus_hold = "false";
defparam \G16[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \G16[3]~output (
	.i(\reg_G|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[3]~output .bus_hold = "false";
defparam \G16[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \G16[4]~output (
	.i(\reg_G|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[4]~output .bus_hold = "false";
defparam \G16[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \G16[5]~output (
	.i(\reg_G|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[5]~output .bus_hold = "false";
defparam \G16[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \G16[6]~output (
	.i(\reg_G|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[6]~output .bus_hold = "false";
defparam \G16[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \G16[7]~output (
	.i(\reg_G|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[7]~output .bus_hold = "false";
defparam \G16[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \G16[8]~output (
	.i(\reg_G|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[8]~output .bus_hold = "false";
defparam \G16[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \G16[9]~output (
	.i(\reg_G|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[9]~output .bus_hold = "false";
defparam \G16[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \G16[10]~output (
	.i(\reg_G|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[10]~output .bus_hold = "false";
defparam \G16[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \G16[11]~output (
	.i(\reg_G|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[11]~output .bus_hold = "false";
defparam \G16[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \G16[12]~output (
	.i(\reg_G|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[12]~output .bus_hold = "false";
defparam \G16[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \G16[13]~output (
	.i(\reg_G|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[13]~output .bus_hold = "false";
defparam \G16[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \G16[14]~output (
	.i(\reg_G|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[14]~output .bus_hold = "false";
defparam \G16[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \G16[15]~output (
	.i(\reg_G|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G16[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \G16[15]~output .bus_hold = "false";
defparam \G16[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \Tstep|Q~0 (
// Equation(s):
// \Tstep|Q~0_combout  = (!\Tstep|Q [0] & \Resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tstep|Q [0]),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Q~0 .lut_mask = 16'h0F00;
defparam \Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \Tstep|Q[0] (
	.clk(\Clock~input_o ),
	.d(\Tstep|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[0] .is_wysiwyg = "true";
defparam \Tstep|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \Tstep|Q~1 (
// Equation(s):
// \Tstep|Q~1_combout  = (\Mux16~0_combout  & (!\Resetn~input_o  & (\Tstep|Q [0] $ (\Tstep|Q [1])))) # (!\Mux16~0_combout  & (\Resetn~input_o  & (\Tstep|Q [0] $ (\Tstep|Q [1]))))

	.dataa(\Mux16~0_combout ),
	.datab(\Tstep|Q [0]),
	.datac(\Tstep|Q [1]),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Q~1 .lut_mask = 16'h1428;
defparam \Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \Tstep|Q[1] (
	.clk(\Clock~input_o ),
	.d(\Tstep|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[1] .is_wysiwyg = "true";
defparam \Tstep|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \IRin~0 (
// Equation(s):
// \IRin~0_combout  = (!\Tstep|Q [0] & (!\Tstep|Q [1] & \Run~input_o ))

	.dataa(gnd),
	.datab(\Tstep|Q [0]),
	.datac(\Tstep|Q [1]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\IRin~0_combout ),
	.cout());
// synopsys translate_off
defparam \IRin~0 .lut_mask = 16'h0300;
defparam \IRin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \reg_IR|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \reg_IR|Q[7] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\reg_IR|Q [8] & (\Tstep|Q [0] & (\Tstep|Q [1] $ (!\reg_IR|Q [7]))))

	.dataa(\reg_IR|Q [8]),
	.datab(\Tstep|Q [1]),
	.datac(\reg_IR|Q [7]),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h4100;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \reg_IR|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \reg_IR|Q[1] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \reg_IR|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \reg_IR|Q[3] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \reg_IR|Q[4] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \reg_IR|Q[5] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \reg_IR|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IRin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \reg_7|Q[0]~feeder (
// Equation(s):
// \reg_7|Q[0]~feeder_combout  = \comb_129|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [0]),
	.cin(gnd),
	.combout(\reg_7|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\reg_IR|Q [3] & (\reg_IR|Q [5] & (\reg_IR|Q [4] & \Mux16~0_combout )))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\reg_IR|Q [4]),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h8000;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \reg_7|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \Decoder7~0 (
// Equation(s):
// \Decoder7~0_combout  = (\Tstep|Q [0] & !\Tstep|Q [1])

	.dataa(\Tstep|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder7~0 .lut_mask = 16'h00AA;
defparam \Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \Ain~0 (
// Equation(s):
// \Ain~0_combout  = (\reg_IR|Q [7] & (!\reg_IR|Q [8] & (!\reg_IR|Q [6] & \Decoder7~0_combout )))

	.dataa(\reg_IR|Q [7]),
	.datab(\reg_IR|Q [8]),
	.datac(\reg_IR|Q [6]),
	.datad(\Decoder7~0_combout ),
	.cin(gnd),
	.combout(\Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ain~0 .lut_mask = 16'h0200;
defparam \Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\reg_IR|Q [7] & (!\reg_IR|Q [8] & \reg_IR|Q [6]))

	.dataa(\reg_IR|Q [7]),
	.datab(gnd),
	.datac(\reg_IR|Q [8]),
	.datad(\reg_IR|Q [6]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0A00;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \SR|Add0~14 (
// Equation(s):
// \SR|Add0~14_combout  = \comb_129|Bus [0] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [0]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~14 .lut_mask = 16'hD2F0;
defparam \SR|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \reg_G|Q[0]~17 (
// Equation(s):
// \reg_G|Q[0]~17_cout  = CARRY((\Equal1~0_combout  & \Decoder7~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(\Decoder7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\reg_G|Q[0]~17_cout ));
// synopsys translate_off
defparam \reg_G|Q[0]~17 .lut_mask = 16'h0088;
defparam \reg_G|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \reg_G|Q[0]~18 (
// Equation(s):
// \reg_G|Q[0]~18_combout  = (\reg_A|Q [0] & ((\SR|Add0~14_combout  & (\reg_G|Q[0]~17_cout  & VCC)) # (!\SR|Add0~14_combout  & (!\reg_G|Q[0]~17_cout )))) # (!\reg_A|Q [0] & ((\SR|Add0~14_combout  & (!\reg_G|Q[0]~17_cout )) # (!\SR|Add0~14_combout  & 
// ((\reg_G|Q[0]~17_cout ) # (GND)))))
// \reg_G|Q[0]~19  = CARRY((\reg_A|Q [0] & (!\SR|Add0~14_combout  & !\reg_G|Q[0]~17_cout )) # (!\reg_A|Q [0] & ((!\reg_G|Q[0]~17_cout ) # (!\SR|Add0~14_combout ))))

	.dataa(\reg_A|Q [0]),
	.datab(\SR|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~17_cout ),
	.combout(\reg_G|Q[0]~18_combout ),
	.cout(\reg_G|Q[0]~19 ));
// synopsys translate_off
defparam \reg_G|Q[0]~18 .lut_mask = 16'h9617;
defparam \reg_G|Q[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \AddSub~0 (
// Equation(s):
// \AddSub~0_combout  = (\Tstep|Q [0] & (\Equal1~0_combout  & !\Tstep|Q [1]))

	.dataa(\Tstep|Q [0]),
	.datab(\Equal1~0_combout ),
	.datac(\Tstep|Q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AddSub~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSub~0 .lut_mask = 16'h0808;
defparam \AddSub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \Gout~0 (
// Equation(s):
// \Gout~0_combout  = (!\reg_IR|Q [8] & (\reg_IR|Q [7] & (\Tstep|Q [1] & \Tstep|Q [0])))

	.dataa(\reg_IR|Q [8]),
	.datab(\reg_IR|Q [7]),
	.datac(\Tstep|Q [1]),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Gout~0 .lut_mask = 16'h4000;
defparam \Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \R6out[3]~6 (
// Equation(s):
// \R6out[3]~6_combout  = (!\reg_IR|Q [6] & (!\reg_IR|Q [7] & \reg_IR|Q [0]))

	.dataa(gnd),
	.datab(\reg_IR|Q [6]),
	.datac(\reg_IR|Q [7]),
	.datad(\reg_IR|Q [0]),
	.cin(gnd),
	.combout(\R6out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[3]~6 .lut_mask = 16'h0300;
defparam \R6out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \R6out[6]~5 (
// Equation(s):
// \R6out[6]~5_combout  = (\reg_IR|Q [2] & \reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_IR|Q [2]),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\R6out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[6]~5 .lut_mask = 16'hF000;
defparam \R6out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \R6out[7]~4 (
// Equation(s):
// \R6out[7]~4_combout  = (\reg_IR|Q [3] & (\reg_IR|Q [4] & (\reg_IR|Q [5] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [4]),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[7]~4 .lut_mask = 16'h8000;
defparam \R6out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \R6out[5]~7 (
// Equation(s):
// \R6out[5]~7_combout  = (\reg_IR|Q [8]) # ((\Tstep|Q [1]) # (!\Tstep|Q [0]))

	.dataa(gnd),
	.datab(\reg_IR|Q [8]),
	.datac(\Tstep|Q [0]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\R6out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[5]~7 .lut_mask = 16'hFFCF;
defparam \R6out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \R6out[7]~8 (
// Equation(s):
// \R6out[7]~8_combout  = (!\R6out[5]~7_combout  & ((\R6out[7]~4_combout ) # ((\R6out[3]~6_combout  & \R6out[6]~5_combout ))))

	.dataa(\R6out[3]~6_combout ),
	.datab(\R6out[6]~5_combout ),
	.datac(\R6out[7]~4_combout ),
	.datad(\R6out[5]~7_combout ),
	.cin(gnd),
	.combout(\R6out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[7]~8 .lut_mask = 16'h00F8;
defparam \R6out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ((!\reg_IR|Q [8] & (\reg_IR|Q [6] & !\reg_IR|Q [7]))) # (!\Tstep|Q [0])

	.dataa(\reg_IR|Q [8]),
	.datab(\reg_IR|Q [6]),
	.datac(\reg_IR|Q [7]),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h04FF;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \comb_129|Bus[0]~0 (
// Equation(s):
// \comb_129|Bus[0]~0_combout  = (\Tstep|Q [1] & (!\Gout~0_combout  & (\R6out[7]~8_combout ))) # (!\Tstep|Q [1] & ((\Mux17~0_combout ) # ((!\Gout~0_combout  & \R6out[7]~8_combout ))))

	.dataa(\Tstep|Q [1]),
	.datab(\Gout~0_combout ),
	.datac(\R6out[7]~8_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~0 .lut_mask = 16'h7530;
defparam \comb_129|Bus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \reg_6|Q[0]~feeder (
// Equation(s):
// \reg_6|Q[0]~feeder_combout  = \comb_129|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!\reg_IR|Q [3] & (\Mux16~0_combout  & (\reg_IR|Q [5] & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h4000;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \R6out[4]~9 (
// Equation(s):
// \R6out[4]~9_combout  = (!\reg_IR|Q [3] & (!\reg_IR|Q [4] & (\reg_IR|Q [5] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [4]),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[4]~9 .lut_mask = 16'h1000;
defparam \R6out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \R6out[4]~10 (
// Equation(s):
// \R6out[4]~10_combout  = (!\reg_IR|Q [1] & (!\reg_IR|Q [0] & (!\reg_IR|Q [6] & !\reg_IR|Q [7])))

	.dataa(\reg_IR|Q [1]),
	.datab(\reg_IR|Q [0]),
	.datac(\reg_IR|Q [6]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[4]~10 .lut_mask = 16'h0001;
defparam \R6out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \R6out[4]~11 (
// Equation(s):
// \R6out[4]~11_combout  = (!\R6out[5]~7_combout  & ((\R6out[4]~9_combout ) # ((\reg_IR|Q [2] & \R6out[4]~10_combout ))))

	.dataa(\R6out[4]~9_combout ),
	.datab(\reg_IR|Q [2]),
	.datac(\R6out[4]~10_combout ),
	.datad(\R6out[5]~7_combout ),
	.cin(gnd),
	.combout(\R6out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[4]~11 .lut_mask = 16'h00EA;
defparam \R6out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \R6out[2]~13 (
// Equation(s):
// \R6out[2]~13_combout  = (!\reg_IR|Q [0] & (!\reg_IR|Q [6] & !\reg_IR|Q [7]))

	.dataa(\reg_IR|Q [0]),
	.datab(\reg_IR|Q [6]),
	.datac(gnd),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[2]~13 .lut_mask = 16'h0011;
defparam \R6out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \R6out[6]~12 (
// Equation(s):
// \R6out[6]~12_combout  = (!\reg_IR|Q [3] & (\reg_IR|Q [4] & (\reg_IR|Q [5] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [4]),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[6]~12 .lut_mask = 16'h4000;
defparam \R6out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \R6out[6]~14 (
// Equation(s):
// \R6out[6]~14_combout  = (\R6out[6]~12_combout ) # ((\R6out[2]~13_combout  & (\reg_IR|Q [2] & \reg_IR|Q [1])))

	.dataa(\R6out[2]~13_combout ),
	.datab(\reg_IR|Q [2]),
	.datac(\R6out[6]~12_combout ),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\R6out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[6]~14 .lut_mask = 16'hF8F0;
defparam \R6out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \R6out[5]~15 (
// Equation(s):
// \R6out[5]~15_combout  = (\reg_IR|Q [5] & (\reg_IR|Q [3] & (!\reg_IR|Q [4] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [5]),
	.datab(\reg_IR|Q [3]),
	.datac(\reg_IR|Q [4]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[5]~15 .lut_mask = 16'h0800;
defparam \R6out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \R6out[5]~16 (
// Equation(s):
// \R6out[5]~16_combout  = (\R6out[5]~15_combout ) # ((!\reg_IR|Q [1] & (\R6out[3]~6_combout  & \reg_IR|Q [2])))

	.dataa(\reg_IR|Q [1]),
	.datab(\R6out[3]~6_combout ),
	.datac(\reg_IR|Q [2]),
	.datad(\R6out[5]~15_combout ),
	.cin(gnd),
	.combout(\R6out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[5]~16 .lut_mask = 16'hFF40;
defparam \R6out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \comb_129|Bus[0]~1 (
// Equation(s):
// \comb_129|Bus[0]~1_combout  = (\R6out[5]~7_combout  & (\R6out[4]~11_combout )) # (!\R6out[5]~7_combout  & ((\R6out[6]~14_combout ) # ((\R6out[4]~11_combout  & !\R6out[5]~16_combout ))))

	.dataa(\R6out[4]~11_combout ),
	.datab(\R6out[5]~7_combout ),
	.datac(\R6out[6]~14_combout ),
	.datad(\R6out[5]~16_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~1 .lut_mask = 16'hB8BA;
defparam \comb_129|Bus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \comb_129|Bus[0]~6 (
// Equation(s):
// \comb_129|Bus[0]~6_combout  = (!\R6out[5]~7_combout  & ((\R6out[5]~16_combout ) # (\R6out[6]~14_combout )))

	.dataa(gnd),
	.datab(\R6out[5]~16_combout ),
	.datac(\R6out[6]~14_combout ),
	.datad(\R6out[5]~7_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~6 .lut_mask = 16'h00FC;
defparam \comb_129|Bus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\reg_IR|Q [3] & (\Mux16~0_combout  & (\reg_IR|Q [5] & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h0080;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \reg_1|Q[0]~feeder (
// Equation(s):
// \reg_1|Q[0]~feeder_combout  = \comb_129|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [0]),
	.cin(gnd),
	.combout(\reg_1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\reg_IR|Q [3] & (\Mux16~0_combout  & (!\reg_IR|Q [5] & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h0008;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \R6out[1]~19 (
// Equation(s):
// \R6out[1]~19_combout  = (!\reg_IR|Q [4] & (!\reg_IR|Q [5] & (\reg_IR|Q [3] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [5]),
	.datac(\reg_IR|Q [3]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[1]~19 .lut_mask = 16'h1000;
defparam \R6out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \R6out[1]~20 (
// Equation(s):
// \R6out[1]~20_combout  = (\R6out[1]~19_combout ) # ((!\reg_IR|Q [1] & (!\reg_IR|Q [2] & \R6out[3]~6_combout )))

	.dataa(\reg_IR|Q [1]),
	.datab(\reg_IR|Q [2]),
	.datac(\R6out[1]~19_combout ),
	.datad(\R6out[3]~6_combout ),
	.cin(gnd),
	.combout(\R6out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[1]~20 .lut_mask = 16'hF1F0;
defparam \R6out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \R6out[3]~17 (
// Equation(s):
// \R6out[3]~17_combout  = (\reg_IR|Q [7] & (\reg_IR|Q [3] & (\reg_IR|Q [4] & !\reg_IR|Q [5])))

	.dataa(\reg_IR|Q [7]),
	.datab(\reg_IR|Q [3]),
	.datac(\reg_IR|Q [4]),
	.datad(\reg_IR|Q [5]),
	.cin(gnd),
	.combout(\R6out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[3]~17 .lut_mask = 16'h0080;
defparam \R6out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \R6out[3]~18 (
// Equation(s):
// \R6out[3]~18_combout  = (\R6out[3]~17_combout ) # ((\reg_IR|Q [1] & (!\reg_IR|Q [2] & \R6out[3]~6_combout )))

	.dataa(\reg_IR|Q [1]),
	.datab(\reg_IR|Q [2]),
	.datac(\R6out[3]~17_combout ),
	.datad(\R6out[3]~6_combout ),
	.cin(gnd),
	.combout(\R6out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[3]~18 .lut_mask = 16'hF2F0;
defparam \R6out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \R6out[2]~21 (
// Equation(s):
// \R6out[2]~21_combout  = (\reg_IR|Q [4] & (!\reg_IR|Q [3] & (!\reg_IR|Q [5] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [3]),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[2]~21 .lut_mask = 16'h0200;
defparam \R6out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \R6out[2]~22 (
// Equation(s):
// \R6out[2]~22_combout  = (\R6out[2]~21_combout ) # ((!\reg_IR|Q [2] & (\reg_IR|Q [1] & \R6out[2]~13_combout )))

	.dataa(\R6out[2]~21_combout ),
	.datab(\reg_IR|Q [2]),
	.datac(\reg_IR|Q [1]),
	.datad(\R6out[2]~13_combout ),
	.cin(gnd),
	.combout(\R6out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[2]~22 .lut_mask = 16'hBAAA;
defparam \R6out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \comb_129|Bus[0]~2 (
// Equation(s):
// \comb_129|Bus[0]~2_combout  = (!\R6out[5]~7_combout  & ((\R6out[3]~18_combout ) # ((\R6out[1]~20_combout  & !\R6out[2]~22_combout ))))

	.dataa(\R6out[1]~20_combout ),
	.datab(\R6out[3]~18_combout ),
	.datac(\R6out[2]~22_combout ),
	.datad(\R6out[5]~7_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~2 .lut_mask = 16'h00CE;
defparam \comb_129|Bus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\reg_IR|Q [3] & (\Mux16~0_combout  & (!\reg_IR|Q [5] & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h0800;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \reg_0|Q[0]~feeder (
// Equation(s):
// \reg_0|Q[0]~feeder_combout  = \comb_129|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\reg_IR|Q [3] & (\Mux16~0_combout  & (!\reg_IR|Q [5] & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0004;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \reg_0|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\reg_IR|Q [4] & (!\reg_IR|Q [5] & (\Mux16~0_combout  & !\reg_IR|Q [3])))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux16~0_combout ),
	.datad(\reg_IR|Q [3]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h0020;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \comb_129|Bus[0]~3 (
// Equation(s):
// \comb_129|Bus[0]~3_combout  = (!\R6out[5]~7_combout  & ((\R6out[3]~18_combout ) # (\R6out[2]~22_combout )))

	.dataa(\R6out[3]~18_combout ),
	.datab(\R6out[2]~22_combout ),
	.datac(gnd),
	.datad(\R6out[5]~7_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~3 .lut_mask = 16'h00EE;
defparam \comb_129|Bus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \comb_129|Bus[0]~4 (
// Equation(s):
// \comb_129|Bus[0]~4_combout  = (\comb_129|Bus[0]~2_combout  & (((!\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[0]~3_combout  & ((\reg_2|Q [0]))) # (!\comb_129|Bus[0]~3_combout  & (\reg_0|Q [0]))))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\reg_0|Q [0]),
	.datac(\reg_2|Q [0]),
	.datad(\comb_129|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~4 .lut_mask = 16'h50EE;
defparam \comb_129|Bus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \comb_129|Bus[0]~5 (
// Equation(s):
// \comb_129|Bus[0]~5_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[0]~4_combout  & (\reg_1|Q [0])) # (!\comb_129|Bus[0]~4_combout  & ((\reg_3|Q [0]))))) # (!\comb_129|Bus[0]~2_combout  & (((\comb_129|Bus[0]~4_combout ))))

	.dataa(\reg_1|Q [0]),
	.datab(\comb_129|Bus[0]~2_combout ),
	.datac(\reg_3|Q [0]),
	.datad(\comb_129|Bus[0]~4_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~5 .lut_mask = 16'hBBC0;
defparam \comb_129|Bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \comb_129|Bus[0]~7 (
// Equation(s):
// \comb_129|Bus[0]~7_combout  = (\comb_129|Bus[0]~1_combout  & (!\comb_129|Bus[0]~6_combout )) # (!\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[0]~6_combout  & (\reg_5|Q [0])) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~5_combout )))))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\comb_129|Bus[0]~6_combout ),
	.datac(\reg_5|Q [0]),
	.datad(\comb_129|Bus[0]~5_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~7 .lut_mask = 16'h7362;
defparam \comb_129|Bus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!\reg_IR|Q [3] & (\Mux16~0_combout  & (\reg_IR|Q [5] & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~0_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h0040;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \comb_129|Bus[0]~8 (
// Equation(s):
// \comb_129|Bus[0]~8_combout  = (\comb_129|Bus[0]~7_combout  & (((\reg_4|Q [0]) # (!\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[0]~7_combout  & (\reg_6|Q [0] & ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\reg_6|Q [0]),
	.datab(\comb_129|Bus[0]~7_combout ),
	.datac(\reg_4|Q [0]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~8 .lut_mask = 16'hE2CC;
defparam \comb_129|Bus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \comb_129|Bus[15]~9 (
// Equation(s):
// \comb_129|Bus[15]~9_combout  = (!\Gout~0_combout  & ((\Tstep|Q [1]) # (!\Mux17~0_combout )))

	.dataa(\Tstep|Q [1]),
	.datab(gnd),
	.datac(\Gout~0_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~9 .lut_mask = 16'h0A0F;
defparam \comb_129|Bus[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \comb_129|Bus[0]~10 (
// Equation(s):
// \comb_129|Bus[0]~10_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[0]~8_combout ))) # (!\comb_129|Bus[15]~9_combout  & (\reg_G|Q [0]))))

	.dataa(\reg_G|Q [0]),
	.datab(\comb_129|Bus[0]~0_combout ),
	.datac(\comb_129|Bus[0]~8_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~10 .lut_mask = 16'hFC22;
defparam \comb_129|Bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \comb_129|Bus[0]~11 (
// Equation(s):
// \comb_129|Bus[0]~11_combout  = (\comb_129|Bus[0]~10_combout  & ((\reg_7|Q [0]) # ((!\comb_129|Bus[0]~0_combout )))) # (!\comb_129|Bus[0]~10_combout  & (((\DIN[0]~input_o  & \comb_129|Bus[0]~0_combout ))))

	.dataa(\reg_7|Q [0]),
	.datab(\comb_129|Bus[0]~10_combout ),
	.datac(\DIN[0]~input_o ),
	.datad(\comb_129|Bus[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0]~11 .lut_mask = 16'hB8CC;
defparam \comb_129|Bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \R6out[2]~26 (
// Equation(s):
// \R6out[2]~26_combout  = (\reg_IR|Q [8]) # ((\Tstep|Q [1]) # ((!\Tstep|Q [0]) # (!\R6out[2]~22_combout )))

	.dataa(\reg_IR|Q [8]),
	.datab(\Tstep|Q [1]),
	.datac(\R6out[2]~22_combout ),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\R6out[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[2]~26 .lut_mask = 16'hEFFF;
defparam \R6out[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \R6out[0]~23 (
// Equation(s):
// \R6out[0]~23_combout  = (!\reg_IR|Q [3] & (!\reg_IR|Q [4] & (!\reg_IR|Q [5] & \reg_IR|Q [7])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [4]),
	.datac(\reg_IR|Q [5]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\R6out[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[0]~23 .lut_mask = 16'h0100;
defparam \R6out[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \R6out[0]~24 (
// Equation(s):
// \R6out[0]~24_combout  = (!\R6out[5]~7_combout  & ((\R6out[0]~23_combout ) # ((\R6out[4]~10_combout  & !\reg_IR|Q [2]))))

	.dataa(\R6out[4]~10_combout ),
	.datab(\R6out[5]~7_combout ),
	.datac(\R6out[0]~23_combout ),
	.datad(\reg_IR|Q [2]),
	.cin(gnd),
	.combout(\R6out[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[0]~24 .lut_mask = 16'h3032;
defparam \R6out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \comb_129|Bus[15]~17 (
// Equation(s):
// \comb_129|Bus[15]~17_combout  = (\R6out[2]~26_combout  & (!\R6out[4]~11_combout  & (!\R6out[0]~24_combout  & !\R6out[7]~8_combout )))

	.dataa(\R6out[2]~26_combout ),
	.datab(\R6out[4]~11_combout ),
	.datac(\R6out[0]~24_combout ),
	.datad(\R6out[7]~8_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~17 .lut_mask = 16'h0002;
defparam \comb_129|Bus[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \comb_129|Bus[15]~12 (
// Equation(s):
// \comb_129|Bus[15]~12_combout  = (\R6out[5]~7_combout ) # ((!\R6out[5]~16_combout  & !\R6out[3]~18_combout ))

	.dataa(gnd),
	.datab(\R6out[5]~7_combout ),
	.datac(\R6out[5]~16_combout ),
	.datad(\R6out[3]~18_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~12 .lut_mask = 16'hCCCF;
defparam \comb_129|Bus[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \comb_129|Bus[15]~13 (
// Equation(s):
// \comb_129|Bus[15]~13_combout  = (\R6out[2]~26_combout  & ((\R6out[4]~11_combout  & (!\R6out[0]~24_combout  & !\R6out[7]~8_combout )) # (!\R6out[4]~11_combout  & (\R6out[0]~24_combout  $ (\R6out[7]~8_combout ))))) # (!\R6out[2]~26_combout  & 
// (!\R6out[4]~11_combout  & (!\R6out[0]~24_combout  & !\R6out[7]~8_combout )))

	.dataa(\R6out[2]~26_combout ),
	.datab(\R6out[4]~11_combout ),
	.datac(\R6out[0]~24_combout ),
	.datad(\R6out[7]~8_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~13 .lut_mask = 16'h0229;
defparam \comb_129|Bus[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \R6out[6]~25 (
// Equation(s):
// \R6out[6]~25_combout  = (!\R6out[5]~7_combout  & ((\R6out[6]~12_combout ) # ((\R6out[6]~5_combout  & \R6out[2]~13_combout ))))

	.dataa(\R6out[6]~5_combout ),
	.datab(\R6out[6]~12_combout ),
	.datac(\R6out[5]~7_combout ),
	.datad(\R6out[2]~13_combout ),
	.cin(gnd),
	.combout(\R6out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[6]~25 .lut_mask = 16'h0E0C;
defparam \R6out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \R6out[1]~27 (
// Equation(s):
// \R6out[1]~27_combout  = (!\Tstep|Q [1] & (\R6out[1]~20_combout  & (!\reg_IR|Q [8] & \Tstep|Q [0])))

	.dataa(\Tstep|Q [1]),
	.datab(\R6out[1]~20_combout ),
	.datac(\reg_IR|Q [8]),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\R6out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \R6out[1]~27 .lut_mask = 16'h0400;
defparam \R6out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \comb_129|Bus[15]~14 (
// Equation(s):
// \comb_129|Bus[15]~14_combout  = (\comb_129|Bus[15]~12_combout  & (\comb_129|Bus[15]~13_combout  & (!\R6out[6]~25_combout  & !\R6out[1]~27_combout )))

	.dataa(\comb_129|Bus[15]~12_combout ),
	.datab(\comb_129|Bus[15]~13_combout ),
	.datac(\R6out[6]~25_combout ),
	.datad(\R6out[1]~27_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~14 .lut_mask = 16'h0008;
defparam \comb_129|Bus[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \comb_129|Bus[15]~15 (
// Equation(s):
// \comb_129|Bus[15]~15_combout  = (\R6out[5]~16_combout  & ((\R6out[6]~25_combout ) # ((!\R6out[3]~18_combout  & !\R6out[1]~20_combout )))) # (!\R6out[5]~16_combout  & ((\R6out[3]~18_combout  & ((\R6out[6]~25_combout ) # (!\R6out[1]~20_combout ))) # 
// (!\R6out[3]~18_combout  & (\R6out[1]~20_combout ))))

	.dataa(\R6out[5]~16_combout ),
	.datab(\R6out[3]~18_combout ),
	.datac(\R6out[1]~20_combout ),
	.datad(\R6out[6]~25_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~15 .lut_mask = 16'hFE16;
defparam \comb_129|Bus[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \comb_129|Bus[15]~16 (
// Equation(s):
// \comb_129|Bus[15]~16_combout  = \R6out[6]~25_combout  $ (((!\R6out[5]~7_combout  & \comb_129|Bus[15]~15_combout )))

	.dataa(\R6out[5]~7_combout ),
	.datab(gnd),
	.datac(\R6out[6]~25_combout ),
	.datad(\comb_129|Bus[15]~15_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~16 .lut_mask = 16'hA5F0;
defparam \comb_129|Bus[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \comb_129|Bus[15]~18 (
// Equation(s):
// \comb_129|Bus[15]~18_combout  = ((\comb_129|Bus[15]~14_combout ) # ((\comb_129|Bus[15]~17_combout  & \comb_129|Bus[15]~16_combout ))) # (!\comb_129|Bus[15]~9_combout )

	.dataa(\comb_129|Bus[15]~17_combout ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[15]~14_combout ),
	.datad(\comb_129|Bus[15]~16_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~18 .lut_mask = 16'hFBF3;
defparam \comb_129|Bus[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \comb_129|Bus[15]~18clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comb_129|Bus[15]~18_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_129|Bus[15]~18clkctrl_outclk ));
// synopsys translate_off
defparam \comb_129|Bus[15]~18clkctrl .clock_type = "global clock";
defparam \comb_129|Bus[15]~18clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \comb_129|Bus[0] (
// Equation(s):
// \comb_129|Bus [0] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[0]~11_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [0])))

	.dataa(gnd),
	.datab(\comb_129|Bus[0]~11_combout ),
	.datac(\comb_129|Bus[15]~18clkctrl_outclk ),
	.datad(\comb_129|Bus [0]),
	.cin(gnd),
	.combout(\comb_129|Bus [0]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[0] .lut_mask = 16'hCFC0;
defparam \comb_129|Bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \SR|Add0~15 (
// Equation(s):
// \SR|Add0~15_combout  = \comb_129|Bus [1] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [1]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~15 .lut_mask = 16'hD2F0;
defparam \SR|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \reg_G|Q[1]~20 (
// Equation(s):
// \reg_G|Q[1]~20_combout  = ((\reg_A|Q [1] $ (\SR|Add0~15_combout  $ (!\reg_G|Q[0]~19 )))) # (GND)
// \reg_G|Q[1]~21  = CARRY((\reg_A|Q [1] & ((\SR|Add0~15_combout ) # (!\reg_G|Q[0]~19 ))) # (!\reg_A|Q [1] & (\SR|Add0~15_combout  & !\reg_G|Q[0]~19 )))

	.dataa(\reg_A|Q [1]),
	.datab(\SR|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~19 ),
	.combout(\reg_G|Q[1]~20_combout ),
	.cout(\reg_G|Q[1]~21 ));
// synopsys translate_off
defparam \reg_G|Q[1]~20 .lut_mask = 16'h698E;
defparam \reg_G|Q[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \comb_129|Bus[1]~23 (
// Equation(s):
// \comb_129|Bus[1]~23_combout  = (\comb_129|Bus[0]~0_combout  & ((\DIN[1]~input_o ) # ((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (((\reg_G|Q [1] & !\comb_129|Bus[15]~9_combout ))))

	.dataa(\DIN[1]~input_o ),
	.datab(\reg_G|Q [1]),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~23 .lut_mask = 16'hF0AC;
defparam \comb_129|Bus[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \reg_3|Q[1]~feeder (
// Equation(s):
// \reg_3|Q[1]~feeder_combout  = \comb_129|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \comb_129|Bus[1]~19 (
// Equation(s):
// \comb_129|Bus[1]~19_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [1])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [1]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [1]),
	.datac(\reg_2|Q [1]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~19 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \reg_0|Q[1]~feeder (
// Equation(s):
// \reg_0|Q[1]~feeder_combout  = \comb_129|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [1]),
	.cin(gnd),
	.combout(\reg_0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \reg_0|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \comb_129|Bus[1]~20 (
// Equation(s):
// \comb_129|Bus[1]~20_combout  = (\comb_129|Bus[1]~19_combout  & (((\reg_1|Q [1]) # (\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[1]~19_combout  & (\reg_0|Q [1] & ((!\comb_129|Bus[0]~3_combout ))))

	.dataa(\comb_129|Bus[1]~19_combout ),
	.datab(\reg_0|Q [1]),
	.datac(\reg_1|Q [1]),
	.datad(\comb_129|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~20 .lut_mask = 16'hAAE4;
defparam \comb_129|Bus[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \reg_6|Q[1]~feeder (
// Equation(s):
// \reg_6|Q[1]~feeder_combout  = \comb_129|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \comb_129|Bus[1]~21 (
// Equation(s):
// \comb_129|Bus[1]~21_combout  = (\comb_129|Bus[0]~1_combout  & ((\reg_6|Q [1]) # ((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & (((\reg_5|Q [1] & \comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\reg_6|Q [1]),
	.datac(\reg_5|Q [1]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~21 .lut_mask = 16'hD8AA;
defparam \comb_129|Bus[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \comb_129|Bus[1]~22 (
// Equation(s):
// \comb_129|Bus[1]~22_combout  = (\comb_129|Bus[1]~21_combout  & (((\reg_4|Q [1]) # (\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[1]~21_combout  & (\comb_129|Bus[1]~20_combout  & ((!\comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[1]~20_combout ),
	.datab(\comb_129|Bus[1]~21_combout ),
	.datac(\reg_4|Q [1]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~22 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \reg_7|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \comb_129|Bus[1]~24 (
// Equation(s):
// \comb_129|Bus[1]~24_combout  = (\comb_129|Bus[1]~23_combout  & (((\reg_7|Q [1])) # (!\comb_129|Bus[15]~9_combout ))) # (!\comb_129|Bus[1]~23_combout  & (\comb_129|Bus[15]~9_combout  & (\comb_129|Bus[1]~22_combout )))

	.dataa(\comb_129|Bus[1]~23_combout ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[1]~22_combout ),
	.datad(\reg_7|Q [1]),
	.cin(gnd),
	.combout(\comb_129|Bus[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1]~24 .lut_mask = 16'hEA62;
defparam \comb_129|Bus[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \comb_129|Bus[1] (
// Equation(s):
// \comb_129|Bus [1] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[1]~24_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [1]))

	.dataa(\comb_129|Bus [1]),
	.datab(gnd),
	.datac(\comb_129|Bus[1]~24_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [1]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[1] .lut_mask = 16'hF0AA;
defparam \comb_129|Bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \reg_0|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \comb_129|Bus[2]~25 (
// Equation(s):
// \comb_129|Bus[2]~25_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [2] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [2]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [2]),
	.datac(\reg_2|Q [2]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~25 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \reg_1|Q[2]~feeder (
// Equation(s):
// \reg_1|Q[2]~feeder_combout  = \comb_129|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \comb_129|Bus[2]~26 (
// Equation(s):
// \comb_129|Bus[2]~26_combout  = (\comb_129|Bus[2]~25_combout  & (((\reg_1|Q [2])) # (!\comb_129|Bus[0]~2_combout ))) # (!\comb_129|Bus[2]~25_combout  & (\comb_129|Bus[0]~2_combout  & (\reg_3|Q [2])))

	.dataa(\comb_129|Bus[2]~25_combout ),
	.datab(\comb_129|Bus[0]~2_combout ),
	.datac(\reg_3|Q [2]),
	.datad(\reg_1|Q [2]),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~26 .lut_mask = 16'hEA62;
defparam \comb_129|Bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \comb_129|Bus[2]~27 (
// Equation(s):
// \comb_129|Bus[2]~27_combout  = (\comb_129|Bus[0]~1_combout  & (!\comb_129|Bus[0]~6_combout )) # (!\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[0]~6_combout  & (\reg_5|Q [2])) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[2]~26_combout )))))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\comb_129|Bus[0]~6_combout ),
	.datac(\reg_5|Q [2]),
	.datad(\comb_129|Bus[2]~26_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~27 .lut_mask = 16'h7362;
defparam \comb_129|Bus[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \reg_6|Q[2]~feeder (
// Equation(s):
// \reg_6|Q[2]~feeder_combout  = \comb_129|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [2]),
	.cin(gnd),
	.combout(\reg_6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \comb_129|Bus[2]~28 (
// Equation(s):
// \comb_129|Bus[2]~28_combout  = (\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[2]~27_combout  & (\reg_4|Q [2])) # (!\comb_129|Bus[2]~27_combout  & ((\reg_6|Q [2]))))) # (!\comb_129|Bus[0]~1_combout  & (\comb_129|Bus[2]~27_combout ))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\comb_129|Bus[2]~27_combout ),
	.datac(\reg_4|Q [2]),
	.datad(\reg_6|Q [2]),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~28 .lut_mask = 16'hE6C4;
defparam \comb_129|Bus[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \SR|Add0~16 (
// Equation(s):
// \SR|Add0~16_combout  = \comb_129|Bus [2] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [2]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~16 .lut_mask = 16'hD2F0;
defparam \SR|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \reg_G|Q[2]~22 (
// Equation(s):
// \reg_G|Q[2]~22_combout  = (\SR|Add0~16_combout  & ((\reg_A|Q [2] & (\reg_G|Q[1]~21  & VCC)) # (!\reg_A|Q [2] & (!\reg_G|Q[1]~21 )))) # (!\SR|Add0~16_combout  & ((\reg_A|Q [2] & (!\reg_G|Q[1]~21 )) # (!\reg_A|Q [2] & ((\reg_G|Q[1]~21 ) # (GND)))))
// \reg_G|Q[2]~23  = CARRY((\SR|Add0~16_combout  & (!\reg_A|Q [2] & !\reg_G|Q[1]~21 )) # (!\SR|Add0~16_combout  & ((!\reg_G|Q[1]~21 ) # (!\reg_A|Q [2]))))

	.dataa(\SR|Add0~16_combout ),
	.datab(\reg_A|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[1]~21 ),
	.combout(\reg_G|Q[2]~22_combout ),
	.cout(\reg_G|Q[2]~23 ));
// synopsys translate_off
defparam \reg_G|Q[2]~22 .lut_mask = 16'h9617;
defparam \reg_G|Q[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \comb_129|Bus[2]~29 (
// Equation(s):
// \comb_129|Bus[2]~29_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & (\comb_129|Bus[2]~28_combout )) # (!\comb_129|Bus[15]~9_combout  & ((\reg_G|Q [2])))))

	.dataa(\comb_129|Bus[2]~28_combout ),
	.datab(\reg_G|Q [2]),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~29 .lut_mask = 16'hFA0C;
defparam \comb_129|Bus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \reg_7|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \comb_129|Bus[2]~30 (
// Equation(s):
// \comb_129|Bus[2]~30_combout  = (\comb_129|Bus[2]~29_combout  & (((\reg_7|Q [2]) # (!\comb_129|Bus[0]~0_combout )))) # (!\comb_129|Bus[2]~29_combout  & (\DIN[2]~input_o  & (\comb_129|Bus[0]~0_combout )))

	.dataa(\DIN[2]~input_o ),
	.datab(\comb_129|Bus[2]~29_combout ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\reg_7|Q [2]),
	.cin(gnd),
	.combout(\comb_129|Bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2]~30 .lut_mask = 16'hEC2C;
defparam \comb_129|Bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \comb_129|Bus[2] (
// Equation(s):
// \comb_129|Bus [2] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[2]~30_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [2])))

	.dataa(gnd),
	.datab(\comb_129|Bus[2]~30_combout ),
	.datac(\comb_129|Bus [2]),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [2]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[2] .lut_mask = 16'hCCF0;
defparam \comb_129|Bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \reg_7|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \reg_3|Q[3]~feeder (
// Equation(s):
// \reg_3|Q[3]~feeder_combout  = \comb_129|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \comb_129|Bus[3]~31 (
// Equation(s):
// \comb_129|Bus[3]~31_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [3])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [3]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [3]),
	.datac(\reg_2|Q [3]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~31 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \reg_0|Q[3]~feeder (
// Equation(s):
// \reg_0|Q[3]~feeder_combout  = \comb_129|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \reg_0|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \comb_129|Bus[3]~32 (
// Equation(s):
// \comb_129|Bus[3]~32_combout  = (\comb_129|Bus[3]~31_combout  & (((\reg_1|Q [3]) # (\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[3]~31_combout  & (\reg_0|Q [3] & ((!\comb_129|Bus[0]~3_combout ))))

	.dataa(\comb_129|Bus[3]~31_combout ),
	.datab(\reg_0|Q [3]),
	.datac(\reg_1|Q [3]),
	.datad(\comb_129|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~32 .lut_mask = 16'hAAE4;
defparam \comb_129|Bus[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \reg_6|Q[3]~feeder (
// Equation(s):
// \reg_6|Q[3]~feeder_combout  = \comb_129|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [3]),
	.cin(gnd),
	.combout(\reg_6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \comb_129|Bus[3]~33 (
// Equation(s):
// \comb_129|Bus[3]~33_combout  = (\comb_129|Bus[0]~1_combout  & ((\reg_6|Q [3]) # ((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & (((\reg_5|Q [3] & \comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\reg_6|Q [3]),
	.datac(\reg_5|Q [3]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~33 .lut_mask = 16'hD8AA;
defparam \comb_129|Bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \comb_129|Bus[3]~34 (
// Equation(s):
// \comb_129|Bus[3]~34_combout  = (\comb_129|Bus[3]~33_combout  & (((\reg_4|Q [3]) # (\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[3]~33_combout  & (\comb_129|Bus[3]~32_combout  & ((!\comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[3]~32_combout ),
	.datab(\comb_129|Bus[3]~33_combout ),
	.datac(\reg_4|Q [3]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~34 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N22
cycloneive_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \SR|Add0~17 (
// Equation(s):
// \SR|Add0~17_combout  = \comb_129|Bus [3] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [3]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~17 .lut_mask = 16'hD2F0;
defparam \SR|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \reg_G|Q[3]~24 (
// Equation(s):
// \reg_G|Q[3]~24_combout  = ((\SR|Add0~17_combout  $ (\reg_A|Q [3] $ (!\reg_G|Q[2]~23 )))) # (GND)
// \reg_G|Q[3]~25  = CARRY((\SR|Add0~17_combout  & ((\reg_A|Q [3]) # (!\reg_G|Q[2]~23 ))) # (!\SR|Add0~17_combout  & (\reg_A|Q [3] & !\reg_G|Q[2]~23 )))

	.dataa(\SR|Add0~17_combout ),
	.datab(\reg_A|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[2]~23 ),
	.combout(\reg_G|Q[3]~24_combout ),
	.cout(\reg_G|Q[3]~25 ));
// synopsys translate_off
defparam \reg_G|Q[3]~24 .lut_mask = 16'h698E;
defparam \reg_G|Q[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \comb_129|Bus[3]~35 (
// Equation(s):
// \comb_129|Bus[3]~35_combout  = (\comb_129|Bus[0]~0_combout  & ((\DIN[3]~input_o ) # ((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (((\reg_G|Q [3] & !\comb_129|Bus[15]~9_combout ))))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\DIN[3]~input_o ),
	.datac(\reg_G|Q [3]),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~35 .lut_mask = 16'hAAD8;
defparam \comb_129|Bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \comb_129|Bus[3]~36 (
// Equation(s):
// \comb_129|Bus[3]~36_combout  = (\comb_129|Bus[3]~35_combout  & ((\reg_7|Q [3]) # ((!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[3]~35_combout  & (((\comb_129|Bus[3]~34_combout  & \comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_7|Q [3]),
	.datab(\comb_129|Bus[3]~34_combout ),
	.datac(\comb_129|Bus[3]~35_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3]~36 .lut_mask = 16'hACF0;
defparam \comb_129|Bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \comb_129|Bus[3] (
// Equation(s):
// \comb_129|Bus [3] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[3]~36_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [3]))

	.dataa(\comb_129|Bus [3]),
	.datab(gnd),
	.datac(\comb_129|Bus[3]~36_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [3]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[3] .lut_mask = 16'hF0AA;
defparam \comb_129|Bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \reg_1|Q[4]~feeder (
// Equation(s):
// \reg_1|Q[4]~feeder_combout  = \comb_129|Bus [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [4]),
	.cin(gnd),
	.combout(\reg_1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \reg_0|Q[4]~feeder (
// Equation(s):
// \reg_0|Q[4]~feeder_combout  = \comb_129|Bus [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [4]),
	.cin(gnd),
	.combout(\reg_0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \reg_0|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \comb_129|Bus[4]~37 (
// Equation(s):
// \comb_129|Bus[4]~37_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [4] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [4]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [4]),
	.datac(\reg_2|Q [4]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~37 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \comb_129|Bus[4]~38 (
// Equation(s):
// \comb_129|Bus[4]~38_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[4]~37_combout  & (\reg_1|Q [4])) # (!\comb_129|Bus[4]~37_combout  & ((\reg_3|Q [4]))))) # (!\comb_129|Bus[0]~2_combout  & (((\comb_129|Bus[4]~37_combout ))))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\reg_1|Q [4]),
	.datac(\reg_3|Q [4]),
	.datad(\comb_129|Bus[4]~37_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~38 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \comb_129|Bus[4]~39 (
// Equation(s):
// \comb_129|Bus[4]~39_combout  = (\comb_129|Bus[0]~6_combout  & (((\reg_5|Q [4] & !\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[4]~38_combout ) # ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[4]~38_combout ),
	.datac(\reg_5|Q [4]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~39 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \reg_6|Q[4]~feeder (
// Equation(s):
// \reg_6|Q[4]~feeder_combout  = \comb_129|Bus [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [4]),
	.cin(gnd),
	.combout(\reg_6|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \comb_129|Bus[4]~40 (
// Equation(s):
// \comb_129|Bus[4]~40_combout  = (\comb_129|Bus[4]~39_combout  & (((\reg_4|Q [4])) # (!\comb_129|Bus[0]~1_combout ))) # (!\comb_129|Bus[4]~39_combout  & (\comb_129|Bus[0]~1_combout  & ((\reg_6|Q [4]))))

	.dataa(\comb_129|Bus[4]~39_combout ),
	.datab(\comb_129|Bus[0]~1_combout ),
	.datac(\reg_4|Q [4]),
	.datad(\reg_6|Q [4]),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~40 .lut_mask = 16'hE6A2;
defparam \comb_129|Bus[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \SR|Add0~18 (
// Equation(s):
// \SR|Add0~18_combout  = \comb_129|Bus [4] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [4]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~18 .lut_mask = 16'hD2F0;
defparam \SR|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \reg_G|Q[4]~26 (
// Equation(s):
// \reg_G|Q[4]~26_combout  = (\reg_A|Q [4] & ((\SR|Add0~18_combout  & (\reg_G|Q[3]~25  & VCC)) # (!\SR|Add0~18_combout  & (!\reg_G|Q[3]~25 )))) # (!\reg_A|Q [4] & ((\SR|Add0~18_combout  & (!\reg_G|Q[3]~25 )) # (!\SR|Add0~18_combout  & ((\reg_G|Q[3]~25 ) # 
// (GND)))))
// \reg_G|Q[4]~27  = CARRY((\reg_A|Q [4] & (!\SR|Add0~18_combout  & !\reg_G|Q[3]~25 )) # (!\reg_A|Q [4] & ((!\reg_G|Q[3]~25 ) # (!\SR|Add0~18_combout ))))

	.dataa(\reg_A|Q [4]),
	.datab(\SR|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[3]~25 ),
	.combout(\reg_G|Q[4]~26_combout ),
	.cout(\reg_G|Q[4]~27 ));
// synopsys translate_off
defparam \reg_G|Q[4]~26 .lut_mask = 16'h9617;
defparam \reg_G|Q[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \comb_129|Bus[4]~41 (
// Equation(s):
// \comb_129|Bus[4]~41_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & (\comb_129|Bus[4]~40_combout )) # (!\comb_129|Bus[15]~9_combout  & ((\reg_G|Q [4])))))

	.dataa(\comb_129|Bus[4]~40_combout ),
	.datab(\reg_G|Q [4]),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~41 .lut_mask = 16'hFA0C;
defparam \comb_129|Bus[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \reg_7|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \comb_129|Bus[4]~42 (
// Equation(s):
// \comb_129|Bus[4]~42_combout  = (\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[4]~41_combout  & ((\reg_7|Q [4]))) # (!\comb_129|Bus[4]~41_combout  & (\DIN[4]~input_o )))) # (!\comb_129|Bus[0]~0_combout  & (\comb_129|Bus[4]~41_combout ))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\comb_129|Bus[4]~41_combout ),
	.datac(\DIN[4]~input_o ),
	.datad(\reg_7|Q [4]),
	.cin(gnd),
	.combout(\comb_129|Bus[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4]~42 .lut_mask = 16'hEC64;
defparam \comb_129|Bus[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \comb_129|Bus[4] (
// Equation(s):
// \comb_129|Bus [4] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[4]~42_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [4])))

	.dataa(\comb_129|Bus[4]~42_combout ),
	.datab(\comb_129|Bus [4]),
	.datac(gnd),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [4]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[4] .lut_mask = 16'hAACC;
defparam \comb_129|Bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \reg_7|Q[5]~feeder (
// Equation(s):
// \reg_7|Q[5]~feeder_combout  = \comb_129|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [5]),
	.cin(gnd),
	.combout(\reg_7|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \reg_7|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N1
cycloneive_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \SR|Add0~19 (
// Equation(s):
// \SR|Add0~19_combout  = \comb_129|Bus [5] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [5]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~19 .lut_mask = 16'hD2F0;
defparam \SR|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \reg_G|Q[5]~28 (
// Equation(s):
// \reg_G|Q[5]~28_combout  = ((\reg_A|Q [5] $ (\SR|Add0~19_combout  $ (!\reg_G|Q[4]~27 )))) # (GND)
// \reg_G|Q[5]~29  = CARRY((\reg_A|Q [5] & ((\SR|Add0~19_combout ) # (!\reg_G|Q[4]~27 ))) # (!\reg_A|Q [5] & (\SR|Add0~19_combout  & !\reg_G|Q[4]~27 )))

	.dataa(\reg_A|Q [5]),
	.datab(\SR|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[4]~27 ),
	.combout(\reg_G|Q[5]~28_combout ),
	.cout(\reg_G|Q[5]~29 ));
// synopsys translate_off
defparam \reg_G|Q[5]~28 .lut_mask = 16'h698E;
defparam \reg_G|Q[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \comb_129|Bus[5]~47 (
// Equation(s):
// \comb_129|Bus[5]~47_combout  = (\comb_129|Bus[15]~9_combout  & (((\comb_129|Bus[0]~0_combout )))) # (!\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[0]~0_combout  & (\DIN[5]~input_o )) # (!\comb_129|Bus[0]~0_combout  & ((\reg_G|Q [5])))))

	.dataa(\DIN[5]~input_o ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\reg_G|Q [5]),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~47 .lut_mask = 16'hE3E0;
defparam \comb_129|Bus[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \reg_6|Q[5]~feeder (
// Equation(s):
// \reg_6|Q[5]~feeder_combout  = \comb_129|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [5]),
	.cin(gnd),
	.combout(\reg_6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \comb_129|Bus[5]~45 (
// Equation(s):
// \comb_129|Bus[5]~45_combout  = (\comb_129|Bus[0]~1_combout  & ((\reg_6|Q [5]) # ((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & (((\reg_5|Q [5] & \comb_129|Bus[0]~6_combout ))))

	.dataa(\reg_6|Q [5]),
	.datab(\comb_129|Bus[0]~1_combout ),
	.datac(\reg_5|Q [5]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~45 .lut_mask = 16'hB8CC;
defparam \comb_129|Bus[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \reg_1|Q[5]~feeder (
// Equation(s):
// \reg_1|Q[5]~feeder_combout  = \comb_129|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [5]),
	.cin(gnd),
	.combout(\reg_1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \reg_3|Q[5]~feeder (
// Equation(s):
// \reg_3|Q[5]~feeder_combout  = \comb_129|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \comb_129|Bus[5]~43 (
// Equation(s):
// \comb_129|Bus[5]~43_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [5])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [5]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [5]),
	.datac(\reg_2|Q [5]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~43 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \reg_0|Q[5]~feeder (
// Equation(s):
// \reg_0|Q[5]~feeder_combout  = \comb_129|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [5]),
	.cin(gnd),
	.combout(\reg_0|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \reg_0|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \comb_129|Bus[5]~44 (
// Equation(s):
// \comb_129|Bus[5]~44_combout  = (\comb_129|Bus[5]~43_combout  & ((\reg_1|Q [5]) # ((\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[5]~43_combout  & (((!\comb_129|Bus[0]~3_combout  & \reg_0|Q [5]))))

	.dataa(\reg_1|Q [5]),
	.datab(\comb_129|Bus[5]~43_combout ),
	.datac(\comb_129|Bus[0]~3_combout ),
	.datad(\reg_0|Q [5]),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~44 .lut_mask = 16'hCBC8;
defparam \comb_129|Bus[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \comb_129|Bus[5]~46 (
// Equation(s):
// \comb_129|Bus[5]~46_combout  = (\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[5]~45_combout )) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[5]~45_combout  & (\reg_4|Q [5])) # (!\comb_129|Bus[5]~45_combout  & ((\comb_129|Bus[5]~44_combout )))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[5]~45_combout ),
	.datac(\reg_4|Q [5]),
	.datad(\comb_129|Bus[5]~44_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~46 .lut_mask = 16'hD9C8;
defparam \comb_129|Bus[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \comb_129|Bus[5]~48 (
// Equation(s):
// \comb_129|Bus[5]~48_combout  = (\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[5]~47_combout  & (\reg_7|Q [5])) # (!\comb_129|Bus[5]~47_combout  & ((\comb_129|Bus[5]~46_combout ))))) # (!\comb_129|Bus[15]~9_combout  & (((\comb_129|Bus[5]~47_combout ))))

	.dataa(\reg_7|Q [5]),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[5]~47_combout ),
	.datad(\comb_129|Bus[5]~46_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5]~48 .lut_mask = 16'hBCB0;
defparam \comb_129|Bus[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \comb_129|Bus[5] (
// Equation(s):
// \comb_129|Bus [5] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[5]~48_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [5])))

	.dataa(\comb_129|Bus[5]~48_combout ),
	.datab(gnd),
	.datac(\comb_129|Bus[15]~18clkctrl_outclk ),
	.datad(\comb_129|Bus [5]),
	.cin(gnd),
	.combout(\comb_129|Bus [5]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[5] .lut_mask = 16'hAFA0;
defparam \comb_129|Bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \SR|Add0~20 (
// Equation(s):
// \SR|Add0~20_combout  = \comb_129|Bus [6] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [6]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~20 .lut_mask = 16'hD2F0;
defparam \SR|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \reg_G|Q[6]~30 (
// Equation(s):
// \reg_G|Q[6]~30_combout  = (\SR|Add0~20_combout  & ((\reg_A|Q [6] & (\reg_G|Q[5]~29  & VCC)) # (!\reg_A|Q [6] & (!\reg_G|Q[5]~29 )))) # (!\SR|Add0~20_combout  & ((\reg_A|Q [6] & (!\reg_G|Q[5]~29 )) # (!\reg_A|Q [6] & ((\reg_G|Q[5]~29 ) # (GND)))))
// \reg_G|Q[6]~31  = CARRY((\SR|Add0~20_combout  & (!\reg_A|Q [6] & !\reg_G|Q[5]~29 )) # (!\SR|Add0~20_combout  & ((!\reg_G|Q[5]~29 ) # (!\reg_A|Q [6]))))

	.dataa(\SR|Add0~20_combout ),
	.datab(\reg_A|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[5]~29 ),
	.combout(\reg_G|Q[6]~30_combout ),
	.cout(\reg_G|Q[6]~31 ));
// synopsys translate_off
defparam \reg_G|Q[6]~30 .lut_mask = 16'h9617;
defparam \reg_G|Q[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \reg_6|Q[6]~feeder (
// Equation(s):
// \reg_6|Q[6]~feeder_combout  = \comb_129|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [6]),
	.cin(gnd),
	.combout(\reg_6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \reg_0|Q[6]~feeder (
// Equation(s):
// \reg_0|Q[6]~feeder_combout  = \comb_129|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [6]),
	.cin(gnd),
	.combout(\reg_0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \reg_0|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \comb_129|Bus[6]~49 (
// Equation(s):
// \comb_129|Bus[6]~49_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [6] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [6]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [6]),
	.datac(\reg_2|Q [6]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~49 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \reg_1|Q[6]~feeder (
// Equation(s):
// \reg_1|Q[6]~feeder_combout  = \comb_129|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \comb_129|Bus[6]~50 (
// Equation(s):
// \comb_129|Bus[6]~50_combout  = (\comb_129|Bus[6]~49_combout  & (((\reg_1|Q [6])) # (!\comb_129|Bus[0]~2_combout ))) # (!\comb_129|Bus[6]~49_combout  & (\comb_129|Bus[0]~2_combout  & (\reg_3|Q [6])))

	.dataa(\comb_129|Bus[6]~49_combout ),
	.datab(\comb_129|Bus[0]~2_combout ),
	.datac(\reg_3|Q [6]),
	.datad(\reg_1|Q [6]),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~50 .lut_mask = 16'hEA62;
defparam \comb_129|Bus[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \comb_129|Bus[6]~51 (
// Equation(s):
// \comb_129|Bus[6]~51_combout  = (\comb_129|Bus[0]~1_combout  & (((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[0]~6_combout  & ((\reg_5|Q [6]))) # (!\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[6]~50_combout ))))

	.dataa(\comb_129|Bus[6]~50_combout ),
	.datab(\comb_129|Bus[0]~1_combout ),
	.datac(\reg_5|Q [6]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~51 .lut_mask = 16'h30EE;
defparam \comb_129|Bus[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \comb_129|Bus[6]~52 (
// Equation(s):
// \comb_129|Bus[6]~52_combout  = (\comb_129|Bus[6]~51_combout  & (((\reg_4|Q [6]) # (!\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[6]~51_combout  & (\reg_6|Q [6] & ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\reg_6|Q [6]),
	.datab(\comb_129|Bus[6]~51_combout ),
	.datac(\reg_4|Q [6]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~52 .lut_mask = 16'hE2CC;
defparam \comb_129|Bus[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \comb_129|Bus[6]~53 (
// Equation(s):
// \comb_129|Bus[6]~53_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[6]~52_combout ))) # (!\comb_129|Bus[15]~9_combout  & (\reg_G|Q [6]))))

	.dataa(\reg_G|Q [6]),
	.datab(\comb_129|Bus[6]~52_combout ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~53 .lut_mask = 16'hFC0A;
defparam \comb_129|Bus[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \reg_7|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \comb_129|Bus[6]~54 (
// Equation(s):
// \comb_129|Bus[6]~54_combout  = (\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[6]~53_combout  & (\reg_7|Q [6])) # (!\comb_129|Bus[6]~53_combout  & ((\DIN[6]~input_o ))))) # (!\comb_129|Bus[0]~0_combout  & (\comb_129|Bus[6]~53_combout ))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\comb_129|Bus[6]~53_combout ),
	.datac(\reg_7|Q [6]),
	.datad(\DIN[6]~input_o ),
	.cin(gnd),
	.combout(\comb_129|Bus[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6]~54 .lut_mask = 16'hE6C4;
defparam \comb_129|Bus[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \comb_129|Bus[6] (
// Equation(s):
// \comb_129|Bus [6] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[6]~54_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [6]))

	.dataa(\comb_129|Bus [6]),
	.datab(\comb_129|Bus[6]~54_combout ),
	.datac(gnd),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [6]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[6] .lut_mask = 16'hCCAA;
defparam \comb_129|Bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \reg_7|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \SR|Add0~21 (
// Equation(s):
// \SR|Add0~21_combout  = \comb_129|Bus [7] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [7]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\SR|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~21 .lut_mask = 16'hD2F0;
defparam \SR|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \reg_G|Q[7]~32 (
// Equation(s):
// \reg_G|Q[7]~32_combout  = ((\SR|Add0~21_combout  $ (\reg_A|Q [7] $ (!\reg_G|Q[6]~31 )))) # (GND)
// \reg_G|Q[7]~33  = CARRY((\SR|Add0~21_combout  & ((\reg_A|Q [7]) # (!\reg_G|Q[6]~31 ))) # (!\SR|Add0~21_combout  & (\reg_A|Q [7] & !\reg_G|Q[6]~31 )))

	.dataa(\SR|Add0~21_combout ),
	.datab(\reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[6]~31 ),
	.combout(\reg_G|Q[7]~32_combout ),
	.cout(\reg_G|Q[7]~33 ));
// synopsys translate_off
defparam \reg_G|Q[7]~32 .lut_mask = 16'h698E;
defparam \reg_G|Q[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \comb_129|Bus[7]~59 (
// Equation(s):
// \comb_129|Bus[7]~59_combout  = (\comb_129|Bus[0]~0_combout  & (((\DIN[7]~input_o ) # (\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (\reg_G|Q [7] & ((!\comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_G|Q [7]),
	.datab(\DIN[7]~input_o ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~59 .lut_mask = 16'hF0CA;
defparam \comb_129|Bus[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \reg_6|Q[7]~feeder (
// Equation(s):
// \reg_6|Q[7]~feeder_combout  = \comb_129|Bus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \comb_129|Bus[7]~57 (
// Equation(s):
// \comb_129|Bus[7]~57_combout  = (\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~1_combout  & (\reg_6|Q [7])) # (!\comb_129|Bus[0]~1_combout  & ((\reg_5|Q [7]))))) # (!\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ))))

	.dataa(\reg_6|Q [7]),
	.datab(\comb_129|Bus[0]~6_combout ),
	.datac(\reg_5|Q [7]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~57 .lut_mask = 16'hBBC0;
defparam \comb_129|Bus[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \reg_3|Q[7]~feeder (
// Equation(s):
// \reg_3|Q[7]~feeder_combout  = \comb_129|Bus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \comb_129|Bus[7]~55 (
// Equation(s):
// \comb_129|Bus[7]~55_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [7])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [7]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [7]),
	.datac(\reg_2|Q [7]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~55 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \reg_0|Q[7]~feeder (
// Equation(s):
// \reg_0|Q[7]~feeder_combout  = \comb_129|Bus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [7]),
	.cin(gnd),
	.combout(\reg_0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \reg_0|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \comb_129|Bus[7]~56 (
// Equation(s):
// \comb_129|Bus[7]~56_combout  = (\comb_129|Bus[7]~55_combout  & ((\comb_129|Bus[0]~3_combout ) # ((\reg_1|Q [7])))) # (!\comb_129|Bus[7]~55_combout  & (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [7]))))

	.dataa(\comb_129|Bus[7]~55_combout ),
	.datab(\comb_129|Bus[0]~3_combout ),
	.datac(\reg_1|Q [7]),
	.datad(\reg_0|Q [7]),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~56 .lut_mask = 16'hB9A8;
defparam \comb_129|Bus[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \comb_129|Bus[7]~58 (
// Equation(s):
// \comb_129|Bus[7]~58_combout  = (\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[7]~57_combout )) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[7]~57_combout  & (\reg_4|Q [7])) # (!\comb_129|Bus[7]~57_combout  & ((\comb_129|Bus[7]~56_combout )))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[7]~57_combout ),
	.datac(\reg_4|Q [7]),
	.datad(\comb_129|Bus[7]~56_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~58 .lut_mask = 16'hD9C8;
defparam \comb_129|Bus[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \comb_129|Bus[7]~60 (
// Equation(s):
// \comb_129|Bus[7]~60_combout  = (\comb_129|Bus[7]~59_combout  & ((\reg_7|Q [7]) # ((!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[7]~59_combout  & (((\comb_129|Bus[7]~58_combout  & \comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_7|Q [7]),
	.datab(\comb_129|Bus[7]~59_combout ),
	.datac(\comb_129|Bus[7]~58_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7]~60 .lut_mask = 16'hB8CC;
defparam \comb_129|Bus[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \comb_129|Bus[7] (
// Equation(s):
// \comb_129|Bus [7] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[7]~60_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [7])))

	.dataa(\comb_129|Bus[7]~60_combout ),
	.datab(gnd),
	.datac(\comb_129|Bus [7]),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [7]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[7] .lut_mask = 16'hAAF0;
defparam \comb_129|Bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \reg_A|Q[8]~feeder (
// Equation(s):
// \reg_A|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\reg_A|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \SR|Add0~22 (
// Equation(s):
// \SR|Add0~22_combout  = \comb_129|Bus [8] $ (((\Tstep|Q [0] & (\Equal1~0_combout  & !\Tstep|Q [1]))))

	.dataa(\Tstep|Q [0]),
	.datab(\Equal1~0_combout ),
	.datac(\Tstep|Q [1]),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\SR|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~22 .lut_mask = 16'hF708;
defparam \SR|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \reg_G|Q[8]~34 (
// Equation(s):
// \reg_G|Q[8]~34_combout  = (\reg_A|Q [8] & ((\SR|Add0~22_combout  & (\reg_G|Q[7]~33  & VCC)) # (!\SR|Add0~22_combout  & (!\reg_G|Q[7]~33 )))) # (!\reg_A|Q [8] & ((\SR|Add0~22_combout  & (!\reg_G|Q[7]~33 )) # (!\SR|Add0~22_combout  & ((\reg_G|Q[7]~33 ) # 
// (GND)))))
// \reg_G|Q[8]~35  = CARRY((\reg_A|Q [8] & (!\SR|Add0~22_combout  & !\reg_G|Q[7]~33 )) # (!\reg_A|Q [8] & ((!\reg_G|Q[7]~33 ) # (!\SR|Add0~22_combout ))))

	.dataa(\reg_A|Q [8]),
	.datab(\SR|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[7]~33 ),
	.combout(\reg_G|Q[8]~34_combout ),
	.cout(\reg_G|Q[8]~35 ));
// synopsys translate_off
defparam \reg_G|Q[8]~34 .lut_mask = 16'h9617;
defparam \reg_G|Q[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \comb_129|Bus[8]~61 (
// Equation(s):
// \comb_129|Bus[8]~61_combout  = (\comb_129|Bus[0]~0_combout  & ((\DIN[8]~input_o ) # ((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (((\reg_G|Q [8] & !\comb_129|Bus[15]~9_combout ))))

	.dataa(\DIN[8]~input_o ),
	.datab(\reg_G|Q [8]),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~61 .lut_mask = 16'hF0AC;
defparam \comb_129|Bus[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \reg_7|Q[8]~feeder (
// Equation(s):
// \reg_7|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \reg_7|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \comb_129|Bus[8]~62 (
// Equation(s):
// \comb_129|Bus[8]~62_combout  = (\comb_129|Bus[0]~0_combout  & (((\reg_7|Q [8])))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[0]~6_combout ) # ((\reg_4|Q [8]))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\reg_7|Q [8]),
	.datac(\reg_4|Q [8]),
	.datad(\comb_129|Bus[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~62 .lut_mask = 16'hCCFA;
defparam \comb_129|Bus[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \reg_0|Q[8]~feeder (
// Equation(s):
// \reg_0|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\reg_0|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \reg_0|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \comb_129|Bus[8]~63 (
// Equation(s):
// \comb_129|Bus[8]~63_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [8] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [8]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [8]),
	.datac(\reg_2|Q [8]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~63 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \reg_1|Q[8]~feeder (
// Equation(s):
// \reg_1|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\reg_1|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \comb_129|Bus[8]~64 (
// Equation(s):
// \comb_129|Bus[8]~64_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[8]~63_combout  & ((\reg_1|Q [8]))) # (!\comb_129|Bus[8]~63_combout  & (\reg_3|Q [8])))) # (!\comb_129|Bus[0]~2_combout  & (\comb_129|Bus[8]~63_combout ))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\comb_129|Bus[8]~63_combout ),
	.datac(\reg_3|Q [8]),
	.datad(\reg_1|Q [8]),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~64 .lut_mask = 16'hEC64;
defparam \comb_129|Bus[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \reg_5|Q[8]~feeder (
// Equation(s):
// \reg_5|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\reg_5|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \comb_129|Bus[8]~65 (
// Equation(s):
// \comb_129|Bus[8]~65_combout  = (\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ) # (\reg_5|Q [8])))) # (!\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[8]~64_combout  & (!\comb_129|Bus[0]~1_combout )))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[8]~64_combout ),
	.datac(\comb_129|Bus[0]~1_combout ),
	.datad(\reg_5|Q [8]),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~65 .lut_mask = 16'hAEA4;
defparam \comb_129|Bus[8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \reg_6|Q[8]~feeder (
// Equation(s):
// \reg_6|Q[8]~feeder_combout  = \comb_129|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [8]),
	.cin(gnd),
	.combout(\reg_6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \comb_129|Bus[8]~66 (
// Equation(s):
// \comb_129|Bus[8]~66_combout  = (\comb_129|Bus[0]~1_combout  & (\comb_129|Bus[8]~62_combout  & ((\reg_6|Q [8]) # (!\comb_129|Bus[8]~65_combout )))) # (!\comb_129|Bus[0]~1_combout  & (((\comb_129|Bus[8]~65_combout ))))

	.dataa(\comb_129|Bus[8]~62_combout ),
	.datab(\comb_129|Bus[8]~65_combout ),
	.datac(\reg_6|Q [8]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~66 .lut_mask = 16'hA2CC;
defparam \comb_129|Bus[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \comb_129|Bus[8]~67 (
// Equation(s):
// \comb_129|Bus[8]~67_combout  = (\comb_129|Bus[8]~61_combout  & (((\comb_129|Bus[8]~62_combout ) # (!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[8]~61_combout  & (\comb_129|Bus[8]~66_combout  & ((\comb_129|Bus[15]~9_combout ))))

	.dataa(\comb_129|Bus[8]~61_combout ),
	.datab(\comb_129|Bus[8]~66_combout ),
	.datac(\comb_129|Bus[8]~62_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8]~67 .lut_mask = 16'hE4AA;
defparam \comb_129|Bus[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \comb_129|Bus[8] (
// Equation(s):
// \comb_129|Bus [8] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[8]~67_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [8]))

	.dataa(\comb_129|Bus [8]),
	.datab(gnd),
	.datac(\comb_129|Bus[8]~67_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [8]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[8] .lut_mask = 16'hF0AA;
defparam \comb_129|Bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \reg_7|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[9] .is_wysiwyg = "true";
defparam \reg_7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \SR|Add0~23 (
// Equation(s):
// \SR|Add0~23_combout  = \comb_129|Bus [9] $ (((\Tstep|Q [0] & (!\Tstep|Q [1] & \Equal1~0_combout ))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\Equal1~0_combout ),
	.datad(\comb_129|Bus [9]),
	.cin(gnd),
	.combout(\SR|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~23 .lut_mask = 16'hDF20;
defparam \SR|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \reg_A|Q[9]~feeder (
// Equation(s):
// \reg_A|Q[9]~feeder_combout  = \comb_129|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_A|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_A|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \reg_A|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \reg_G|Q[9]~36 (
// Equation(s):
// \reg_G|Q[9]~36_combout  = ((\SR|Add0~23_combout  $ (\reg_A|Q [9] $ (!\reg_G|Q[8]~35 )))) # (GND)
// \reg_G|Q[9]~37  = CARRY((\SR|Add0~23_combout  & ((\reg_A|Q [9]) # (!\reg_G|Q[8]~35 ))) # (!\SR|Add0~23_combout  & (\reg_A|Q [9] & !\reg_G|Q[8]~35 )))

	.dataa(\SR|Add0~23_combout ),
	.datab(\reg_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[8]~35 ),
	.combout(\reg_G|Q[9]~36_combout ),
	.cout(\reg_G|Q[9]~37 ));
// synopsys translate_off
defparam \reg_G|Q[9]~36 .lut_mask = 16'h698E;
defparam \reg_G|Q[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \reg_G|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[9] .is_wysiwyg = "true";
defparam \reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \comb_129|Bus[9]~72 (
// Equation(s):
// \comb_129|Bus[9]~72_combout  = (\comb_129|Bus[0]~0_combout  & (((\DIN[9]~input_o ) # (\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (\reg_G|Q [9] & ((!\comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_G|Q [9]),
	.datab(\DIN[9]~input_o ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~72_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~72 .lut_mask = 16'hF0CA;
defparam \comb_129|Bus[9]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \reg_3|Q[9]~feeder (
// Equation(s):
// \reg_3|Q[9]~feeder_combout  = \comb_129|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \reg_3|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[9] .is_wysiwyg = "true";
defparam \reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \reg_2|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[9] .is_wysiwyg = "true";
defparam \reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \comb_129|Bus[9]~68 (
// Equation(s):
// \comb_129|Bus[9]~68_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [9])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [9]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [9]),
	.datac(\reg_2|Q [9]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~68 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \reg_1|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[9] .is_wysiwyg = "true";
defparam \reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \reg_0|Q[9]~feeder (
// Equation(s):
// \reg_0|Q[9]~feeder_combout  = \comb_129|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [9]),
	.cin(gnd),
	.combout(\reg_0|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \reg_0|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[9] .is_wysiwyg = "true";
defparam \reg_0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \comb_129|Bus[9]~69 (
// Equation(s):
// \comb_129|Bus[9]~69_combout  = (\comb_129|Bus[9]~68_combout  & ((\comb_129|Bus[0]~3_combout ) # ((\reg_1|Q [9])))) # (!\comb_129|Bus[9]~68_combout  & (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [9]))))

	.dataa(\comb_129|Bus[9]~68_combout ),
	.datab(\comb_129|Bus[0]~3_combout ),
	.datac(\reg_1|Q [9]),
	.datad(\reg_0|Q [9]),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~69 .lut_mask = 16'hB9A8;
defparam \comb_129|Bus[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \reg_6|Q[9]~feeder (
// Equation(s):
// \reg_6|Q[9]~feeder_combout  = \comb_129|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [9]),
	.cin(gnd),
	.combout(\reg_6|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \reg_6|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[9] .is_wysiwyg = "true";
defparam \reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \reg_5|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[9] .is_wysiwyg = "true";
defparam \reg_5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \comb_129|Bus[9]~70 (
// Equation(s):
// \comb_129|Bus[9]~70_combout  = (\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~1_combout  & (\reg_6|Q [9])) # (!\comb_129|Bus[0]~1_combout  & ((\reg_5|Q [9]))))) # (!\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\reg_6|Q [9]),
	.datac(\reg_5|Q [9]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~70 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \reg_4|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[9] .is_wysiwyg = "true";
defparam \reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \comb_129|Bus[9]~71 (
// Equation(s):
// \comb_129|Bus[9]~71_combout  = (\comb_129|Bus[9]~70_combout  & (((\reg_4|Q [9]) # (\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[9]~70_combout  & (\comb_129|Bus[9]~69_combout  & ((!\comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[9]~69_combout ),
	.datab(\comb_129|Bus[9]~70_combout ),
	.datac(\reg_4|Q [9]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~71_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~71 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[9]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \comb_129|Bus[9]~73 (
// Equation(s):
// \comb_129|Bus[9]~73_combout  = (\comb_129|Bus[9]~72_combout  & ((\reg_7|Q [9]) # ((!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[9]~72_combout  & (((\comb_129|Bus[9]~71_combout  & \comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_7|Q [9]),
	.datab(\comb_129|Bus[9]~72_combout ),
	.datac(\comb_129|Bus[9]~71_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9]~73 .lut_mask = 16'hB8CC;
defparam \comb_129|Bus[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \comb_129|Bus[9] (
// Equation(s):
// \comb_129|Bus [9] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[9]~73_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [9]))

	.dataa(gnd),
	.datab(\comb_129|Bus [9]),
	.datac(\comb_129|Bus[9]~73_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [9]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[9] .lut_mask = 16'hF0CC;
defparam \comb_129|Bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \reg_0|Q[10]~feeder (
// Equation(s):
// \reg_0|Q[10]~feeder_combout  = \comb_129|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [10]),
	.cin(gnd),
	.combout(\reg_0|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \reg_0|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[10] .is_wysiwyg = "true";
defparam \reg_0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \reg_2|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[10] .is_wysiwyg = "true";
defparam \reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \comb_129|Bus[10]~74 (
// Equation(s):
// \comb_129|Bus[10]~74_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [10] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [10]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [10]),
	.datac(\reg_2|Q [10]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~74 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \reg_3|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[10] .is_wysiwyg = "true";
defparam \reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \reg_1|Q[10]~feeder (
// Equation(s):
// \reg_1|Q[10]~feeder_combout  = \comb_129|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [10]),
	.cin(gnd),
	.combout(\reg_1|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \reg_1|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[10] .is_wysiwyg = "true";
defparam \reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \comb_129|Bus[10]~75 (
// Equation(s):
// \comb_129|Bus[10]~75_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[10]~74_combout  & ((\reg_1|Q [10]))) # (!\comb_129|Bus[10]~74_combout  & (\reg_3|Q [10])))) # (!\comb_129|Bus[0]~2_combout  & (\comb_129|Bus[10]~74_combout ))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\comb_129|Bus[10]~74_combout ),
	.datac(\reg_3|Q [10]),
	.datad(\reg_1|Q [10]),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~75 .lut_mask = 16'hEC64;
defparam \comb_129|Bus[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \reg_5|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[10] .is_wysiwyg = "true";
defparam \reg_5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \comb_129|Bus[10]~76 (
// Equation(s):
// \comb_129|Bus[10]~76_combout  = (\comb_129|Bus[0]~1_combout  & (((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[0]~6_combout  & ((\reg_5|Q [10]))) # (!\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[10]~75_combout ))))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\comb_129|Bus[10]~75_combout ),
	.datac(\reg_5|Q [10]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~76 .lut_mask = 16'h50EE;
defparam \comb_129|Bus[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \reg_4|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[10] .is_wysiwyg = "true";
defparam \reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \reg_6|Q[10]~feeder (
// Equation(s):
// \reg_6|Q[10]~feeder_combout  = \comb_129|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [10]),
	.cin(gnd),
	.combout(\reg_6|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \reg_6|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[10] .is_wysiwyg = "true";
defparam \reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \comb_129|Bus[10]~77 (
// Equation(s):
// \comb_129|Bus[10]~77_combout  = (\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[10]~76_combout  & (\reg_4|Q [10])) # (!\comb_129|Bus[10]~76_combout  & ((\reg_6|Q [10]))))) # (!\comb_129|Bus[0]~1_combout  & (\comb_129|Bus[10]~76_combout ))

	.dataa(\comb_129|Bus[0]~1_combout ),
	.datab(\comb_129|Bus[10]~76_combout ),
	.datac(\reg_4|Q [10]),
	.datad(\reg_6|Q [10]),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~77 .lut_mask = 16'hE6C4;
defparam \comb_129|Bus[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \reg_A|Q[10]~feeder (
// Equation(s):
// \reg_A|Q[10]~feeder_combout  = \comb_129|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [10]),
	.cin(gnd),
	.combout(\reg_A|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \reg_A|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \SR|Add0~24 (
// Equation(s):
// \SR|Add0~24_combout  = \comb_129|Bus [10] $ (((\Equal1~0_combout  & (!\Tstep|Q [1] & \Tstep|Q [0]))))

	.dataa(\Equal1~0_combout ),
	.datab(\Tstep|Q [1]),
	.datac(\Tstep|Q [0]),
	.datad(\comb_129|Bus [10]),
	.cin(gnd),
	.combout(\SR|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~24 .lut_mask = 16'hDF20;
defparam \SR|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \reg_G|Q[10]~38 (
// Equation(s):
// \reg_G|Q[10]~38_combout  = (\reg_A|Q [10] & ((\SR|Add0~24_combout  & (\reg_G|Q[9]~37  & VCC)) # (!\SR|Add0~24_combout  & (!\reg_G|Q[9]~37 )))) # (!\reg_A|Q [10] & ((\SR|Add0~24_combout  & (!\reg_G|Q[9]~37 )) # (!\SR|Add0~24_combout  & ((\reg_G|Q[9]~37 ) # 
// (GND)))))
// \reg_G|Q[10]~39  = CARRY((\reg_A|Q [10] & (!\SR|Add0~24_combout  & !\reg_G|Q[9]~37 )) # (!\reg_A|Q [10] & ((!\reg_G|Q[9]~37 ) # (!\SR|Add0~24_combout ))))

	.dataa(\reg_A|Q [10]),
	.datab(\SR|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[9]~37 ),
	.combout(\reg_G|Q[10]~38_combout ),
	.cout(\reg_G|Q[10]~39 ));
// synopsys translate_off
defparam \reg_G|Q[10]~38 .lut_mask = 16'h9617;
defparam \reg_G|Q[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \reg_G|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[10] .is_wysiwyg = "true";
defparam \reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \comb_129|Bus[10]~78 (
// Equation(s):
// \comb_129|Bus[10]~78_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & (\comb_129|Bus[10]~77_combout )) # (!\comb_129|Bus[15]~9_combout  & ((\reg_G|Q [10])))))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\comb_129|Bus[10]~77_combout ),
	.datac(\reg_G|Q [10]),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~78 .lut_mask = 16'hEE50;
defparam \comb_129|Bus[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \reg_7|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[10] .is_wysiwyg = "true";
defparam \reg_7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \comb_129|Bus[10]~79 (
// Equation(s):
// \comb_129|Bus[10]~79_combout  = (\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[10]~78_combout  & ((\reg_7|Q [10]))) # (!\comb_129|Bus[10]~78_combout  & (\DIN[10]~input_o )))) # (!\comb_129|Bus[0]~0_combout  & (\comb_129|Bus[10]~78_combout ))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\comb_129|Bus[10]~78_combout ),
	.datac(\DIN[10]~input_o ),
	.datad(\reg_7|Q [10]),
	.cin(gnd),
	.combout(\comb_129|Bus[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10]~79 .lut_mask = 16'hEC64;
defparam \comb_129|Bus[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \comb_129|Bus[10] (
// Equation(s):
// \comb_129|Bus [10] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[10]~79_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [10])))

	.dataa(\comb_129|Bus[10]~79_combout ),
	.datab(gnd),
	.datac(\comb_129|Bus [10]),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [10]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[10] .lut_mask = 16'hAAF0;
defparam \comb_129|Bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \reg_7|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[11] .is_wysiwyg = "true";
defparam \reg_7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \reg_A|Q[11]~feeder (
// Equation(s):
// \reg_A|Q[11]~feeder_combout  = \comb_129|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_A|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_A|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \reg_A|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \SR|Add0~25 (
// Equation(s):
// \SR|Add0~25_combout  = \comb_129|Bus [11] $ (((\Tstep|Q [0] & (\Equal1~0_combout  & !\Tstep|Q [1]))))

	.dataa(\Tstep|Q [0]),
	.datab(\Equal1~0_combout ),
	.datac(\comb_129|Bus [11]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\SR|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~25 .lut_mask = 16'hF078;
defparam \SR|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \reg_G|Q[11]~40 (
// Equation(s):
// \reg_G|Q[11]~40_combout  = ((\reg_A|Q [11] $ (\SR|Add0~25_combout  $ (!\reg_G|Q[10]~39 )))) # (GND)
// \reg_G|Q[11]~41  = CARRY((\reg_A|Q [11] & ((\SR|Add0~25_combout ) # (!\reg_G|Q[10]~39 ))) # (!\reg_A|Q [11] & (\SR|Add0~25_combout  & !\reg_G|Q[10]~39 )))

	.dataa(\reg_A|Q [11]),
	.datab(\SR|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[10]~39 ),
	.combout(\reg_G|Q[11]~40_combout ),
	.cout(\reg_G|Q[11]~41 ));
// synopsys translate_off
defparam \reg_G|Q[11]~40 .lut_mask = 16'h698E;
defparam \reg_G|Q[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \reg_G|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[11] .is_wysiwyg = "true";
defparam \reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \comb_129|Bus[11]~84 (
// Equation(s):
// \comb_129|Bus[11]~84_combout  = (\comb_129|Bus[0]~0_combout  & (((\DIN[11]~input_o ) # (\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & (\reg_G|Q [11] & ((!\comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_G|Q [11]),
	.datab(\DIN[11]~input_o ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~84 .lut_mask = 16'hF0CA;
defparam \comb_129|Bus[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \reg_6|Q[11]~feeder (
// Equation(s):
// \reg_6|Q[11]~feeder_combout  = \comb_129|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [11]),
	.cin(gnd),
	.combout(\reg_6|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \reg_6|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[11] .is_wysiwyg = "true";
defparam \reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \reg_5|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[11] .is_wysiwyg = "true";
defparam \reg_5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \comb_129|Bus[11]~82 (
// Equation(s):
// \comb_129|Bus[11]~82_combout  = (\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~1_combout  & (\reg_6|Q [11])) # (!\comb_129|Bus[0]~1_combout  & ((\reg_5|Q [11]))))) # (!\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\reg_6|Q [11]),
	.datac(\reg_5|Q [11]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~82_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~82 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[11]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \reg_4|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[11] .is_wysiwyg = "true";
defparam \reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \reg_3|Q[11]~feeder (
// Equation(s):
// \reg_3|Q[11]~feeder_combout  = \comb_129|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \reg_3|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[11] .is_wysiwyg = "true";
defparam \reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \reg_2|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[11] .is_wysiwyg = "true";
defparam \reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \comb_129|Bus[11]~80 (
// Equation(s):
// \comb_129|Bus[11]~80_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [11])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [11]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [11]),
	.datac(\reg_2|Q [11]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~80 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \reg_1|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[11] .is_wysiwyg = "true";
defparam \reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \reg_0|Q[11]~feeder (
// Equation(s):
// \reg_0|Q[11]~feeder_combout  = \comb_129|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [11]),
	.cin(gnd),
	.combout(\reg_0|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \reg_0|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[11] .is_wysiwyg = "true";
defparam \reg_0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \comb_129|Bus[11]~81 (
// Equation(s):
// \comb_129|Bus[11]~81_combout  = (\comb_129|Bus[0]~3_combout  & (\comb_129|Bus[11]~80_combout )) # (!\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[11]~80_combout  & (\reg_1|Q [11])) # (!\comb_129|Bus[11]~80_combout  & ((\reg_0|Q [11])))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\comb_129|Bus[11]~80_combout ),
	.datac(\reg_1|Q [11]),
	.datad(\reg_0|Q [11]),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~81 .lut_mask = 16'hD9C8;
defparam \comb_129|Bus[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \comb_129|Bus[11]~83 (
// Equation(s):
// \comb_129|Bus[11]~83_combout  = (\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[11]~82_combout )) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[11]~82_combout  & (\reg_4|Q [11])) # (!\comb_129|Bus[11]~82_combout  & ((\comb_129|Bus[11]~81_combout )))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[11]~82_combout ),
	.datac(\reg_4|Q [11]),
	.datad(\comb_129|Bus[11]~81_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~83 .lut_mask = 16'hD9C8;
defparam \comb_129|Bus[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \comb_129|Bus[11]~85 (
// Equation(s):
// \comb_129|Bus[11]~85_combout  = (\comb_129|Bus[11]~84_combout  & ((\reg_7|Q [11]) # ((!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[11]~84_combout  & (((\comb_129|Bus[11]~83_combout  & \comb_129|Bus[15]~9_combout ))))

	.dataa(\reg_7|Q [11]),
	.datab(\comb_129|Bus[11]~84_combout ),
	.datac(\comb_129|Bus[11]~83_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11]~85 .lut_mask = 16'hB8CC;
defparam \comb_129|Bus[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \comb_129|Bus[11] (
// Equation(s):
// \comb_129|Bus [11] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[11]~85_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [11]))

	.dataa(\comb_129|Bus [11]),
	.datab(gnd),
	.datac(\comb_129|Bus[11]~85_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [11]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[11] .lut_mask = 16'hF0AA;
defparam \comb_129|Bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \reg_6|Q[12]~feeder (
// Equation(s):
// \reg_6|Q[12]~feeder_combout  = \comb_129|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [12]),
	.cin(gnd),
	.combout(\reg_6|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \reg_6|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[12] .is_wysiwyg = "true";
defparam \reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \reg_1|Q[12]~feeder (
// Equation(s):
// \reg_1|Q[12]~feeder_combout  = \comb_129|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_1|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \reg_1|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[12] .is_wysiwyg = "true";
defparam \reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \reg_3|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[12] .is_wysiwyg = "true";
defparam \reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \reg_0|Q[12]~feeder (
// Equation(s):
// \reg_0|Q[12]~feeder_combout  = \comb_129|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [12]),
	.cin(gnd),
	.combout(\reg_0|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \reg_0|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[12] .is_wysiwyg = "true";
defparam \reg_0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \reg_2|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[12] .is_wysiwyg = "true";
defparam \reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \comb_129|Bus[12]~86 (
// Equation(s):
// \comb_129|Bus[12]~86_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [12] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [12]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [12]),
	.datac(\reg_2|Q [12]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~86 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \comb_129|Bus[12]~87 (
// Equation(s):
// \comb_129|Bus[12]~87_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[12]~86_combout  & (\reg_1|Q [12])) # (!\comb_129|Bus[12]~86_combout  & ((\reg_3|Q [12]))))) # (!\comb_129|Bus[0]~2_combout  & (((\comb_129|Bus[12]~86_combout ))))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\reg_1|Q [12]),
	.datac(\reg_3|Q [12]),
	.datad(\comb_129|Bus[12]~86_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~87 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \reg_5|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[12] .is_wysiwyg = "true";
defparam \reg_5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \comb_129|Bus[12]~88 (
// Equation(s):
// \comb_129|Bus[12]~88_combout  = (\comb_129|Bus[0]~1_combout  & (((!\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[0]~1_combout  & ((\comb_129|Bus[0]~6_combout  & ((\reg_5|Q [12]))) # (!\comb_129|Bus[0]~6_combout  & (\comb_129|Bus[12]~87_combout ))))

	.dataa(\comb_129|Bus[12]~87_combout ),
	.datab(\comb_129|Bus[0]~1_combout ),
	.datac(\reg_5|Q [12]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~88_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~88 .lut_mask = 16'h30EE;
defparam \comb_129|Bus[12]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \reg_4|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[12] .is_wysiwyg = "true";
defparam \reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \comb_129|Bus[12]~89 (
// Equation(s):
// \comb_129|Bus[12]~89_combout  = (\comb_129|Bus[12]~88_combout  & (((\reg_4|Q [12]) # (!\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[12]~88_combout  & (\reg_6|Q [12] & ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\reg_6|Q [12]),
	.datab(\comb_129|Bus[12]~88_combout ),
	.datac(\reg_4|Q [12]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~89_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~89 .lut_mask = 16'hE2CC;
defparam \comb_129|Bus[12]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \reg_A|Q[12]~feeder (
// Equation(s):
// \reg_A|Q[12]~feeder_combout  = \comb_129|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [12]),
	.cin(gnd),
	.combout(\reg_A|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \reg_A|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \SR|Add0~26 (
// Equation(s):
// \SR|Add0~26_combout  = \comb_129|Bus [12] $ (((\Equal1~0_combout  & (!\Tstep|Q [1] & \Tstep|Q [0]))))

	.dataa(\Equal1~0_combout ),
	.datab(\Tstep|Q [1]),
	.datac(\comb_129|Bus [12]),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\SR|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~26 .lut_mask = 16'hD2F0;
defparam \SR|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \reg_G|Q[12]~42 (
// Equation(s):
// \reg_G|Q[12]~42_combout  = (\reg_A|Q [12] & ((\SR|Add0~26_combout  & (\reg_G|Q[11]~41  & VCC)) # (!\SR|Add0~26_combout  & (!\reg_G|Q[11]~41 )))) # (!\reg_A|Q [12] & ((\SR|Add0~26_combout  & (!\reg_G|Q[11]~41 )) # (!\SR|Add0~26_combout  & ((\reg_G|Q[11]~41 
// ) # (GND)))))
// \reg_G|Q[12]~43  = CARRY((\reg_A|Q [12] & (!\SR|Add0~26_combout  & !\reg_G|Q[11]~41 )) # (!\reg_A|Q [12] & ((!\reg_G|Q[11]~41 ) # (!\SR|Add0~26_combout ))))

	.dataa(\reg_A|Q [12]),
	.datab(\SR|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[11]~41 ),
	.combout(\reg_G|Q[12]~42_combout ),
	.cout(\reg_G|Q[12]~43 ));
// synopsys translate_off
defparam \reg_G|Q[12]~42 .lut_mask = 16'h9617;
defparam \reg_G|Q[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \reg_G|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[12] .is_wysiwyg = "true";
defparam \reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \comb_129|Bus[12]~90 (
// Equation(s):
// \comb_129|Bus[12]~90_combout  = (\comb_129|Bus[0]~0_combout  & (\comb_129|Bus[15]~9_combout )) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & (\comb_129|Bus[12]~89_combout )) # (!\comb_129|Bus[15]~9_combout  & ((\reg_G|Q [12])))))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[12]~89_combout ),
	.datad(\reg_G|Q [12]),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~90_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~90 .lut_mask = 16'hD9C8;
defparam \comb_129|Bus[12]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \reg_7|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[12] .is_wysiwyg = "true";
defparam \reg_7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \comb_129|Bus[12]~91 (
// Equation(s):
// \comb_129|Bus[12]~91_combout  = (\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[12]~90_combout  & ((\reg_7|Q [12]))) # (!\comb_129|Bus[12]~90_combout  & (\DIN[12]~input_o )))) # (!\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[12]~90_combout ))))

	.dataa(\comb_129|Bus[0]~0_combout ),
	.datab(\DIN[12]~input_o ),
	.datac(\comb_129|Bus[12]~90_combout ),
	.datad(\reg_7|Q [12]),
	.cin(gnd),
	.combout(\comb_129|Bus[12]~91_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12]~91 .lut_mask = 16'hF858;
defparam \comb_129|Bus[12]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \comb_129|Bus[12] (
// Equation(s):
// \comb_129|Bus [12] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[12]~91_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [12])))

	.dataa(\comb_129|Bus[12]~91_combout ),
	.datab(\comb_129|Bus [12]),
	.datac(gnd),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [12]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[12] .lut_mask = 16'hAACC;
defparam \comb_129|Bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \reg_0|Q[13]~feeder (
// Equation(s):
// \reg_0|Q[13]~feeder_combout  = \comb_129|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \reg_0|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[13] .is_wysiwyg = "true";
defparam \reg_0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \reg_3|Q[13]~feeder (
// Equation(s):
// \reg_3|Q[13]~feeder_combout  = \comb_129|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \reg_3|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[13] .is_wysiwyg = "true";
defparam \reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \reg_2|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[13] .is_wysiwyg = "true";
defparam \reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \comb_129|Bus[13]~92 (
// Equation(s):
// \comb_129|Bus[13]~92_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [13])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [13]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [13]),
	.datac(\reg_2|Q [13]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~92_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~92 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[13]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \reg_1|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[13] .is_wysiwyg = "true";
defparam \reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \comb_129|Bus[13]~93 (
// Equation(s):
// \comb_129|Bus[13]~93_combout  = (\comb_129|Bus[13]~92_combout  & (((\reg_1|Q [13]) # (\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[13]~92_combout  & (\reg_0|Q [13] & ((!\comb_129|Bus[0]~3_combout ))))

	.dataa(\reg_0|Q [13]),
	.datab(\comb_129|Bus[13]~92_combout ),
	.datac(\reg_1|Q [13]),
	.datad(\comb_129|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~93 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \reg_6|Q[13]~feeder (
// Equation(s):
// \reg_6|Q[13]~feeder_combout  = \comb_129|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \reg_6|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[13] .is_wysiwyg = "true";
defparam \reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \reg_5|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[13] .is_wysiwyg = "true";
defparam \reg_5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \comb_129|Bus[13]~94 (
// Equation(s):
// \comb_129|Bus[13]~94_combout  = (\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~1_combout  & (\reg_6|Q [13])) # (!\comb_129|Bus[0]~1_combout  & ((\reg_5|Q [13]))))) # (!\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\reg_6|Q [13]),
	.datac(\reg_5|Q [13]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~94_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~94 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[13]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \reg_4|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[13] .is_wysiwyg = "true";
defparam \reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \comb_129|Bus[13]~95 (
// Equation(s):
// \comb_129|Bus[13]~95_combout  = (\comb_129|Bus[13]~94_combout  & (((\reg_4|Q [13]) # (\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[13]~94_combout  & (\comb_129|Bus[13]~93_combout  & ((!\comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[13]~93_combout ),
	.datab(\comb_129|Bus[13]~94_combout ),
	.datac(\reg_4|Q [13]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~95_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~95 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[13]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \SR|Add0~27 (
// Equation(s):
// \SR|Add0~27_combout  = \comb_129|Bus [13] $ (((\Tstep|Q [0] & (\Equal1~0_combout  & !\Tstep|Q [1]))))

	.dataa(\Tstep|Q [0]),
	.datab(\Equal1~0_combout ),
	.datac(\Tstep|Q [1]),
	.datad(\comb_129|Bus [13]),
	.cin(gnd),
	.combout(\SR|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~27 .lut_mask = 16'hF708;
defparam \SR|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \reg_A|Q[13]~feeder (
// Equation(s):
// \reg_A|Q[13]~feeder_combout  = \comb_129|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [13]),
	.cin(gnd),
	.combout(\reg_A|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \reg_A|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \reg_G|Q[13]~44 (
// Equation(s):
// \reg_G|Q[13]~44_combout  = ((\SR|Add0~27_combout  $ (\reg_A|Q [13] $ (!\reg_G|Q[12]~43 )))) # (GND)
// \reg_G|Q[13]~45  = CARRY((\SR|Add0~27_combout  & ((\reg_A|Q [13]) # (!\reg_G|Q[12]~43 ))) # (!\SR|Add0~27_combout  & (\reg_A|Q [13] & !\reg_G|Q[12]~43 )))

	.dataa(\SR|Add0~27_combout ),
	.datab(\reg_A|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[12]~43 ),
	.combout(\reg_G|Q[13]~44_combout ),
	.cout(\reg_G|Q[13]~45 ));
// synopsys translate_off
defparam \reg_G|Q[13]~44 .lut_mask = 16'h698E;
defparam \reg_G|Q[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \reg_G|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[13] .is_wysiwyg = "true";
defparam \reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \comb_129|Bus[13]~96 (
// Equation(s):
// \comb_129|Bus[13]~96_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout ) # (\DIN[13]~input_o )))) # (!\comb_129|Bus[0]~0_combout  & (\reg_G|Q [13] & (!\comb_129|Bus[15]~9_combout )))

	.dataa(\reg_G|Q [13]),
	.datab(\comb_129|Bus[0]~0_combout ),
	.datac(\comb_129|Bus[15]~9_combout ),
	.datad(\DIN[13]~input_o ),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~96_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~96 .lut_mask = 16'hCEC2;
defparam \comb_129|Bus[13]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \reg_7|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\comb_129|Bus [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[13] .is_wysiwyg = "true";
defparam \reg_7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \comb_129|Bus[13]~97 (
// Equation(s):
// \comb_129|Bus[13]~97_combout  = (\comb_129|Bus[13]~96_combout  & (((\reg_7|Q [13]) # (!\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[13]~96_combout  & (\comb_129|Bus[13]~95_combout  & (\comb_129|Bus[15]~9_combout )))

	.dataa(\comb_129|Bus[13]~95_combout ),
	.datab(\comb_129|Bus[13]~96_combout ),
	.datac(\comb_129|Bus[15]~9_combout ),
	.datad(\reg_7|Q [13]),
	.cin(gnd),
	.combout(\comb_129|Bus[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13]~97 .lut_mask = 16'hEC2C;
defparam \comb_129|Bus[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \comb_129|Bus[13] (
// Equation(s):
// \comb_129|Bus [13] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus[13]~97_combout ))) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus [13]))

	.dataa(\comb_129|Bus [13]),
	.datab(gnd),
	.datac(\comb_129|Bus[13]~97_combout ),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [13]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[13] .lut_mask = 16'hF0AA;
defparam \comb_129|Bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \reg_7|Q[14]~feeder (
// Equation(s):
// \reg_7|Q[14]~feeder_combout  = \comb_129|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [14]),
	.cin(gnd),
	.combout(\reg_7|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \reg_7|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[14] .is_wysiwyg = "true";
defparam \reg_7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \SR|Add0~28 (
// Equation(s):
// \SR|Add0~28_combout  = \comb_129|Bus [14] $ (((!\Tstep|Q [1] & (\Equal1~0_combout  & \Tstep|Q [0]))))

	.dataa(\Tstep|Q [1]),
	.datab(\Equal1~0_combout ),
	.datac(\Tstep|Q [0]),
	.datad(\comb_129|Bus [14]),
	.cin(gnd),
	.combout(\SR|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~28 .lut_mask = 16'hBF40;
defparam \SR|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \reg_A|Q[14]~feeder (
// Equation(s):
// \reg_A|Q[14]~feeder_combout  = \comb_129|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [14]),
	.cin(gnd),
	.combout(\reg_A|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \reg_A|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \reg_G|Q[14]~46 (
// Equation(s):
// \reg_G|Q[14]~46_combout  = (\SR|Add0~28_combout  & ((\reg_A|Q [14] & (\reg_G|Q[13]~45  & VCC)) # (!\reg_A|Q [14] & (!\reg_G|Q[13]~45 )))) # (!\SR|Add0~28_combout  & ((\reg_A|Q [14] & (!\reg_G|Q[13]~45 )) # (!\reg_A|Q [14] & ((\reg_G|Q[13]~45 ) # (GND)))))
// \reg_G|Q[14]~47  = CARRY((\SR|Add0~28_combout  & (!\reg_A|Q [14] & !\reg_G|Q[13]~45 )) # (!\SR|Add0~28_combout  & ((!\reg_G|Q[13]~45 ) # (!\reg_A|Q [14]))))

	.dataa(\SR|Add0~28_combout ),
	.datab(\reg_A|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[13]~45 ),
	.combout(\reg_G|Q[14]~46_combout ),
	.cout(\reg_G|Q[14]~47 ));
// synopsys translate_off
defparam \reg_G|Q[14]~46 .lut_mask = 16'h9617;
defparam \reg_G|Q[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \reg_G|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[14] .is_wysiwyg = "true";
defparam \reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \reg_6|Q[14]~feeder (
// Equation(s):
// \reg_6|Q[14]~feeder_combout  = \comb_129|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \reg_6|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[14] .is_wysiwyg = "true";
defparam \reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \reg_0|Q[14]~feeder (
// Equation(s):
// \reg_0|Q[14]~feeder_combout  = \comb_129|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \reg_0|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[14] .is_wysiwyg = "true";
defparam \reg_0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \reg_2|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[14] .is_wysiwyg = "true";
defparam \reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \comb_129|Bus[14]~98 (
// Equation(s):
// \comb_129|Bus[14]~98_combout  = (\comb_129|Bus[0]~3_combout  & (((\reg_2|Q [14] & !\comb_129|Bus[0]~2_combout )))) # (!\comb_129|Bus[0]~3_combout  & ((\reg_0|Q [14]) # ((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_0|Q [14]),
	.datac(\reg_2|Q [14]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~98 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \reg_3|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[14] .is_wysiwyg = "true";
defparam \reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \reg_1|Q[14]~feeder (
// Equation(s):
// \reg_1|Q[14]~feeder_combout  = \comb_129|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [14]),
	.cin(gnd),
	.combout(\reg_1|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \reg_1|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_1|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[14] .is_wysiwyg = "true";
defparam \reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \comb_129|Bus[14]~99 (
// Equation(s):
// \comb_129|Bus[14]~99_combout  = (\comb_129|Bus[0]~2_combout  & ((\comb_129|Bus[14]~98_combout  & ((\reg_1|Q [14]))) # (!\comb_129|Bus[14]~98_combout  & (\reg_3|Q [14])))) # (!\comb_129|Bus[0]~2_combout  & (\comb_129|Bus[14]~98_combout ))

	.dataa(\comb_129|Bus[0]~2_combout ),
	.datab(\comb_129|Bus[14]~98_combout ),
	.datac(\reg_3|Q [14]),
	.datad(\reg_1|Q [14]),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~99 .lut_mask = 16'hEC64;
defparam \comb_129|Bus[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \reg_5|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[14] .is_wysiwyg = "true";
defparam \reg_5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \comb_129|Bus[14]~100 (
// Equation(s):
// \comb_129|Bus[14]~100_combout  = (\comb_129|Bus[0]~6_combout  & (((\reg_5|Q [14] & !\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[14]~99_combout ) # ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\comb_129|Bus[14]~99_combout ),
	.datac(\reg_5|Q [14]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~100_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~100 .lut_mask = 16'h55E4;
defparam \comb_129|Bus[14]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \reg_4|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[14] .is_wysiwyg = "true";
defparam \reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \comb_129|Bus[14]~101 (
// Equation(s):
// \comb_129|Bus[14]~101_combout  = (\comb_129|Bus[14]~100_combout  & (((\reg_4|Q [14]) # (!\comb_129|Bus[0]~1_combout )))) # (!\comb_129|Bus[14]~100_combout  & (\reg_6|Q [14] & ((\comb_129|Bus[0]~1_combout ))))

	.dataa(\reg_6|Q [14]),
	.datab(\comb_129|Bus[14]~100_combout ),
	.datac(\reg_4|Q [14]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~101_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~101 .lut_mask = 16'hE2CC;
defparam \comb_129|Bus[14]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \comb_129|Bus[14]~102 (
// Equation(s):
// \comb_129|Bus[14]~102_combout  = (\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[15]~9_combout )))) # (!\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[14]~101_combout ))) # (!\comb_129|Bus[15]~9_combout  & (\reg_G|Q 
// [14]))))

	.dataa(\reg_G|Q [14]),
	.datab(\comb_129|Bus[14]~101_combout ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[15]~9_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~102 .lut_mask = 16'hFC0A;
defparam \comb_129|Bus[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \comb_129|Bus[14]~103 (
// Equation(s):
// \comb_129|Bus[14]~103_combout  = (\comb_129|Bus[0]~0_combout  & ((\comb_129|Bus[14]~102_combout  & (\reg_7|Q [14])) # (!\comb_129|Bus[14]~102_combout  & ((\DIN[14]~input_o ))))) # (!\comb_129|Bus[0]~0_combout  & (((\comb_129|Bus[14]~102_combout ))))

	.dataa(\reg_7|Q [14]),
	.datab(\DIN[14]~input_o ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\comb_129|Bus[14]~102_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14]~103 .lut_mask = 16'hAFC0;
defparam \comb_129|Bus[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \comb_129|Bus[14] (
// Equation(s):
// \comb_129|Bus [14] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[14]~103_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [14])))

	.dataa(gnd),
	.datab(\comb_129|Bus[14]~103_combout ),
	.datac(\comb_129|Bus [14]),
	.datad(\comb_129|Bus[15]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_129|Bus [14]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[14] .lut_mask = 16'hCCF0;
defparam \comb_129|Bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \reg_A|Q[15]~feeder (
// Equation(s):
// \reg_A|Q[15]~feeder_combout  = \comb_129|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [15]),
	.cin(gnd),
	.combout(\reg_A|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \reg_A|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \SR|Add0~29 (
// Equation(s):
// \SR|Add0~29_combout  = \comb_129|Bus [15] $ (((!\Tstep|Q [1] & (\Equal1~0_combout  & \Tstep|Q [0]))))

	.dataa(\Tstep|Q [1]),
	.datab(\Equal1~0_combout ),
	.datac(\Tstep|Q [0]),
	.datad(\comb_129|Bus [15]),
	.cin(gnd),
	.combout(\SR|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \SR|Add0~29 .lut_mask = 16'hBF40;
defparam \SR|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \reg_G|Q[15]~48 (
// Equation(s):
// \reg_G|Q[15]~48_combout  = \reg_A|Q [15] $ (\reg_G|Q[14]~47  $ (!\SR|Add0~29_combout ))

	.dataa(\reg_A|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR|Add0~29_combout ),
	.cin(\reg_G|Q[14]~47 ),
	.combout(\reg_G|Q[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_G|Q[15]~48 .lut_mask = 16'h5AA5;
defparam \reg_G|Q[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \reg_G|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[15] .is_wysiwyg = "true";
defparam \reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \comb_129|Bus[15]~108 (
// Equation(s):
// \comb_129|Bus[15]~108_combout  = (\comb_129|Bus[15]~9_combout  & (((\comb_129|Bus[0]~0_combout )))) # (!\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[0]~0_combout  & (\DIN[15]~input_o )) # (!\comb_129|Bus[0]~0_combout  & ((\reg_G|Q [15])))))

	.dataa(\DIN[15]~input_o ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\comb_129|Bus[0]~0_combout ),
	.datad(\reg_G|Q [15]),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~108 .lut_mask = 16'hE3E0;
defparam \comb_129|Bus[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \reg_7|Q[15]~feeder (
// Equation(s):
// \reg_7|Q[15]~feeder_combout  = \comb_129|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [15]),
	.cin(gnd),
	.combout(\reg_7|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \reg_7|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[15] .is_wysiwyg = "true";
defparam \reg_7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \reg_0|Q[15]~feeder (
// Equation(s):
// \reg_0|Q[15]~feeder_combout  = \comb_129|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \reg_0|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[15] .is_wysiwyg = "true";
defparam \reg_0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \reg_3|Q[15]~feeder (
// Equation(s):
// \reg_3|Q[15]~feeder_combout  = \comb_129|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_129|Bus [15]),
	.cin(gnd),
	.combout(\reg_3|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \reg_3|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[15] .is_wysiwyg = "true";
defparam \reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \reg_2|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[15] .is_wysiwyg = "true";
defparam \reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \comb_129|Bus[15]~104 (
// Equation(s):
// \comb_129|Bus[15]~104_combout  = (\comb_129|Bus[0]~3_combout  & ((\comb_129|Bus[0]~2_combout  & (\reg_3|Q [15])) # (!\comb_129|Bus[0]~2_combout  & ((\reg_2|Q [15]))))) # (!\comb_129|Bus[0]~3_combout  & (((\comb_129|Bus[0]~2_combout ))))

	.dataa(\comb_129|Bus[0]~3_combout ),
	.datab(\reg_3|Q [15]),
	.datac(\reg_2|Q [15]),
	.datad(\comb_129|Bus[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~104 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \reg_1|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[15] .is_wysiwyg = "true";
defparam \reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \comb_129|Bus[15]~105 (
// Equation(s):
// \comb_129|Bus[15]~105_combout  = (\comb_129|Bus[15]~104_combout  & (((\reg_1|Q [15]) # (\comb_129|Bus[0]~3_combout )))) # (!\comb_129|Bus[15]~104_combout  & (\reg_0|Q [15] & ((!\comb_129|Bus[0]~3_combout ))))

	.dataa(\reg_0|Q [15]),
	.datab(\comb_129|Bus[15]~104_combout ),
	.datac(\reg_1|Q [15]),
	.datad(\comb_129|Bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~105_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~105 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[15]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \reg_6|Q[15]~feeder (
// Equation(s):
// \reg_6|Q[15]~feeder_combout  = \comb_129|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_129|Bus [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \reg_6|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[15] .is_wysiwyg = "true";
defparam \reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \reg_5|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[15] .is_wysiwyg = "true";
defparam \reg_5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \comb_129|Bus[15]~106 (
// Equation(s):
// \comb_129|Bus[15]~106_combout  = (\comb_129|Bus[0]~6_combout  & ((\comb_129|Bus[0]~1_combout  & (\reg_6|Q [15])) # (!\comb_129|Bus[0]~1_combout  & ((\reg_5|Q [15]))))) # (!\comb_129|Bus[0]~6_combout  & (((\comb_129|Bus[0]~1_combout ))))

	.dataa(\comb_129|Bus[0]~6_combout ),
	.datab(\reg_6|Q [15]),
	.datac(\reg_5|Q [15]),
	.datad(\comb_129|Bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~106 .lut_mask = 16'hDDA0;
defparam \comb_129|Bus[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \reg_4|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_129|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[15] .is_wysiwyg = "true";
defparam \reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \comb_129|Bus[15]~107 (
// Equation(s):
// \comb_129|Bus[15]~107_combout  = (\comb_129|Bus[15]~106_combout  & (((\reg_4|Q [15]) # (\comb_129|Bus[0]~6_combout )))) # (!\comb_129|Bus[15]~106_combout  & (\comb_129|Bus[15]~105_combout  & ((!\comb_129|Bus[0]~6_combout ))))

	.dataa(\comb_129|Bus[15]~105_combout ),
	.datab(\comb_129|Bus[15]~106_combout ),
	.datac(\reg_4|Q [15]),
	.datad(\comb_129|Bus[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~107 .lut_mask = 16'hCCE2;
defparam \comb_129|Bus[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \comb_129|Bus[15]~109 (
// Equation(s):
// \comb_129|Bus[15]~109_combout  = (\comb_129|Bus[15]~108_combout  & (((\reg_7|Q [15])) # (!\comb_129|Bus[15]~9_combout ))) # (!\comb_129|Bus[15]~108_combout  & (\comb_129|Bus[15]~9_combout  & ((\comb_129|Bus[15]~107_combout ))))

	.dataa(\comb_129|Bus[15]~108_combout ),
	.datab(\comb_129|Bus[15]~9_combout ),
	.datac(\reg_7|Q [15]),
	.datad(\comb_129|Bus[15]~107_combout ),
	.cin(gnd),
	.combout(\comb_129|Bus[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15]~109 .lut_mask = 16'hE6A2;
defparam \comb_129|Bus[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \comb_129|Bus[15] (
// Equation(s):
// \comb_129|Bus [15] = (GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & (\comb_129|Bus[15]~109_combout )) # (!GLOBAL(\comb_129|Bus[15]~18clkctrl_outclk ) & ((\comb_129|Bus [15])))

	.dataa(\comb_129|Bus[15]~109_combout ),
	.datab(gnd),
	.datac(\comb_129|Bus[15]~18clkctrl_outclk ),
	.datad(\comb_129|Bus [15]),
	.cin(gnd),
	.combout(\comb_129|Bus [15]),
	.cout());
// synopsys translate_off
defparam \comb_129|Bus[15] .lut_mask = 16'hAFA0;
defparam \comb_129|Bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Tstep_Q[0] = \Tstep_Q[0]~output_o ;

assign Tstep_Q[1] = \Tstep_Q[1]~output_o ;

assign IR[0] = \IR[0]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[9] = \BusWires[9]~output_o ;

assign BusWires[10] = \BusWires[10]~output_o ;

assign BusWires[11] = \BusWires[11]~output_o ;

assign BusWires[12] = \BusWires[12]~output_o ;

assign BusWires[13] = \BusWires[13]~output_o ;

assign BusWires[14] = \BusWires[14]~output_o ;

assign BusWires[15] = \BusWires[15]~output_o ;

assign R0[0] = \R0[0]~output_o ;

assign R0[1] = \R0[1]~output_o ;

assign R0[2] = \R0[2]~output_o ;

assign R0[3] = \R0[3]~output_o ;

assign R0[4] = \R0[4]~output_o ;

assign R0[5] = \R0[5]~output_o ;

assign R0[6] = \R0[6]~output_o ;

assign R0[7] = \R0[7]~output_o ;

assign R0[8] = \R0[8]~output_o ;

assign R0[9] = \R0[9]~output_o ;

assign R0[10] = \R0[10]~output_o ;

assign R0[11] = \R0[11]~output_o ;

assign R0[12] = \R0[12]~output_o ;

assign R0[13] = \R0[13]~output_o ;

assign R0[14] = \R0[14]~output_o ;

assign R0[15] = \R0[15]~output_o ;

assign R1[0] = \R1[0]~output_o ;

assign R1[1] = \R1[1]~output_o ;

assign R1[2] = \R1[2]~output_o ;

assign R1[3] = \R1[3]~output_o ;

assign R1[4] = \R1[4]~output_o ;

assign R1[5] = \R1[5]~output_o ;

assign R1[6] = \R1[6]~output_o ;

assign R1[7] = \R1[7]~output_o ;

assign R1[8] = \R1[8]~output_o ;

assign R1[9] = \R1[9]~output_o ;

assign R1[10] = \R1[10]~output_o ;

assign R1[11] = \R1[11]~output_o ;

assign R1[12] = \R1[12]~output_o ;

assign R1[13] = \R1[13]~output_o ;

assign R1[14] = \R1[14]~output_o ;

assign R1[15] = \R1[15]~output_o ;

assign Aout[0] = \Aout[0]~output_o ;

assign Aout[1] = \Aout[1]~output_o ;

assign Aout[2] = \Aout[2]~output_o ;

assign Aout[3] = \Aout[3]~output_o ;

assign Aout[4] = \Aout[4]~output_o ;

assign Aout[5] = \Aout[5]~output_o ;

assign Aout[6] = \Aout[6]~output_o ;

assign Aout[7] = \Aout[7]~output_o ;

assign Aout[8] = \Aout[8]~output_o ;

assign Aout[9] = \Aout[9]~output_o ;

assign Aout[10] = \Aout[10]~output_o ;

assign Aout[11] = \Aout[11]~output_o ;

assign Aout[12] = \Aout[12]~output_o ;

assign Aout[13] = \Aout[13]~output_o ;

assign Aout[14] = \Aout[14]~output_o ;

assign Aout[15] = \Aout[15]~output_o ;

assign G16[0] = \G16[0]~output_o ;

assign G16[1] = \G16[1]~output_o ;

assign G16[2] = \G16[2]~output_o ;

assign G16[3] = \G16[3]~output_o ;

assign G16[4] = \G16[4]~output_o ;

assign G16[5] = \G16[5]~output_o ;

assign G16[6] = \G16[6]~output_o ;

assign G16[7] = \G16[7]~output_o ;

assign G16[8] = \G16[8]~output_o ;

assign G16[9] = \G16[9]~output_o ;

assign G16[10] = \G16[10]~output_o ;

assign G16[11] = \G16[11]~output_o ;

assign G16[12] = \G16[12]~output_o ;

assign G16[13] = \G16[13]~output_o ;

assign G16[14] = \G16[14]~output_o ;

assign G16[15] = \G16[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
