Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Jun  8 18:21:37 2016
| Host         : menorca running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zboard_wrapper_timing_summary_routed.rpt -rpx zboard_wrapper_timing_summary_routed.rpx
| Design       : zboard_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                19757        0.011        0.000                      0                19757        4.020        0.000                       0                 10936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.986        0.000                      0                16420        0.011        0.000                      0                16420        4.020        0.000                       0                 10936  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.669        0.000                      0                 3337        0.625        0.000                      0                 3337  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 5.491ns (62.118%)  route 3.349ns (37.882%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.722     3.016    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X77Y20         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.456     3.472 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/Q
                         net (fo=7, routed)           2.548     6.020    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_pixel4_reg[15][6]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841     9.861 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/pro4/P[8]
                         net (fo=1, routed)           0.800    10.662    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/pro_short4[0]
    SLICE_X14Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14[3]_i_5/O
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14[3]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.299 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.299    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[3]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.416 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.416    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[7]_i_1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.533 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.533    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[11]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.856 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.856    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/sum14[13]
    SLICE_X14Y10         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.578    12.757    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X14Y10         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[13]/C
                         clock pessimism              0.129    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.109    12.841    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[13]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 5.483ns (62.084%)  route 3.349ns (37.916%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.722     3.016    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X77Y20         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.456     3.472 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel4_reg[6]/Q
                         net (fo=7, routed)           2.548     6.020    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_pixel4_reg[15][6]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841     9.861 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/pro4/P[8]
                         net (fo=1, routed)           0.800    10.662    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/pro_short4[0]
    SLICE_X14Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14[3]_i_5/O
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14[3]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.299 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.299    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[3]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.416 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.416    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[7]_i_1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.533 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.533    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[11]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.848 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.848    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/sum14[15]
    SLICE_X14Y10         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.578    12.757    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X14Y10         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]/C
                         clock pessimism              0.129    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.109    12.841    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_sum14_reg[15]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 5.394ns (62.112%)  route 3.290ns (37.888%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.902     3.196    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X55Y107        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/Q
                         net (fo=7, routed)           1.773     5.425    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_pixel23_reg[15][10]
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841     9.266 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/pro23/P[13]
                         net (fo=2, routed)           1.518    10.783    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/pro_short23[5]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124    10.907 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23[7]_i_4/O
                         net (fo=1, routed)           0.000    10.907    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23[7]_i_4_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.440 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.440    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[7]_i_1_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.557 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[11]_i_1_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.880 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.880    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/sum23[13]
    SLICE_X36Y109        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651    12.830    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y109        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[13]/C
                         clock pessimism              0.147    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X36Y109        FDRE (Setup_fdre_C_D)        0.109    12.932    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[13]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 5.386ns (62.077%)  route 3.290ns (37.923%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.902     3.196    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X55Y107        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[10]/Q
                         net (fo=7, routed)           1.773     5.425    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_pixel23_reg[15][10]
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841     9.266 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/pro23/P[13]
                         net (fo=2, routed)           1.518    10.783    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/pro_short23[5]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124    10.907 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23[7]_i_4/O
                         net (fo=1, routed)           0.000    10.907    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23[7]_i_4_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.440 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.440    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[7]_i_1_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.557 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[11]_i_1_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.872 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.872    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/sum23[15]
    SLICE_X36Y109        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651    12.830    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y109        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]/C
                         clock pessimism              0.147    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X36Y109        FDRE (Setup_fdre_C_D)        0.109    12.932    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_sum23_reg[15]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight0_reg[6]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[3]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[5]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[6]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[7]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/wreg/r_weight1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/r_weight0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.429ns (16.712%)  route 7.122ns (83.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h_reg[1]/Q
                         net (fo=18, routed)          1.070     4.493    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_fil_h[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I0_O)        0.295     4.788 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36/O
                         net (fo=1, routed)           0.000     4.788    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_36_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.320 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_7/CO[3]
                         net (fo=1, routed)           0.905     6.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid0
    SLICE_X41Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.349 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=2716, routed)        5.146    11.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/wreg_we
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/r_weight0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/ACLK
    SLICE_X99Y5          FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/r_weight0_reg[6]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X99Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.560    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/wreg/r_weight0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.409ns (82.327%)  route 0.088ns (17.673%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.609     0.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/ACLK
    SLICE_X99Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/Q
                         net (fo=2, routed)           0.087     1.173    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5[0]
    SLICE_X98Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     1.348 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[3]_i_1_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.388 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.388    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[7]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.441 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.441    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/sum2[8]
    SLICE_X98Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.965     1.331    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/ACLK
    SLICE_X98Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[8]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.422ns (82.778%)  route 0.088ns (17.222%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.609     0.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/ACLK
    SLICE_X99Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5_reg[0]/Q
                         net (fo=2, routed)           0.087     1.173    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum5[0]
    SLICE_X98Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     1.348 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[3]_i_1_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.388 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.388    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[7]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.454 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.454    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/sum2[10]
    SLICE_X98Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.965     1.331    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/ACLK
    SLICE_X98Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[10]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/conv/tree/r_sum2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.395ns (82.081%)  route 0.086ns (17.919%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.607     0.943    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X91Y99         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.128     1.071 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/Q
                         net (fo=1, routed)           0.086     1.156    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3[11]
    SLICE_X91Y99         LUT2 (Prop_lut2_I1_O)        0.098     1.254 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2[11]_i_2/O
                         net (fo=1, routed)           0.000     1.254    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2[11]_i_2_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.369 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[11]_i_1_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.424 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.424    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum2[12]
    SLICE_X91Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.963     1.329    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X91Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[12]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.105     1.399    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.117%)  route 0.219ns (60.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/ACLK
    SLICE_X48Y95         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_3_reg[1]/Q
                         net (fo=2, routed)           0.219     1.251    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_2_reg[15]_0[1]
    SLICE_X52Y95         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.820     1.186    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/ACLK
    SLICE_X52Y95         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_2_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.072     1.223    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix4_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum18_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.614     0.950    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X97Y49         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum18_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum18_reg[11]/Q
                         net (fo=1, routed)           0.080     1.171    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum18[11]
    SLICE_X96Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.216 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9[11]_i_2/O
                         net (fo=1, routed)           0.000     1.216    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9[11]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.325 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.325    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[11]_i_1_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.378 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.378    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum9[12]
    SLICE_X96Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.878     1.244    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X96Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[12]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDRE (Hold_fdre_C_D)         0.134     1.348    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum9_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.417%)  route 0.481ns (74.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.552     0.888    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/ACLK
    SLICE_X38Y64         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[10]/Q
                         net (fo=1, routed)           0.481     1.533    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/write_data[10]
    RAMB18_X2Y15         RAMB18E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.870     1.236    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/clk
    RAMB18_X2Y15         RAMB18E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
                         clock pessimism             -0.030     1.206    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.502    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.148ns (25.195%)  route 0.439ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.558     0.894    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/ACLK
    SLICE_X34Y53         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/pool/r_max_reg[9]/Q
                         net (fo=1, routed)           0.439     1.481    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/write_data[9]
    RAMB18_X2Y15         RAMB18E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.870     1.236    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/clk
    RAMB18_X2Y15         RAMB18E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
                         clock pessimism             -0.030     1.206    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.449    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.428ns (82.150%)  route 0.093ns (17.850%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.607     0.943    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y97         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum11_reg[3]/Q
                         net (fo=2, routed)           0.092     1.176    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum11[3]
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.221 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5[3]_i_2/O
                         net (fo=1, routed)           0.000     1.221    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5[3]_i_2_n_0
    SLICE_X92Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.330 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[3]_i_1_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.370 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.370    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[7]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.410 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.411    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[11]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.464 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.464    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum5[12]
    SLICE_X92Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.963     1.329    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X92Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[12]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134     1.428    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.406ns (82.482%)  route 0.086ns (17.518%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.607     0.943    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X91Y99         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.128     1.071 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3_reg[11]/Q
                         net (fo=1, routed)           0.086     1.156    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short24_d3[11]
    SLICE_X91Y99         LUT2 (Prop_lut2_I1_O)        0.098     1.254 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2[11]_i_2/O
                         net (fo=1, routed)           0.000     1.254    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2[11]_i_2_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.369 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[11]_i_1_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.435 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.435    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum2[14]
    SLICE_X91Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.963     1.329    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X91Y100        FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[14]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.105     1.399    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_fmap_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/total_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.313ns (70.655%)  route 0.130ns (29.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X34Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_fmap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_fmap_reg[5]/Q
                         net (fo=2, routed)           0.130     1.189    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/result[5]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.338 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/mem_feat_i_3__4/O[2]
                         net (fo=2, routed)           0.000     1.338    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/D[6]
    SLICE_X32Y49         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/total_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.831     1.197    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/ACLK
    SLICE_X32Y49         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/total_reg[6]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.130     1.297    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/feat_accum/total_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y23  zboard_i/axi_slave_top_wrapper_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y23  zboard_i/axi_slave_top_wrapper_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/core2/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[3]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[4]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[5]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[6]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y20  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[7]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[1]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[3]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[4]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[5]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[6]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y38  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[7]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix2_5_reg[10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix2_5_reg[11]_srl7/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.580ns (6.632%)  route 8.165ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.544    11.692    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X101Y2         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[3]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.580ns (6.632%)  route 8.165ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.544    11.692    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X101Y2         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[7]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.580ns (6.632%)  route 8.165ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.544    11.692    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X101Y2         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[11]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.580ns (6.632%)  route 8.165ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.544    11.692    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/clear
    SLICE_X101Y2         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X101Y2         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[6]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.580ns (6.650%)  route 8.142ns (93.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.520    11.669    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X101Y4         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X101Y4         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[14]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X101Y4         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.580ns (6.650%)  route 8.142ns (93.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.520    11.669    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X101Y4         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X101Y4         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight1_reg[0]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X101Y4         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.580ns (6.650%)  route 8.142ns (93.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.520    11.669    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/clear
    SLICE_X101Y4         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.625    12.804    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X101Y4         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[5]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X101Y4         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 0.580ns (6.664%)  route 8.123ns (93.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.502    11.650    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X101Y1         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X101Y1         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[6]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 0.580ns (6.664%)  route 8.123ns (93.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.502    11.650    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/clear
    SLICE_X101Y1         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X101Y1         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[0]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 0.580ns (6.664%)  route 8.123ns (93.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.653     2.947    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.622     4.025    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.149 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        7.502    11.650    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/clear
    SLICE_X101Y1         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       1.626    12.806    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/ACLK
    SLICE_X101Y1         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[1]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X101Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    zboard_i/axi_slave_top_wrapper_0/inst/top0/core3/conv/tree/r_weight0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight21_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight21_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight21_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight21_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight21_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.556%)  route 0.719ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.482     1.799    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/clear
    SLICE_X36Y100        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/ACLK
    SLICE_X36Y100        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core5/conv/tree/r_weight22_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.523%)  route 0.720ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.484     1.801    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X36Y102        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X36Y102        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.523%)  route 0.720ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.559     0.895    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X35Y98         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=9, routed)           0.237     1.272    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.317 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fea_w[7]_i_1/O
                         net (fo=3464, routed)        0.484     1.801    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/clear
    SLICE_X36Y102        FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10936, routed)       0.911     1.277    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/ACLK
    SLICE_X36Y102        FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/r_weight20_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.626    





