;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Actel M7 ProASIC3E M7A3PE600-FG484
;   Board   : Actel CoreMP7 Dev Kit Board
;   Project : Actel_CoreMP7_UART.PrjFpg
;
;   Created 19-April-2007
;   Altium Limited
;-------------------------------------------------------------------------------  

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Part | TargetId=M7A3PE600-FG484
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; LED Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LEDS[7..0]           | FPGA_PINNUM=R4,P5,R2,T2,P2,N2,N6,N7
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_PINNUM=AB16
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI       | FPGA_PINNUM=AB17
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO       | FPGA_PINNUM=AB14
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS       | FPGA_PINNUM=AB15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SWX                 | FPGA_PINNUM=W15   
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Switch Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SW[7..0]            | FPGA_PINNUM=T4,U2,T5,U3,R6,P6,R5,P7
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; CoreUARTapb RS-232 Implementation
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=TX0                 | FPGA_PINNUM=B11
Record=Constraint | TargetKind=Port | TargetId=RX0                 | FPGA_PINNUM=G21
Record=Constraint | TargetKind=Port | TargetId=RTS0                | FPGA_PINNUM=K17
Record=Constraint | TargetKind=Port | TargetId=CTS0                | FPGA_PINNUM=J19
Record=Constraint | TargetKind=Port | TargetId=TX1                 | FPGA_PINNUM=C11
Record=Constraint | TargetKind=Port | TargetId=RX1                 | FPGA_PINNUM=K18
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Core10/100 Ethernet Implementation (J26)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=ETH0_MDIO           | FPGA_PINNUM=U12
Record=Constraint | TargetKind=Port | TargetId=ETH0_MDC            | FPGA_PINNUM=T12
Record=Constraint | TargetKind=Port | TargetId=ETH0_TXD0           | FPGA_PINNUM=V10
Record=Constraint | TargetKind=Port | TargetId=ETH0_TXD1           | FPGA_PINNUM=U9
Record=Constraint | TargetKind=Port | TargetId=ETH0_TXD2           | FPGA_PINNUM=U10
Record=Constraint | TargetKind=Port | TargetId=ETH0_TXD3           | FPGA_PINNUM=T10
Record=Constraint | TargetKind=Port | TargetId=ETH0_TX_EN          | FPGA_PINNUM=AB7
Record=Constraint | TargetKind=Port | TargetId=ETH0_TX_ER          | FPGA_PINNUM=AB6
Record=Constraint | TargetKind=Port | TargetId=ETH0_EXT_IN_CLK_0   | FPGA_PINNUM=Y7
Record=Constraint | TargetKind=Port | TargetId=ETH0_RXD0           | FPGA_PINNUM=Y6
Record=Constraint | TargetKind=Port | TargetId=ETH0_RXD1           | FPGA_PINNUM=U9
Record=Constraint | TargetKind=Port | TargetId=ETH0_RXD2           | FPGA_PINNUM=V8
Record=Constraint | TargetKind=Port | TargetId=ETH0_RXD3           | FPGA_PINNUM=AA6
Record=Constraint | TargetKind=Port | TargetId=ETH0_RX_DV          | FPGA_PINNUM=AA5
Record=Constraint | TargetKind=Port | TargetId=ETH0_RX_ER          | FPGA_PINNUM=AB5
Record=Constraint | TargetKind=Port | TargetId=ETH0_EXT_IN_CLK_1   | FPGA_PINNUM=AB4
Record=Constraint | TargetKind=Port | TargetId=ETH0_COL            | FPGA_PINNUM=AA4
Record=Constraint | TargetKind=Port | TargetId=ETH0_CRS            | FPGA_PINNUM=Y4
Record=Constraint | TargetKind=Port | TargetId=ETH0_RST            | FPGA_PINNUM=W15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Core10/100 Ethernet Implementation (J27)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=ETH1_MDIO           | FPGA_PINNUM=U12
Record=Constraint | TargetKind=Port | TargetId=ETH1_MDC            | FPGA_PINNUM=T12
Record=Constraint | TargetKind=Port | TargetId=ETH1_TXD0           | FPGA_PINNUM=V12
Record=Constraint | TargetKind=Port | TargetId=ETH1_TXD1           | FPGA_PINNUM=V11
Record=Constraint | TargetKind=Port | TargetId=ETH1_TXD2           | FPGA_PINNUM=R12
Record=Constraint | TargetKind=Port | TargetId=ETH1_TXD3           | FPGA_PINNUM=R11
Record=Constraint | TargetKind=Port | TargetId=ETH1_TX_EN          | FPGA_PINNUM=AA9
Record=Constraint | TargetKind=Port | TargetId=ETH1_TX_ER          | FPGA_PINNUM=AA10
Record=Constraint | TargetKind=Port | TargetId=ETH1_EXT_IN_CLK_0   | FPGA_PINNUM=AA8
Record=Constraint | TargetKind=Port | TargetId=ETH1_RXD0           | FPGA_PINNUM=AA7
Record=Constraint | TargetKind=Port | TargetId=ETH1_RXD1           | FPGA_PINNUM=AB9
Record=Constraint | TargetKind=Port | TargetId=ETH1_RXD2           | FPGA_PINNUM=AB8
Record=Constraint | TargetKind=Port | TargetId=ETH1_RXD3           | FPGA_PINNUM=W9
Record=Constraint | TargetKind=Port | TargetId=ETH1_RX_DV          | FPGA_PINNUM=W8
Record=Constraint | TargetKind=Port | TargetId=ETH1_RX_ER          | FPGA_PINNUM=Y10
Record=Constraint | TargetKind=Port | TargetId=ETH1_EXT_IN_CLK_1   | FPGA_PINNUM=W10
Record=Constraint | TargetKind=Port | TargetId=ETH1_COL            | FPGA_PINNUM=U11
Record=Constraint | TargetKind=Port | TargetId=ETH1_CRS            | FPGA_PINNUM=T11
Record=Constraint | TargetKind=Port | TargetId=ETH1_RST            | FPGA_PINNUM=W15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; CompanionCore CAN 2.0B Implementation
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CAN_TXD             | FPGA_PINNUM=K20
Record=Constraint | TargetKind=Port | TargetId=CAN_RXD             | FPGA_PINNUM=J22
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Clock Circuits
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GPIO      | FPGA_PINNUM=W12
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GPIO      | FPGA_CLOCK_PIN=True
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GPIO      | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GPIO      | FPGA_CLOCK_FREQUENCY=48 MHz

Record=Constraint | TargetKind=Port | TargetId=CLK_BRD             | FPGA_PINNUM=W17
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD             | FPGA_CLOCK_PIN=True
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD             | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD             | FPGA_CLOCK_FREQUENCY=48 MHz

Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GL        | FPGA_PINNUM=W17
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GL        | FPGA_CLOCK_PIN=True
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GL        | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK_48MHZ_GL        | FPGA_CLOCK_FREQUENCY=48 MHz

Record=Constraint | TargetKind=Port | TargetId=CLK_32KHZ           | FPGA_PINNUM=V16
Record=Constraint | TargetKind=Port | TargetId=CLK_32KHZ           | FPGA_CLOCK_PIN=True
Record=Constraint | TargetKind=Port | TargetId=CLK_32KHZ           | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK_32KHZ           | FPGA_CLOCK_FREQUENCY=32 KHz
;-------------------------------------------------------------------------------







































