// Seed: 4256050425
module module_0;
  wire id_1;
  id_2(
      .id_0(1)
  );
  wor id_3, id_4;
  tri0 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  assign id_6 = 1;
  if (id_3) assign id_4 = 1'b0 - 1;
  else id_14(1, 1);
  wand id_15;
  assign id_15 = id_11;
  integer id_16 = id_10;
  always id_11 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_5, id_6, id_7;
  integer id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
  integer id_11;
  initial $display(1, 1, id_7, 1'h0, 1);
  assign id_7 = id_7;
  wire id_12;
endmodule
