Classic Timing Analyzer report for divider
Thu Apr 13 22:57:37 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'EN24'
  7. Clock Setup: 'B4'
  8. Clock Setup: 'clk'
  9. Clock Setup: 'B3'
 10. Clock Setup: 'B1'
 11. Clock Setup: 'B2'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.111 ns                                       ; B1            ; 74175:inst|14 ; --         ; EN24     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.723 ns                                      ; 74175:inst|14 ; S3            ; B1         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.025 ns                                       ; B1            ; S2            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.936 ns                                       ; B2            ; 74175:inst|13 ; --         ; B1       ; 0            ;
; Clock Setup: 'B2'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; B2         ; B2       ; 0            ;
; Clock Setup: 'B1'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; B1         ; B1       ; 0            ;
; Clock Setup: 'B3'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; B3         ; B3       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; clk        ; clk      ; 0            ;
; Clock Setup: 'B4'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; B4         ; B4       ; 0            ;
; Clock Setup: 'EN24'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14 ; 74175:inst|13 ; EN24       ; EN24     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2SGX130GF1508C3  ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; EN24            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN24'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; EN24       ; EN24     ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; EN24       ; EN24     ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; EN24       ; EN24     ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; EN24       ; EN24     ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B4'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B4         ; B4       ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B4         ; B4       ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B4         ; B4       ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B4         ; B4       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; clk        ; clk      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B3'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B3         ; B3       ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B3         ; B3       ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B3         ; B3       ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B3         ; B3       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B1'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B1         ; B1       ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B1         ; B1       ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B1         ; B1       ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B1         ; B1       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B2'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|15              ; B2         ; B2       ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|16              ; 74175:inst|16              ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|13              ; 74175:inst|13              ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|14              ; 74175:inst|14              ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|9   ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|99  ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|9   ; 74161:inst2|f74161:sub|87  ; B2         ; B2       ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|99  ; B2         ; B2       ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74175:inst|15              ; 74175:inst|15              ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|87  ; 74161:inst2|f74161:sub|87  ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74161:inst2|f74161:sub|110 ; 74161:inst2|f74161:sub|110 ; B2         ; B2       ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 1.111 ns   ; B1   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; 0.946 ns   ; B1   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.886 ns   ; EN   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; 0.882 ns   ; B1   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; 0.868 ns   ; EN   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; 0.868 ns   ; EN   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; 0.860 ns   ; EN   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; 0.852 ns   ; B1   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; 0.721 ns   ; EN   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; 0.703 ns   ; EN   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; 0.703 ns   ; EN   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; 0.695 ns   ; EN   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.687 ns   ; B1   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; 0.678 ns   ; A3   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; 0.657 ns   ; A4   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; 0.657 ns   ; EN   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; 0.639 ns   ; EN   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; 0.639 ns   ; EN   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; 0.631 ns   ; EN   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; 0.623 ns   ; B1   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; 0.552 ns   ; A2   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; 0.531 ns   ; B3   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; 0.515 ns   ; A1   ; 74175:inst|16 ; EN24     ;
; N/A   ; None         ; 0.513 ns   ; A3   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.495 ns   ; B1   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; 0.492 ns   ; A4   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; 0.468 ns   ; B2   ; 74175:inst|14 ; EN24     ;
; N/A   ; None         ; 0.449 ns   ; A3   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; 0.428 ns   ; A4   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; 0.400 ns   ; B4   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; 0.393 ns   ; B2   ; 74175:inst|15 ; EN24     ;
; N/A   ; None         ; 0.387 ns   ; A2   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; 0.366 ns   ; B3   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.350 ns   ; A1   ; 74175:inst|16 ; B4       ;
; N/A   ; None         ; 0.330 ns   ; B1   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; 0.323 ns   ; A2   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; 0.303 ns   ; B2   ; 74175:inst|14 ; B4       ;
; N/A   ; None         ; 0.302 ns   ; B3   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; 0.286 ns   ; A1   ; 74175:inst|16 ; clk      ;
; N/A   ; None         ; 0.266 ns   ; B1   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; 0.239 ns   ; B2   ; 74175:inst|14 ; clk      ;
; N/A   ; None         ; 0.235 ns   ; B4   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; 0.228 ns   ; B2   ; 74175:inst|15 ; B4       ;
; N/A   ; None         ; 0.171 ns   ; B4   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; 0.164 ns   ; B2   ; 74175:inst|15 ; clk      ;
; N/A   ; None         ; 0.062 ns   ; B1   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.095 ns  ; B1   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.163 ns  ; EN   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -0.181 ns  ; EN   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -0.181 ns  ; EN   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -0.189 ns  ; EN   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.197 ns  ; B1   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -0.218 ns  ; B1   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.320 ns  ; EN   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -0.338 ns  ; EN   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -0.338 ns  ; EN   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -0.346 ns  ; EN   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.354 ns  ; B1   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -0.371 ns  ; A3   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.392 ns  ; A4   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -0.443 ns  ; EN   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -0.461 ns  ; EN   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -0.461 ns  ; EN   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -0.469 ns  ; EN   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.477 ns  ; B1   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -0.497 ns  ; A2   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -0.518 ns  ; B3   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.528 ns  ; A3   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.534 ns  ; A1   ; 74175:inst|16 ; B2       ;
; N/A   ; None         ; -0.549 ns  ; A4   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -0.554 ns  ; B1   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -0.581 ns  ; B2   ; 74175:inst|14 ; B2       ;
; N/A   ; None         ; -0.649 ns  ; B4   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -0.651 ns  ; A3   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.654 ns  ; A2   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -0.656 ns  ; B2   ; 74175:inst|15 ; B2       ;
; N/A   ; None         ; -0.672 ns  ; A4   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -0.675 ns  ; B3   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.691 ns  ; A1   ; 74175:inst|16 ; B3       ;
; N/A   ; None         ; -0.711 ns  ; B1   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -0.738 ns  ; B2   ; 74175:inst|14 ; B3       ;
; N/A   ; None         ; -0.777 ns  ; A2   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -0.798 ns  ; B3   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.806 ns  ; B4   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -0.813 ns  ; B2   ; 74175:inst|15 ; B3       ;
; N/A   ; None         ; -0.814 ns  ; A1   ; 74175:inst|16 ; B1       ;
; N/A   ; None         ; -0.834 ns  ; B1   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -0.861 ns  ; B2   ; 74175:inst|14 ; B1       ;
; N/A   ; None         ; -0.929 ns  ; B4   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -0.936 ns  ; B2   ; 74175:inst|15 ; B1       ;
; N/A   ; None         ; -2.075 ns  ; B1   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -2.198 ns  ; B3   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -2.240 ns  ; B1   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -2.304 ns  ; B1   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -2.355 ns  ; B2   ; 74175:inst|13 ; EN24     ;
; N/A   ; None         ; -2.363 ns  ; B3   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -2.427 ns  ; B3   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -2.520 ns  ; B2   ; 74175:inst|13 ; B4       ;
; N/A   ; None         ; -2.584 ns  ; B2   ; 74175:inst|13 ; clk      ;
; N/A   ; None         ; -3.124 ns  ; B1   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -3.247 ns  ; B3   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -3.281 ns  ; B1   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -3.404 ns  ; B2   ; 74175:inst|13 ; B2       ;
; N/A   ; None         ; -3.404 ns  ; B1   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -3.404 ns  ; B3   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -3.527 ns  ; B3   ; 74175:inst|13 ; B1       ;
; N/A   ; None         ; -3.561 ns  ; B2   ; 74175:inst|13 ; B3       ;
; N/A   ; None         ; -3.684 ns  ; B2   ; 74175:inst|13 ; B1       ;
+-------+--------------+------------+------+---------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                       ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+------------+------------+
; N/A                                     ; None                                                ; 11.723 ns  ; 74175:inst|14              ; S3         ; B1         ;
; N/A                                     ; None                                                ; 11.600 ns  ; 74175:inst|14              ; S3         ; B3         ;
; N/A                                     ; None                                                ; 11.443 ns  ; 74175:inst|14              ; S3         ; B2         ;
; N/A                                     ; None                                                ; 11.378 ns  ; 74175:inst|14              ; S1         ; B1         ;
; N/A                                     ; None                                                ; 11.352 ns  ; 74175:inst|14              ; S4         ; B1         ;
; N/A                                     ; None                                                ; 11.350 ns  ; 74175:inst|14              ; S2         ; B1         ;
; N/A                                     ; None                                                ; 11.255 ns  ; 74175:inst|14              ; S1         ; B3         ;
; N/A                                     ; None                                                ; 11.229 ns  ; 74175:inst|14              ; S4         ; B3         ;
; N/A                                     ; None                                                ; 11.227 ns  ; 74175:inst|14              ; S2         ; B3         ;
; N/A                                     ; None                                                ; 11.098 ns  ; 74175:inst|14              ; S1         ; B2         ;
; N/A                                     ; None                                                ; 11.072 ns  ; 74175:inst|14              ; S4         ; B2         ;
; N/A                                     ; None                                                ; 11.070 ns  ; 74175:inst|14              ; S2         ; B2         ;
; N/A                                     ; None                                                ; 11.065 ns  ; 74175:inst|15              ; S3         ; B1         ;
; N/A                                     ; None                                                ; 10.985 ns  ; 74175:inst|15              ; S4         ; B1         ;
; N/A                                     ; None                                                ; 10.984 ns  ; 74175:inst|15              ; S2         ; B1         ;
; N/A                                     ; None                                                ; 10.942 ns  ; 74175:inst|15              ; S3         ; B3         ;
; N/A                                     ; None                                                ; 10.862 ns  ; 74175:inst|15              ; S4         ; B3         ;
; N/A                                     ; None                                                ; 10.861 ns  ; 74175:inst|15              ; S2         ; B3         ;
; N/A                                     ; None                                                ; 10.828 ns  ; 74175:inst|16              ; S2         ; B1         ;
; N/A                                     ; None                                                ; 10.785 ns  ; 74175:inst|15              ; S3         ; B2         ;
; N/A                                     ; None                                                ; 10.782 ns  ; 74175:inst|15              ; S1         ; B1         ;
; N/A                                     ; None                                                ; 10.743 ns  ; 74175:inst|16              ; S3         ; B1         ;
; N/A                                     ; None                                                ; 10.720 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B1         ;
; N/A                                     ; None                                                ; 10.705 ns  ; 74175:inst|15              ; S4         ; B2         ;
; N/A                                     ; None                                                ; 10.705 ns  ; 74175:inst|16              ; S2         ; B3         ;
; N/A                                     ; None                                                ; 10.704 ns  ; 74175:inst|15              ; S2         ; B2         ;
; N/A                                     ; None                                                ; 10.697 ns  ; 74175:inst|16              ; S4         ; B1         ;
; N/A                                     ; None                                                ; 10.659 ns  ; 74175:inst|15              ; S1         ; B3         ;
; N/A                                     ; None                                                ; 10.623 ns  ; 74175:inst|14              ; S3         ; clk        ;
; N/A                                     ; None                                                ; 10.620 ns  ; 74175:inst|16              ; S3         ; B3         ;
; N/A                                     ; None                                                ; 10.597 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B3         ;
; N/A                                     ; None                                                ; 10.574 ns  ; 74175:inst|16              ; S4         ; B3         ;
; N/A                                     ; None                                                ; 10.559 ns  ; 74175:inst|14              ; S3         ; B4         ;
; N/A                                     ; None                                                ; 10.548 ns  ; 74175:inst|16              ; S2         ; B2         ;
; N/A                                     ; None                                                ; 10.547 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B1         ;
; N/A                                     ; None                                                ; 10.509 ns  ; 74175:inst|14              ; pin_name13 ; B1         ;
; N/A                                     ; None                                                ; 10.502 ns  ; 74175:inst|15              ; S1         ; B2         ;
; N/A                                     ; None                                                ; 10.463 ns  ; 74175:inst|16              ; S3         ; B2         ;
; N/A                                     ; None                                                ; 10.447 ns  ; 74175:inst|16              ; S1         ; B1         ;
; N/A                                     ; None                                                ; 10.440 ns  ; 74161:inst2|f74161:sub|87  ; S4         ; B2         ;
; N/A                                     ; None                                                ; 10.424 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B3         ;
; N/A                                     ; None                                                ; 10.417 ns  ; 74175:inst|16              ; S4         ; B2         ;
; N/A                                     ; None                                                ; 10.394 ns  ; 74175:inst|14              ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 10.386 ns  ; 74175:inst|14              ; pin_name13 ; B3         ;
; N/A                                     ; None                                                ; 10.379 ns  ; 74175:inst|16              ; pin_name13 ; B1         ;
; N/A                                     ; None                                                ; 10.358 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B1         ;
; N/A                                     ; None                                                ; 10.358 ns  ; 74175:inst|15              ; pin_name13 ; B1         ;
; N/A                                     ; None                                                ; 10.324 ns  ; 74175:inst|16              ; S1         ; B3         ;
; N/A                                     ; None                                                ; 10.278 ns  ; 74175:inst|14              ; S1         ; clk        ;
; N/A                                     ; None                                                ; 10.267 ns  ; 74161:inst2|f74161:sub|99  ; S4         ; B2         ;
; N/A                                     ; None                                                ; 10.256 ns  ; 74175:inst|16              ; pin_name13 ; B3         ;
; N/A                                     ; None                                                ; 10.252 ns  ; 74175:inst|14              ; S4         ; clk        ;
; N/A                                     ; None                                                ; 10.250 ns  ; 74175:inst|14              ; S2         ; clk        ;
; N/A                                     ; None                                                ; 10.235 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B3         ;
; N/A                                     ; None                                                ; 10.235 ns  ; 74175:inst|15              ; pin_name13 ; B3         ;
; N/A                                     ; None                                                ; 10.229 ns  ; 74175:inst|14              ; pin_name13 ; B2         ;
; N/A                                     ; None                                                ; 10.228 ns  ; 74175:inst|14              ; BI8        ; B1         ;
; N/A                                     ; None                                                ; 10.226 ns  ; 74175:inst|13              ; pin_name13 ; B1         ;
; N/A                                     ; None                                                ; 10.214 ns  ; 74175:inst|14              ; S1         ; B4         ;
; N/A                                     ; None                                                ; 10.188 ns  ; 74175:inst|14              ; S4         ; B4         ;
; N/A                                     ; None                                                ; 10.186 ns  ; 74175:inst|14              ; S2         ; B4         ;
; N/A                                     ; None                                                ; 10.167 ns  ; 74175:inst|16              ; S1         ; B2         ;
; N/A                                     ; None                                                ; 10.105 ns  ; 74175:inst|14              ; BI8        ; B3         ;
; N/A                                     ; None                                                ; 10.103 ns  ; 74175:inst|13              ; pin_name13 ; B3         ;
; N/A                                     ; None                                                ; 10.099 ns  ; 74175:inst|16              ; pin_name13 ; B2         ;
; N/A                                     ; None                                                ; 10.098 ns  ; 74175:inst|16              ; BI8        ; B1         ;
; N/A                                     ; None                                                ; 10.078 ns  ; 74161:inst2|f74161:sub|9   ; S4         ; B2         ;
; N/A                                     ; None                                                ; 10.078 ns  ; 74175:inst|15              ; pin_name13 ; B2         ;
; N/A                                     ; None                                                ; 10.077 ns  ; 74175:inst|15              ; BI8        ; B1         ;
; N/A                                     ; None                                                ; 10.049 ns  ; 74175:inst|14              ; S1         ; EN24       ;
; N/A                                     ; None                                                ; 10.037 ns  ; 74161:inst2|f74161:sub|99  ; S3         ; B1         ;
; N/A                                     ; None                                                ; 10.023 ns  ; 74175:inst|14              ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 10.021 ns  ; 74175:inst|14              ; S2         ; EN24       ;
; N/A                                     ; None                                                ; 9.975 ns   ; 74175:inst|16              ; BI8        ; B3         ;
; N/A                                     ; None                                                ; 9.965 ns   ; 74175:inst|15              ; S3         ; clk        ;
; N/A                                     ; None                                                ; 9.954 ns   ; 74175:inst|15              ; BI8        ; B3         ;
; N/A                                     ; None                                                ; 9.948 ns   ; 74175:inst|14              ; BI8        ; B2         ;
; N/A                                     ; None                                                ; 9.946 ns   ; 74175:inst|13              ; pin_name13 ; B2         ;
; N/A                                     ; None                                                ; 9.938 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; B1         ;
; N/A                                     ; None                                                ; 9.914 ns   ; 74161:inst2|f74161:sub|99  ; S3         ; B3         ;
; N/A                                     ; None                                                ; 9.913 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; B1         ;
; N/A                                     ; None                                                ; 9.901 ns   ; 74175:inst|15              ; S3         ; B4         ;
; N/A                                     ; None                                                ; 9.888 ns   ; 74175:inst|13              ; BI8        ; B1         ;
; N/A                                     ; None                                                ; 9.885 ns   ; 74175:inst|15              ; S4         ; clk        ;
; N/A                                     ; None                                                ; 9.884 ns   ; 74175:inst|15              ; S2         ; clk        ;
; N/A                                     ; None                                                ; 9.867 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; B1         ;
; N/A                                     ; None                                                ; 9.845 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; B1         ;
; N/A                                     ; None                                                ; 9.821 ns   ; 74175:inst|15              ; S4         ; B4         ;
; N/A                                     ; None                                                ; 9.820 ns   ; 74175:inst|15              ; S2         ; B4         ;
; N/A                                     ; None                                                ; 9.818 ns   ; 74175:inst|16              ; BI8        ; B2         ;
; N/A                                     ; None                                                ; 9.815 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; B3         ;
; N/A                                     ; None                                                ; 9.797 ns   ; 74175:inst|15              ; BI8        ; B2         ;
; N/A                                     ; None                                                ; 9.790 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; B3         ;
; N/A                                     ; None                                                ; 9.765 ns   ; 74175:inst|13              ; BI8        ; B3         ;
; N/A                                     ; None                                                ; 9.761 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; B1         ;
; N/A                                     ; None                                                ; 9.757 ns   ; 74161:inst2|f74161:sub|99  ; S3         ; B2         ;
; N/A                                     ; None                                                ; 9.744 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; B3         ;
; N/A                                     ; None                                                ; 9.736 ns   ; 74175:inst|15              ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 9.728 ns   ; 74175:inst|16              ; S2         ; clk        ;
; N/A                                     ; None                                                ; 9.722 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; B3         ;
; N/A                                     ; None                                                ; 9.682 ns   ; 74175:inst|15              ; S1         ; clk        ;
; N/A                                     ; None                                                ; 9.664 ns   ; 74175:inst|16              ; S2         ; B4         ;
; N/A                                     ; None                                                ; 9.658 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; B2         ;
; N/A                                     ; None                                                ; 9.656 ns   ; 74175:inst|15              ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 9.655 ns   ; 74175:inst|15              ; S2         ; EN24       ;
; N/A                                     ; None                                                ; 9.643 ns   ; 74175:inst|16              ; S3         ; clk        ;
; N/A                                     ; None                                                ; 9.638 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; B3         ;
; N/A                                     ; None                                                ; 9.633 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; B2         ;
; N/A                                     ; None                                                ; 9.620 ns   ; 74161:inst2|f74161:sub|87  ; S4         ; clk        ;
; N/A                                     ; None                                                ; 9.618 ns   ; 74175:inst|15              ; S1         ; B4         ;
; N/A                                     ; None                                                ; 9.608 ns   ; 74175:inst|13              ; BI8        ; B2         ;
; N/A                                     ; None                                                ; 9.597 ns   ; 74175:inst|16              ; S4         ; clk        ;
; N/A                                     ; None                                                ; 9.587 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; B2         ;
; N/A                                     ; None                                                ; 9.579 ns   ; 74175:inst|16              ; S3         ; B4         ;
; N/A                                     ; None                                                ; 9.565 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; B2         ;
; N/A                                     ; None                                                ; 9.556 ns   ; 74161:inst2|f74161:sub|87  ; S4         ; B4         ;
; N/A                                     ; None                                                ; 9.542 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; B1         ;
; N/A                                     ; None                                                ; 9.533 ns   ; 74175:inst|16              ; S4         ; B4         ;
; N/A                                     ; None                                                ; 9.499 ns   ; 74175:inst|16              ; S2         ; EN24       ;
; N/A                                     ; None                                                ; 9.481 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; B2         ;
; N/A                                     ; None                                                ; 9.453 ns   ; 74175:inst|15              ; S1         ; EN24       ;
; N/A                                     ; None                                                ; 9.447 ns   ; 74161:inst2|f74161:sub|99  ; S4         ; clk        ;
; N/A                                     ; None                                                ; 9.419 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; B3         ;
; N/A                                     ; None                                                ; 9.417 ns   ; 74175:inst|16              ; Y1         ; B1         ;
; N/A                                     ; None                                                ; 9.414 ns   ; 74175:inst|16              ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 9.409 ns   ; 74175:inst|14              ; pin_name13 ; clk        ;
; N/A                                     ; None                                                ; 9.391 ns   ; 74161:inst2|f74161:sub|87  ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 9.383 ns   ; 74161:inst2|f74161:sub|99  ; S4         ; B4         ;
; N/A                                     ; None                                                ; 9.368 ns   ; 74175:inst|16              ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 9.347 ns   ; 74175:inst|16              ; S1         ; clk        ;
; N/A                                     ; None                                                ; 9.345 ns   ; 74175:inst|14              ; pin_name13 ; B4         ;
; N/A                                     ; None                                                ; 9.294 ns   ; 74175:inst|16              ; Y1         ; B3         ;
; N/A                                     ; None                                                ; 9.283 ns   ; 74175:inst|16              ; S1         ; B4         ;
; N/A                                     ; None                                                ; 9.279 ns   ; 74175:inst|16              ; pin_name13 ; clk        ;
; N/A                                     ; None                                                ; 9.262 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; B2         ;
; N/A                                     ; None                                                ; 9.258 ns   ; 74161:inst2|f74161:sub|9   ; S4         ; clk        ;
; N/A                                     ; None                                                ; 9.258 ns   ; 74175:inst|15              ; pin_name13 ; clk        ;
; N/A                                     ; None                                                ; 9.239 ns   ; 74175:inst|13              ; Y4         ; B1         ;
; N/A                                     ; None                                                ; 9.218 ns   ; 74161:inst2|f74161:sub|99  ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 9.215 ns   ; 74175:inst|16              ; pin_name13 ; B4         ;
; N/A                                     ; None                                                ; 9.194 ns   ; 74161:inst2|f74161:sub|9   ; S4         ; B4         ;
; N/A                                     ; None                                                ; 9.194 ns   ; 74175:inst|15              ; pin_name13 ; B4         ;
; N/A                                     ; None                                                ; 9.180 ns   ; 74175:inst|14              ; pin_name13 ; EN24       ;
; N/A                                     ; None                                                ; 9.153 ns   ; 74175:inst|14              ; Y3         ; B1         ;
; N/A                                     ; None                                                ; 9.139 ns   ; 74175:inst|15              ; Y2         ; B1         ;
; N/A                                     ; None                                                ; 9.137 ns   ; 74175:inst|16              ; Y1         ; B2         ;
; N/A                                     ; None                                                ; 9.128 ns   ; 74175:inst|14              ; BI8        ; clk        ;
; N/A                                     ; None                                                ; 9.126 ns   ; 74175:inst|13              ; pin_name13 ; clk        ;
; N/A                                     ; None                                                ; 9.118 ns   ; 74175:inst|16              ; S1         ; EN24       ;
; N/A                                     ; None                                                ; 9.116 ns   ; 74175:inst|13              ; Y4         ; B3         ;
; N/A                                     ; None                                                ; 9.064 ns   ; 74175:inst|14              ; BI8        ; B4         ;
; N/A                                     ; None                                                ; 9.062 ns   ; 74175:inst|13              ; pin_name13 ; B4         ;
; N/A                                     ; None                                                ; 9.050 ns   ; 74175:inst|16              ; pin_name13 ; EN24       ;
; N/A                                     ; None                                                ; 9.030 ns   ; 74175:inst|14              ; Y3         ; B3         ;
; N/A                                     ; None                                                ; 9.029 ns   ; 74161:inst2|f74161:sub|9   ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 9.029 ns   ; 74175:inst|15              ; pin_name13 ; EN24       ;
; N/A                                     ; None                                                ; 9.016 ns   ; 74175:inst|15              ; Y2         ; B3         ;
; N/A                                     ; None                                                ; 8.998 ns   ; 74175:inst|16              ; BI8        ; clk        ;
; N/A                                     ; None                                                ; 8.977 ns   ; 74175:inst|15              ; BI8        ; clk        ;
; N/A                                     ; None                                                ; 8.959 ns   ; 74175:inst|13              ; Y4         ; B2         ;
; N/A                                     ; None                                                ; 8.937 ns   ; 74161:inst2|f74161:sub|99  ; S3         ; clk        ;
; N/A                                     ; None                                                ; 8.934 ns   ; 74175:inst|16              ; BI8        ; B4         ;
; N/A                                     ; None                                                ; 8.913 ns   ; 74175:inst|15              ; BI8        ; B4         ;
; N/A                                     ; None                                                ; 8.899 ns   ; 74175:inst|14              ; BI8        ; EN24       ;
; N/A                                     ; None                                                ; 8.897 ns   ; 74175:inst|13              ; pin_name13 ; EN24       ;
; N/A                                     ; None                                                ; 8.873 ns   ; 74161:inst2|f74161:sub|99  ; S3         ; B4         ;
; N/A                                     ; None                                                ; 8.873 ns   ; 74175:inst|14              ; Y3         ; B2         ;
; N/A                                     ; None                                                ; 8.859 ns   ; 74175:inst|15              ; Y2         ; B2         ;
; N/A                                     ; None                                                ; 8.838 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; clk        ;
; N/A                                     ; None                                                ; 8.813 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; clk        ;
; N/A                                     ; None                                                ; 8.788 ns   ; 74175:inst|13              ; BI8        ; clk        ;
; N/A                                     ; None                                                ; 8.774 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; B4         ;
; N/A                                     ; None                                                ; 8.769 ns   ; 74175:inst|16              ; BI8        ; EN24       ;
; N/A                                     ; None                                                ; 8.767 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; clk        ;
; N/A                                     ; None                                                ; 8.749 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; B4         ;
; N/A                                     ; None                                                ; 8.748 ns   ; 74175:inst|15              ; BI8        ; EN24       ;
; N/A                                     ; None                                                ; 8.745 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; clk        ;
; N/A                                     ; None                                                ; 8.724 ns   ; 74175:inst|13              ; BI8        ; B4         ;
; N/A                                     ; None                                                ; 8.708 ns   ; 74161:inst2|f74161:sub|99  ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 8.703 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; B4         ;
; N/A                                     ; None                                                ; 8.681 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; B4         ;
; N/A                                     ; None                                                ; 8.661 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; clk        ;
; N/A                                     ; None                                                ; 8.609 ns   ; 74161:inst2|f74161:sub|9   ; S2         ; EN24       ;
; N/A                                     ; None                                                ; 8.597 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; B4         ;
; N/A                                     ; None                                                ; 8.584 ns   ; 74161:inst2|f74161:sub|110 ; S4         ; EN24       ;
; N/A                                     ; None                                                ; 8.559 ns   ; 74175:inst|13              ; BI8        ; EN24       ;
; N/A                                     ; None                                                ; 8.538 ns   ; 74161:inst2|f74161:sub|87  ; S2         ; EN24       ;
; N/A                                     ; None                                                ; 8.516 ns   ; 74161:inst2|f74161:sub|9   ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 8.442 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; clk        ;
; N/A                                     ; None                                                ; 8.432 ns   ; 74161:inst2|f74161:sub|87  ; S3         ; EN24       ;
; N/A                                     ; None                                                ; 8.378 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; B4         ;
; N/A                                     ; None                                                ; 8.317 ns   ; 74175:inst|16              ; Y1         ; clk        ;
; N/A                                     ; None                                                ; 8.253 ns   ; 74175:inst|16              ; Y1         ; B4         ;
; N/A                                     ; None                                                ; 8.213 ns   ; 74161:inst2|f74161:sub|9   ; S1         ; EN24       ;
; N/A                                     ; None                                                ; 8.139 ns   ; 74175:inst|13              ; Y4         ; clk        ;
; N/A                                     ; None                                                ; 8.088 ns   ; 74175:inst|16              ; Y1         ; EN24       ;
; N/A                                     ; None                                                ; 8.075 ns   ; 74175:inst|13              ; Y4         ; B4         ;
; N/A                                     ; None                                                ; 8.053 ns   ; 74175:inst|14              ; Y3         ; clk        ;
; N/A                                     ; None                                                ; 8.039 ns   ; 74175:inst|15              ; Y2         ; clk        ;
; N/A                                     ; None                                                ; 7.989 ns   ; 74175:inst|14              ; Y3         ; B4         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                            ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 9.025 ns        ; B1   ; S2         ;
; N/A   ; None              ; 8.940 ns        ; B1   ; S3         ;
; N/A   ; None              ; 8.894 ns        ; B1   ; S4         ;
; N/A   ; None              ; 8.766 ns        ; B4   ; S3         ;
; N/A   ; None              ; 8.721 ns        ; B2   ; S2         ;
; N/A   ; None              ; 8.644 ns        ; B1   ; S1         ;
; N/A   ; None              ; 8.636 ns        ; B2   ; S3         ;
; N/A   ; None              ; 8.635 ns        ; B3   ; S3         ;
; N/A   ; None              ; 8.590 ns        ; B2   ; S4         ;
; N/A   ; None              ; 8.531 ns        ; B4   ; S4         ;
; N/A   ; None              ; 8.530 ns        ; B4   ; S2         ;
; N/A   ; None              ; 8.454 ns        ; B3   ; S4         ;
; N/A   ; None              ; 8.453 ns        ; B3   ; S2         ;
; N/A   ; None              ; 8.421 ns        ; B4   ; S1         ;
; N/A   ; None              ; 8.340 ns        ; B2   ; S1         ;
; N/A   ; None              ; 8.290 ns        ; B3   ; S1         ;
; N/A   ; None              ; 7.947 ns        ; B4   ; BI8        ;
; N/A   ; None              ; 7.838 ns        ; EN24 ; BI8        ;
; N/A   ; None              ; 7.060 ns        ; B1   ; B11        ;
; N/A   ; None              ; 7.055 ns        ; B2   ; B21        ;
; N/A   ; None              ; 6.992 ns        ; B4   ; B41        ;
; N/A   ; None              ; 6.918 ns        ; B3   ; B31        ;
; N/A   ; None              ; 5.925 ns        ; B1   ; pin_name13 ;
; N/A   ; None              ; 5.802 ns        ; B3   ; pin_name13 ;
; N/A   ; None              ; 5.645 ns        ; B2   ; pin_name13 ;
; N/A   ; None              ; 5.644 ns        ; B1   ; BI8        ;
; N/A   ; None              ; 5.521 ns        ; B3   ; BI8        ;
; N/A   ; None              ; 5.364 ns        ; B2   ; BI8        ;
; N/A   ; None              ; 4.825 ns        ; clk  ; pin_name13 ;
; N/A   ; None              ; 4.761 ns        ; B4   ; pin_name13 ;
; N/A   ; None              ; 4.596 ns        ; EN24 ; pin_name13 ;
+-------+-------------------+-----------------+------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; 3.936 ns  ; B2   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 3.813 ns  ; B2   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 3.779 ns  ; B3   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 3.656 ns  ; B2   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 3.656 ns  ; B1   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 3.656 ns  ; B3   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 3.533 ns  ; B1   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 3.499 ns  ; B3   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 3.376 ns  ; B1   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 2.836 ns  ; B2   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 2.772 ns  ; B2   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 2.679 ns  ; B3   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 2.615 ns  ; B3   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 2.607 ns  ; B2   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 2.556 ns  ; B1   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 2.492 ns  ; B1   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 2.450 ns  ; B3   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 2.327 ns  ; B1   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; 1.188 ns  ; B2   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.181 ns  ; B4   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 1.113 ns  ; B2   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.086 ns  ; B1   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 1.066 ns  ; A1   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 1.065 ns  ; B2   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 1.058 ns  ; B4   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 1.050 ns  ; B3   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 1.029 ns  ; A2   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 0.990 ns  ; B2   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.963 ns  ; B1   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 0.943 ns  ; A1   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 0.927 ns  ; B3   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.924 ns  ; A4   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 0.908 ns  ; B2   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 0.906 ns  ; A2   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 0.903 ns  ; A3   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 0.901 ns  ; B4   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 0.833 ns  ; B2   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.806 ns  ; B1   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 0.801 ns  ; A4   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 0.786 ns  ; A1   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 0.780 ns  ; A3   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.770 ns  ; B3   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.749 ns  ; A2   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 0.729 ns  ; B1   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 0.721 ns  ; EN   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 0.713 ns  ; EN   ; 74175:inst|16 ; B1       ;
; N/A           ; None        ; 0.713 ns  ; EN   ; 74175:inst|13 ; B1       ;
; N/A           ; None        ; 0.695 ns  ; EN   ; 74175:inst|15 ; B1       ;
; N/A           ; None        ; 0.644 ns  ; A4   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 0.623 ns  ; A3   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.606 ns  ; B1   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 0.598 ns  ; EN   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.590 ns  ; EN   ; 74175:inst|16 ; B3       ;
; N/A           ; None        ; 0.590 ns  ; EN   ; 74175:inst|13 ; B3       ;
; N/A           ; None        ; 0.572 ns  ; EN   ; 74175:inst|15 ; B3       ;
; N/A           ; None        ; 0.470 ns  ; B1   ; 74175:inst|14 ; B1       ;
; N/A           ; None        ; 0.449 ns  ; B1   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 0.441 ns  ; EN   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.433 ns  ; EN   ; 74175:inst|16 ; B2       ;
; N/A           ; None        ; 0.433 ns  ; EN   ; 74175:inst|13 ; B2       ;
; N/A           ; None        ; 0.415 ns  ; EN   ; 74175:inst|15 ; B2       ;
; N/A           ; None        ; 0.347 ns  ; B1   ; 74175:inst|14 ; B3       ;
; N/A           ; None        ; 0.190 ns  ; B1   ; 74175:inst|14 ; B2       ;
; N/A           ; None        ; 0.088 ns  ; B2   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; 0.081 ns  ; B4   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; 0.024 ns  ; B2   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; 0.017 ns  ; B4   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; 0.013 ns  ; B2   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; -0.014 ns ; B1   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; -0.034 ns ; A1   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; -0.050 ns ; B3   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; -0.051 ns ; B2   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; -0.071 ns ; A2   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; -0.078 ns ; B1   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; -0.098 ns ; A1   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; -0.114 ns ; B3   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; -0.135 ns ; A2   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; -0.141 ns ; B2   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; -0.148 ns ; B4   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; -0.176 ns ; A4   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; -0.197 ns ; A3   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; -0.216 ns ; B2   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; -0.240 ns ; A4   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; -0.243 ns ; B1   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; -0.261 ns ; A3   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; -0.263 ns ; A1   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; -0.279 ns ; B3   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; -0.300 ns ; A2   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; -0.371 ns ; B1   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; -0.379 ns ; EN   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; -0.387 ns ; EN   ; 74175:inst|16 ; clk      ;
; N/A           ; None        ; -0.387 ns ; EN   ; 74175:inst|13 ; clk      ;
; N/A           ; None        ; -0.405 ns ; A4   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; -0.405 ns ; EN   ; 74175:inst|15 ; clk      ;
; N/A           ; None        ; -0.426 ns ; A3   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; -0.435 ns ; B1   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; -0.443 ns ; EN   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; -0.451 ns ; EN   ; 74175:inst|16 ; B4       ;
; N/A           ; None        ; -0.451 ns ; EN   ; 74175:inst|13 ; B4       ;
; N/A           ; None        ; -0.469 ns ; EN   ; 74175:inst|15 ; B4       ;
; N/A           ; None        ; -0.600 ns ; B1   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; -0.608 ns ; EN   ; 74175:inst|14 ; EN24     ;
; N/A           ; None        ; -0.616 ns ; EN   ; 74175:inst|16 ; EN24     ;
; N/A           ; None        ; -0.616 ns ; EN   ; 74175:inst|13 ; EN24     ;
; N/A           ; None        ; -0.630 ns ; B1   ; 74175:inst|14 ; clk      ;
; N/A           ; None        ; -0.634 ns ; EN   ; 74175:inst|15 ; EN24     ;
; N/A           ; None        ; -0.694 ns ; B1   ; 74175:inst|14 ; B4       ;
; N/A           ; None        ; -0.859 ns ; B1   ; 74175:inst|14 ; EN24     ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Apr 13 22:57:35 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "EN24" is an undefined clock
    Info: Assuming node "B4" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "B3" is an undefined clock
    Info: Assuming node "B1" is an undefined clock
    Info: Assuming node "B2" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74175:inst|15" as buffer
    Info: Detected ripple clock "74175:inst|14" as buffer
    Info: Detected ripple clock "74175:inst|13" as buffer
    Info: Detected gated clock "74283:inst1|f74283:sub|106~0" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected ripple clock "74175:inst|16" as buffer
Info: Clock "EN24" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "EN24" to destination register is 4.796 ns
                Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'
                Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.582 ns ( 32.99 % )
                Info: Total interconnect delay = 3.214 ns ( 67.01 % )
            Info: - Longest clock path from clock "EN24" to source register is 4.796 ns
                Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'
                Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.582 ns ( 32.99 % )
                Info: Total interconnect delay = 3.214 ns ( 67.01 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B4" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B4" to destination register is 4.961 ns
                Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AB27; Fanout = 6; CLK Node = 'B4'
                Info: 2: + IC(0.614 ns) + CELL(0.236 ns) = 1.698 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.781 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.961 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.733 ns ( 34.93 % )
                Info: Total interconnect delay = 3.228 ns ( 65.07 % )
            Info: - Longest clock path from clock "B4" to source register is 4.961 ns
                Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AB27; Fanout = 6; CLK Node = 'B4'
                Info: 2: + IC(0.614 ns) + CELL(0.236 ns) = 1.698 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.781 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.961 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.733 ns ( 34.93 % )
                Info: Total interconnect delay = 3.228 ns ( 65.07 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.025 ns
                Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA38; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.645 ns) + CELL(0.239 ns) = 1.762 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.845 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 5.025 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 1.766 ns ( 35.14 % )
                Info: Total interconnect delay = 3.259 ns ( 64.86 % )
            Info: - Longest clock path from clock "clk" to source register is 5.025 ns
                Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA38; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.645 ns) + CELL(0.239 ns) = 1.762 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.845 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 5.025 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 1.766 ns ( 35.14 % )
                Info: Total interconnect delay = 3.259 ns ( 64.86 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B3" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B3" to destination register is 6.002 ns
                Info: 1: + IC(0.000 ns) + CELL(0.888 ns) = 0.888 ns; Loc. = PIN_Y39; Fanout = 5; CLK Node = 'B3'
                Info: 2: + IC(0.890 ns) + CELL(0.285 ns) = 2.063 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.739 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.822 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.002 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 2.206 ns ( 36.75 % )
                Info: Total interconnect delay = 3.796 ns ( 63.25 % )
            Info: - Longest clock path from clock "B3" to source register is 6.002 ns
                Info: 1: + IC(0.000 ns) + CELL(0.888 ns) = 0.888 ns; Loc. = PIN_Y39; Fanout = 5; CLK Node = 'B3'
                Info: 2: + IC(0.890 ns) + CELL(0.285 ns) = 2.063 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.739 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.822 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.002 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 2.206 ns ( 36.75 % )
                Info: Total interconnect delay = 3.796 ns ( 63.25 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B1" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B1" to destination register is 6.125 ns
                Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
                Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 2.265 ns ( 36.98 % )
                Info: Total interconnect delay = 3.860 ns ( 63.02 % )
            Info: - Longest clock path from clock "B1" to source register is 6.125 ns
                Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
                Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 2.265 ns ( 36.98 % )
                Info: Total interconnect delay = 3.860 ns ( 63.02 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: Clock "B2" Internal fmax is restricted to 500.0 MHz between source register "74175:inst|14" and destination register "74175:inst|13"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
            Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
            Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
            Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
            Info: Total cell delay = 0.502 ns ( 50.91 % )
            Info: Total interconnect delay = 0.484 ns ( 49.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "B2" to destination register is 5.845 ns
                Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'
                Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.582 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 5.845 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
                Info: Total cell delay = 2.278 ns ( 38.97 % )
                Info: Total interconnect delay = 3.567 ns ( 61.03 % )
            Info: - Longest clock path from clock "B2" to source register is 5.845 ns
                Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'
                Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
                Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.582 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
                Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
                Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 5.845 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
                Info: Total cell delay = 2.278 ns ( 38.97 % )
                Info: Total interconnect delay = 3.567 ns ( 61.03 % )
        Info: + Micro clock to output delay of source is 0.099 ns
        Info: + Micro setup delay of destination is 0.095 ns
Info: tsu for register "74175:inst|14" (data pin = "B1", clock pin = "EN24") is 1.111 ns
    Info: + Longest pin to register delay is 5.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
        Info: 2: + IC(4.166 ns) + CELL(0.364 ns) = 5.388 ns; Loc. = LCCOMB_X1_Y40_N4; Fanout = 1; COMB Node = '74283:inst1|f74283:sub|105~0'
        Info: 3: + IC(0.207 ns) + CELL(0.055 ns) = 5.650 ns; Loc. = LCCOMB_X1_Y40_N18; Fanout = 1; COMB Node = '3D~0'
        Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 5.812 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
        Info: Total cell delay = 1.439 ns ( 24.76 % )
        Info: Total interconnect delay = 4.373 ns ( 75.24 % )
    Info: + Micro setup delay of destination is 0.095 ns
    Info: - Shortest clock path from clock "EN24" to destination register is 4.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'
        Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
        Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
        Info: Total cell delay = 1.582 ns ( 32.99 % )
        Info: Total interconnect delay = 3.214 ns ( 67.01 % )
Info: tco from clock "B1" to destination pin "S3" through register "74175:inst|14" is 11.723 ns
    Info: + Longest clock path from clock "B1" to source register is 6.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
        Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
        Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
        Info: Total cell delay = 2.265 ns ( 36.98 % )
        Info: Total interconnect delay = 3.860 ns ( 63.02 % )
    Info: + Micro clock to output delay of source is 0.099 ns
    Info: + Longest register to pin delay is 5.499 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst|14'
        Info: 2: + IC(1.320 ns) + CELL(0.397 ns) = 1.717 ns; Loc. = LCCOMB_X1_Y40_N28; Fanout = 4; COMB Node = '7485:inst32|f7485:sub|84'
        Info: 3: + IC(0.384 ns) + CELL(0.374 ns) = 2.475 ns; Loc. = LCCOMB_X2_Y40_N30; Fanout = 1; COMB Node = 'inst35~0'
        Info: 4: + IC(0.757 ns) + CELL(2.267 ns) = 5.499 ns; Loc. = PIN_Y37; Fanout = 0; PIN Node = 'S3'
        Info: Total cell delay = 3.038 ns ( 55.25 % )
        Info: Total interconnect delay = 2.461 ns ( 44.75 % )
Info: Longest tpd from source pin "B1" to destination pin "S2" is 9.025 ns
    Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
    Info: 2: + IC(4.126 ns) + CELL(0.055 ns) = 5.039 ns; Loc. = LCCOMB_X1_Y40_N16; Fanout = 4; COMB Node = '7485:inst32|f7485:sub|111~0'
    Info: 3: + IC(0.599 ns) + CELL(0.364 ns) = 6.002 ns; Loc. = LCCOMB_X2_Y40_N18; Fanout = 1; COMB Node = 'inst36~0'
    Info: 4: + IC(0.776 ns) + CELL(2.247 ns) = 9.025 ns; Loc. = PIN_AB25; Fanout = 0; PIN Node = 'S2'
    Info: Total cell delay = 3.524 ns ( 39.05 % )
    Info: Total interconnect delay = 5.501 ns ( 60.95 % )
Info: th for register "74175:inst|13" (data pin = "B2", clock pin = "B1") is 3.936 ns
    Info: + Longest clock path from clock "B1" to destination register is 6.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'
        Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'
        Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
        Info: Total cell delay = 2.265 ns ( 36.98 % )
        Info: Total interconnect delay = 3.860 ns ( 63.02 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 2.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'
        Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1|f74283:sub|106~0'
        Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 2.184 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'
        Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 2.346 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst|13'
        Info: Total cell delay = 1.462 ns ( 62.32 % )
        Info: Total interconnect delay = 0.884 ns ( 37.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Thu Apr 13 22:57:37 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


