@ARTICLE{FullerMillett11, 
    author={Fuller, S.H. and Millett, L.I.}, 
    journal={Computer}, 
    title = {{Computing Performance: Game Over or Next Level?}}, 
    year={2011}, 
    month={Jan}, 
    volume={44}, 
    number={1}, 
    pages={31-38}, 
    keywords={computer architecture;parallel processing;performance evaluation;computing architectures;computing performance;parallelism;sequential computing;single processor performance;Computational modeling;Hardware;Parallel processing;Program processors;Programming;Sequential analysis;High-performance computing;IT Roadmap;Moore's law;Parallel computing}, 
    doi={10.1109/MC.2011.15}, 
    ISSN={0018-9162},
}

@inproceedings{Borkar07,
    author = {Borkar, Shekhar},
    title = {{Thousand Core Chips: A Technology Perspective}},
    booktitle = {{Proceedings of the 44th Annual Design Automation Conference}},
    series = {DAC '07},
    year = {2007},
    isbn = {978-1-59593-627-1},
    location = {San Diego, California},
    pages = {746--749},
    numpages = {4},
    url = {http://doi.acm.org/10.1145/1278480.1278667},
    doi = {10.1145/1278480.1278667},
    acmid = {1278667},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {CMOS, memory, power, reliability, variability},
} 

@ARTICLE{Borkar99, 
    author={Borkar, S.}, 
    journal={Micro, IEEE}, 
    title = {{Design challenges of technology scaling}}, 
    year={1999}, 
    month={Jul}, 
    volume={19}, 
    number={4}, 
    pages={23-29}, 
    keywords={microprocessor chips;CMOS technology;Intel microprocessors;design challenges;double transistor density;gate delay;microprocessor technology;operating frequency;performance;power consumption;technology scaling;transistor density;CMOS technology;Data analysis;Delay;Energy consumption;Frequency;Logic design;Microprocessors;Performance analysis;Power generation;Transistors}, 
    doi={10.1109/40.782564}, 
    ISSN={0272-1732},
}

@article{VenkateshEtAl10,
    author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia, Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson, Steven and Taylor, Michael Bedford},
    title = {{Conservation Cores: Reducing the Energy of Mature Computations}},
    journal = {SIGPLAN Not.},
    issue_date = {March 2010},
    volume = {45},
    number = {3},
    month = mar,
    year = {2010},
    issn = {0362-1340},
    pages = {205--218},
    numpages = {14},
    url = {http://doi.acm.org/10.1145/1735971.1736044},
    doi = {10.1145/1735971.1736044},
    acmid = {1736044},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {conservation core, heterogeneous many-core, patching, utilization wall},
} 

@inproceedings{HuangEtAl08,
    author = {Huang, Wei and Stant, Mircea R. and Sankaranarayanan, Karthik and Ribando, Robert J. and Skadron, Kevin},
    title = {{Many-core Design from a Thermal Perspective}},
    booktitle = {{Proceedings of the 45th Annual Design Automation Conference}},
    series = {DAC '08},
    year = {2008},
    isbn = {978-1-60558-115-6},
    location = {Anaheim, California},
    pages = {746--749},
    numpages = {4},
    url = {http://doi.acm.org/10.1145/1391469.1391660},
    doi = {10.1145/1391469.1391660},
    acmid = {1391660},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {many-core design, performance, temperature, thermal design power},
} 

%%% 6 - 20
@article{SulemanEtAl09,
    author = {Suleman, M. Aater and Mutlu, Onur and Qureshi, Moinuddin K. and Patt, Yale N.},
    title = {{Accelerating Critical Section Execution with Asymmetric Multi-core Architectures}},
    journal = {SIGARCH Comput. Archit. News},
    issue_date = {March 2009},
    volume = {37},
    number = {1},
    month = mar,
    year = {2009},
    issn = {0163-5964},
    pages = {253--264},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/2528521.1508274},
    doi = {10.1145/2528521.1508274},
    acmid = {1508274},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {cmp, critical sections, heterogeneous cores, locks, multi-core, parallel programming},
} 

@ARTICLE{SulemanEtAl11, 
    author={Suleman, M.A. and Mutlu, O. and Joao, J. and Khubaib, K. and Patt, Y.N.}, 
    journal={Micro, IEEE}, 
    title = {{Data Marshaling for Multicore Systems}}, 
    year={2011}, 
    month={Jan}, 
    volume={31}, 
    number={1}, 
    pages={56-64}, 
    keywords={cache storage;data handling;multiprocessing systems;data caching;data marshaling;multicore system;performance improvement;CMP;Staged execution;communication misses;critical sections;heterogeneous multicore;multicore;parallel programming;pipeline parallelism;pipelining;remote execution}, 
    doi={10.1109/MM.2010.105}, 
    ISSN={0272-1732},
}

@ARTICLE{KumarEtAl05, 
    author={Kumar, R. and Tullsen, D.M. and Jouppi, N.P. and Ranganathan, P.}, 
    journal={Computer}, 
    title = {{Heterogeneous Chip Multiprocessors}}, 
    year={2005}, 
    month={Nov}, 
    volume={38}, 
    number={11}, 
    pages={32-38}, 
    keywords={microprocessor chips;multiprocessing systems;parallel architectures;system-on-chip;Amdahl law;CMP;Moore law;heterogeneous chip multiprocessors;multicore microprocessors;Clocks;Costs;Frequency;IEEE news;Microprocessors;Moore's Law;Multicore processing;Portable computers;Sun;Throughput;CMP;Chip multiprocessors;Heterogeneity;Multicore microprocessors;Multiprocessors;Power-aware computing;System architectures}, 
    doi={10.1109/MC.2005.379}, 
    ISSN={0018-9162},
}

@article{KumarEtAl04,
    author = {Kumar, Rakesh and Tullsen, Dean M. and Ranganathan, Parthasarathy and Jouppi, Norman P. and Farkas, Keith I.},
    title = {{Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance}},
    journal = {SIGARCH Comput. Archit. News},
    issue_date = {March 2004},
    volume = {32},
    number = {2},
    month = mar,
    year = {2004},
    issn = {0163-5964},
    pages = {64--},
    url = {http://doi.acm.org/10.1145/1028176.1006707},
    doi = {10.1145/1028176.1006707},
    acmid = {1006707},
    publisher = {ACM},
    address = {New York, NY, USA},
} 

@ARTICLE{MoradEtAl06, 
    author={Morad, T.Y. and Weiser, U.C. and Kolodny, A. and Valero, M. and Ayguade, E.}, 
    journal={Computer Architecture Letters}, 
    title = {{Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors}}, 
    year={2006}, 
    month={Jan}, 
    volume={5}, 
    number={1}, 
    pages={14-17}, 
    keywords={microprocessor chips;multi-threading;multiprocessing systems;parallel processing;asymmetric cluster chip multiprocessors;multithreaded program;power consumption reduction;power efficiency;Application software;Emulation;Frequency;Optimized production technology;Parallel processing;Power system modeling;Queueing analysis;Scalability;Upper bound;Voltage;ACCMP;Chip Multiprocessors;Power Efficiency}, 
    doi={10.1109/L-CA.2006.6}, 
    ISSN={1556-6056},
}

@ARTICLE{HillMarty08, 
    author={Hill, M.D. and Marty, M.R.}, 
    journal={Computer}, 
    title = {{Amdahl's Law in the Multicore Era}}, 
    year={2008}, 
    month={July}, 
    volume={41}, 
    number={7}, 
    pages={33-38}, 
    keywords={Computer architecture;Costs;Energy management;Equations;Hardware;Multicore processing;Multiprocessor interconnection networks;Parallel processing;Pipelines;Roads;Amdahl's law;chip multiprocessors (CMPs);multicore chips}, 
    doi={10.1109/MC.2008.209}, 
    ISSN={0018-9162},
}

@inproceedings{KumarEtAl03,
    author = {Kumar, Rakesh and Farkas, Keith I. and Jouppi, Norman P. and Ranganathan, Parthasarathy and Tullsen, Dean M.},
    title = {{Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction}},
    booktitle = {{Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture}},
    series = {MICRO 36},
    year = {2003},
    isbn = {0-7695-2043-X},
    pages = {81--},
    url = {http://dl.acm.org/citation.cfm?id=956417.956569},
    acmid = {956569},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@INPROCEEDINGS{AnnavaramGroShe05, 
    author={Annavaram, M. and Grochowski, E. and Shen, J.}, 
    booktitle = {{Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on}}, 
    title = {{Mitigating Amdahl's law through EPI throttling}}, 
    year={2005}, 
    month={June}, 
    pages={298-309}, 
    keywords={multi-threading;multiprocessing systems;power consumption;AMP prototype;Amdahl law;EPI throttling;Xeon SMP server;asymmetric multiprocessor;chip multiprocessors;computer design;first order design constraint;instructions per second;multithreaded programs;multithreaded software;on-chip integration;parallel programs;power consumption;power-energy per instruction;sequential execution;software simulator;supply voltage reduction;Clocks;Concurrent computing;Current measurement;Energy consumption;Equations;Parallel processing;Power supplies;Prototypes;Software measurement;Voltage}, 
    doi={10.1109/ISCA.2005.36}, 
    ISSN={1063-6897},
}

@inproceedings{BalakrishnanEtAl05,
    author = {Balakrishnan, Saisanthosh and Rajwar, Ravi and Upton, Mike and Lai, Konrad},
    title = {{The Impact of Performance Asymmetry in Emerging Multicore Architectures}},
    booktitle = {{Proceedings of the 32Nd Annual International Symposium on Computer Architecture}},
    series = {ISCA '05},
    year = {2005},
    isbn = {0-7695-2270-X},
    pages = {506--517},
    numpages = {12},
    url = {http://dx.doi.org/10.1109/ISCA.2005.51},
    doi = {10.1109/ISCA.2005.51},
    acmid = {1070012},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@inproceedings{KumarEtAl06,
    author = {Kumar, Rakesh and Tullsen, Dean M. and Jouppi, Norman P.},
    title = {{Core Architecture Optimization for Heterogeneous Chip Multiprocessors}},
    booktitle = {{Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques}},
    series = {PACT '06},
    year = {2006},
    isbn = {1-59593-264-X},
    location = {Seattle, Washington, USA},
    pages = {23--32},
    numpages = {10},
    url = {http://doi.acm.org/10.1145/1152154.1152162},
    doi = {10.1145/1152154.1152162},
    acmid = {1152162},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {computer architecture, heterogeneous chip multiprocessors, multi-core architectures},
} 

@INPROCEEDINGS{LakshminarayanaHyesoon08, 
    author={Lakshminarayana, N.B. and Hyesoon Kim}, 
    booktitle = {{Computer Design, 2008. ICCD 2008. IEEE International Conference on}}, 
    title = {{Understanding performance, power and energy behavior in asymmetric multiprocessors}}, 
    year={2008}, 
    month={Oct}, 
    pages={471-477}, 
    keywords={multi-threading;multiprocessing systems;asymmetric multiprocessors;desktop-oriented multithreaded applications;energy consumption behavior;symmetric multiprocessors;workload;Clocks;Computer architecture;Energy consumption;Energy measurement;Frequency;Kernel;Linux;Power measurement;Scheduling algorithm;Yarn}, 
    doi={10.1109/ICCD.2008.4751903}, 
    ISSN={1063-6404},
}

@INPROCEEDINGS{Najaf-abadiRotenberg09, 
    author={Najaf-abadi, H.H. and Rotenberg, E.}, 
    booktitle = {{High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on}}, 
    title = {{Architectural Contesting}}, 
    year={2009}, 
    month={Feb}, 
    pages={189-200}, 
    keywords={computer architecture;architectural contesting;constrained heterogeneous multicore design;fine-grain change;leader-follower arrangement;microarchitecture;single-thread performance enhancement;workload behavior;Availability;Broadcasting;Delay;Impedance;Microarchitecture;Multicore processing;Process design;Robustness;Throughput}, 
    doi={10.1109/HPCA.2009.4798254}, 
    ISSN={1530-0897},
}

@inproceedings{IpekEtAl07,
    author = {Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose F.},
    title = {{Core Fusion: Accommodating Software Diversity in Chip Multiprocessors}},
    booktitle = {{Proceedings of the 34th Annual International Symposium on Computer Architecture}},
    series = {ISCA '07},
    year = {2007},
    isbn = {978-1-59593-706-3},
    location = {San Diego, California, USA},
    pages = {186--197},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/1250662.1250686},
    doi = {10.1145/1250662.1250686},
    acmid = {1250686},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {chip multiprocessors, reconfigurable architectures, software diversity},
}


@article{GhiasiGrunwald03,
    title = {{Aide de camp: Asymmetric dual core design for power and energy reduction}},
    author={Ghiasi, Soraya and Grunwald, Dirk},
    journal={University of Colorado Technical Report CU-CS-964-03},
    year={2003}
}

%%% 21-23

@ARTICLE{RaouxEtAl08, 
    author={Raoux, S. and Burr, G.W. and Breitwisch, M.J. and Rettner, C.T. and Chen, Y.C. and Shelby, R.M. and Salinga, M. and Krebs, D. and Chen, S.-H. and Lung, H. -L and Lam, C.H.}, 
    journal={IBM Journal of Research and Development}, 
    title = {{Phase-change random access memory: A scalable technology}}, 
    year={2008}, 
    month={July}, 
    volume={52}, 
    number={4.5}, 
    pages={465-479}, 
    doi={10.1147/rd.524.0465}, 
    ISSN={0018-8646},
}

@ARTICLE{MutyamEtAl09, 
    author={Mutyam, M. and Feng Wang and Krishnan, R. and Narayanan, V. and Kandemir, M. and Yuan Xie and Irwin, M.J.}, 
    journal={Computers, IEEE Transactions on}, 
    title = {{Process-Variation-Aware Adaptive Cache Architecture and Management}}, 
    year={2009}, 
    month={July}, 
    volume={58}, 
    number={7}, 
    pages={865-877}, 
    keywords={cache storage;memory architecture;circuits fabrication;minimum-sized transistors;nonuniform cache access;on-chip data caches;process-variation-aware adaptive cache architecture;process-variation-aware adaptive cache management;Circuits;Computer science;Delay;Design methodology;Fluctuations;Hardware;Manufacturing;Planarization;Random access memory;Stability;Threshold voltage;Timing;Process variation;address prediction;cache;superscalar processors.}, 
    doi={10.1109/TC.2009.30}, 
    ISSN={0018-9340},
}

@INPROCEEDINGS{MadanBalasubramonian07, 
    author={Madan, N. and Balasubramonian, R.}, 
    booktitle = {{Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on}}, 
    title = {{Leveraging 3D Technology for Improved Reliability}}, 
    year={2007}, 
    month={Dec}, 
    pages={223-235}, 
    keywords={circuit reliability;pipeline processing;system-on-chip;3D die stacking;3D integration;L2 cache organization;deep pipelining;heterogeneous process technology;on-chip tempearture;processor reliability;redundant checker processor;single chip;snap-on functionality;Computer errors;Dynamic voltage scaling;Energy consumption;Manufacturing processes;Performance loss;Redundancy;Temperature;Timing;Transistors;Wires}, 
    doi={10.1109/MICRO.2007.31}, 
    ISSN={1072-4451},
}

%%% 24-33

@INPROCEEDINGS{GuangyuEtAl09, 
    author={Guangyu Sun and Xiangyu Dong and Yuan Xie and Jian Li and Yiran Chen}, 
    booktitle = {{High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on}}, 
    title = {{A novel architecture of the 3D stacked MRAM L2 cache for CMPs}}, 
    year={2009}, 
    month={Feb}, 
    pages={239-249}, 
    keywords={MRAM devices;SRAM chips;cache storage;memory architecture;3D heterogeneous integrations;3D stacked MRAM L2 cache;SRAM counterparts;conventional chip multiprocessors;magnetic random access memory;read-preemptive write buffer;Clocks;Computational modeling;Degradation;Delay;Fabrication;Magnetic cores;Magnetic tunneling;Random access memory;Stacking;Sun}, 
    doi={10.1109/HPCA.2009.4798259}, 
    ISSN={1530-0897},
}

@inproceedings{MishraEtAl11,
    author = {Mishra, Asit K. and Vijaykrishnan, N. and Das, Chita R.},
    title = {{A Case for Heterogeneous On-chip Interconnects for CMPs}},
    booktitle = {{Proceedings of the 38th Annual International Symposium on Computer Architecture}},
    series = {ISCA '11},
    year = {2011},
    isbn = {978-1-4503-0472-6},
    location = {San Jose, California, USA},
    pages = {389--400},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/2000064.2000111},
    doi = {10.1145/2000064.2000111},
    acmid = {2000111},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {heterogeneous networks, network on chip},
} 

@ARTICLE{SeabaughQin10, 
    author={Seabaugh, Alan C. and Qin Zhang}, 
    journal={Proceedings of the IEEE}, 
    title = {{Low-Voltage Tunnel Transistors for Beyond CMOS Logic}}, 
    year={2010}, 
    month={Dec}, 
    volume={98}, 
    number={12}, 
    pages={2095-2110}, 
    keywords={CMOS logic circuits;MOSFET;low-power electronics;tunnel transistors;MOSFET;beyond CMOS logic;interband tunneling;low-voltage tunnel transistors;metal-oxide-semiconductor field-effect transistor;steep subthreshold swing transistors;tunnel field-effect transistors;CMOS integrated circuits;Junctions;Logic gates;MOSFET circuits;Subthreshold current;Transistors;Tunneling;Subthreshold swing;tunneling;tunneling transistor}, 
    doi={10.1109/JPROC.2010.2070470}, 
    ISSN={0018-9219},
}

@ARTICLE{LeeEtAl10, 
    author={Lee, B.C. and Ping Zhou and Jun Yang and Youtao Zhang and Bo Zhao and Ipek, E. and Mutlu, O. and Burger, D.}, 
    journal={Micro, IEEE}, 
    title = {{Phase-Change Technology and the Future of Main Memory}}, 
    year={2010}, 
    month={Jan}, 
    volume={30}, 
    number={1}, 
    pages={143-143}, 
    keywords={DRAM chips;cache storage;phase change memories;DRAM;PCM;buffer sizing;main memory;phase change technology;power cost;row caching;wear leveling;write reduction;Costs;Delay;Flash memory;Material storage;Nonvolatile memory;Phase change materials;Phase change memory;Prototypes;Random access memory;Space technology;DRAM;PCM;energy efficiency;memory architecture;phase-change memory;technology scaling}, 
    doi={10.1109/MM.2010.24}, 
    ISSN={0272-1732},
}

@article{LeeEtAl10b,
    author = {Lee, Benjamin C. and Ipek, Engin and Mutlu, Onur and Burger, Doug},
    title = {{Phase Change Memory Architecture and the Quest for Scalability}},
    journal = {Commun. ACM},
    issue_date = {July 2010},
    volume = {53},
    number = {7},
    month = jul,
    year = {2010},
    issn = {0001-0782},
    pages = {99--106},
    numpages = {8},
    url = {http://doi.acm.org/10.1145/1785414.1785441},
    doi = {10.1145/1785414.1785441},
    acmid = {1785441},
    publisher = {ACM},
    address = {New York, NY, USA},
} 

@INPROCEEDINGS{QureshiFraLas10, 
    author={Qureshi, M.K. and Franceschini, M.M. and Lastras-Montano, L.A.}, 
    booktitle = {{High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on}}, 
    title = {{Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing}}, 
    year={2010}, 
    month={Jan}, 
    pages={1-11}, 
    keywords={random-access storage;storage management;PCM controller;baseline PCM system;large-scale main memory systems;phase change memories;read latency;read-priority scheduling;write cancellation;write pausing;Costs;Crystallization;Delay;Electric resistance;Phase change materials;Phase change memory;Random access memory;Read-write memory;Switches;System performance}, 
    doi={10.1109/HPCA.2010.5416645}, 
    ISSN={1530-0897},
}

@INPROCEEDINGS{SangyeunHyunjin09,
    author={Sangyeun Cho and Hyunjin Lee}, 
    booktitle = {{Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on}}, 
    title = {{Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance}}, 
    year={2009}, 
    month={Dec}, 
    pages={347-357}, 
    keywords={phase change memories;PRAM;byte addressability;current flash memories;flip-n-write;higher write endurance;in-place programmability;low power operation;microarchitectural technique;nonvolatility;phase change random access memory technology;quick bit-by-bit inspection;read-modify-write operation;write bandwidth;Bandwidth;Flash memory;Inspection;Microarchitecture;Nonvolatile memory;Permission;Phase change memory;Phase change random access memory;Random access memory;Scalability;Phase-change memory;memory write performance}, 
    ISSN={1072-4451},
}

@inproceedings{IpekEtAl10,
    author = {Ipek, Engin and Condit, Jeremy and Nightingale, Edmund B. and Burger, Doug and Moscibroda, Thomas},
    title = {{Dynamically Replicated Memory: Building Reliable Systems from Nanoscale Resistive Memories}},
    booktitle = {{Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems}},
    series = {ASPLOS XV},
    year = {2010},
    isbn = {978-1-60558-839-1},
    location = {Pittsburgh, Pennsylvania, USA},
    pages = {3--14},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/1736020.1736023},
    doi = {10.1145/1736020.1736023},
    acmid = {1736023},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {phase-change memory, write endurance},
} 

@INPROCEEDINGS{SmullenEtAl11, 
    author={Smullen, C.W. and Mohan, V. and Nigam, A. and Gurumurthi, S. and Stan, M.R.}, 
    booktitle = {{High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on}}, 
    title = {{Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches}}, 
    year={2011}, 
    month={Feb}, 
    pages={50-61}, 
    keywords={cache storage;logic design;multiprocessing systems;random-access storage;CACTI;DRAM style refresh policy;SRAM based L1 caches;STT-RAM L2 caches;STT-RAM L3 caches;STT-RAM memory cell redesigning;energy delay product;energy efficiency;nonvolatile memory technology;processor cache;quadcore processor design;spin transfer torque RAM;ultralow retention time;universal memory;write latencies;Integrated circuit modeling;Magnetic tunneling;Nonvolatile memory;Random access memory;Switches;Temperature;Thermal stability}, 
    doi={10.1109/HPCA.2011.5749716}, 
    ISSN={1530-0897},
}

@ARTICLE{WolfEtAl10, 
    author={Wolf, Stuart A. and Jiwei Lu and Stan, M.R. and Chen, E. and Treger, D.M.}, 
    journal={Proceedings of the IEEE}, 
    title = {{The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory}}, 
    year={2010}, 
    month={Dec}, 
    volume={98}, 
    number={12}, 
    pages={2155-2168}, 
    keywords={cellular automata;logic circuits;magnetoelectronics;nanomagnetics;random-access storage;MRAM;STT-RAM;all-metal logic architecture;logic memory;magnetic interactions;magnetic quantum cellular automata;magnetic tunnel junctions;magnetoresistive random access memory;magnetoresistive structures;nanomagnetics;nonlithographic method;semiconductor memories;spin polarized currents;spin transfer torque random access memory;spintronic nonvolatile random access memory;spintronics;transpinnor;universal memory;Logic gates;Magnetic tunneling;Magnetization;Magnetoelectronics;Magnetoresistance;Random access memory;Switches;Magnetic cellular automata (MCA);magnetoresistive random access memory (MRAM);reconfigurable array of magnetic automata (RAMA);spin transfer torque random access memory (STT-RAM)}, 
    doi={10.1109/JPROC.2010.2064150}, 
    ISSN={0018-9219},
}

%%% 34-48

@ARTICLE{HoMaiHor01, 
    author={Ho, R. and Mai, K.W. and Horowitz, M.A.}, 
    journal={Proceedings of the IEEE}, 
    title = {{The Future of Wires}}, 
    year={2001}, 
    month={Apr}, 
    volume={89}, 
    number={4}, 
    pages={490-504}, 
    keywords={delays;integrated circuit interconnections;technological forecasting;wires (electric);0.035 to 0.18 micron;computer-aided design;gate delay;integrated circuit interconnection;wire delay;wire technology;Delay;Design automation;Global communication;Hip;Integrated circuit interconnections;Integrated circuit technology;Paper technology;Repeaters;Wires;Wiring}, 
    doi={10.1109/5.920580}, 
    ISSN={0018-9219},
}

@inproceedings{CaoEtAl00,
    author = {Cao, Yu and Hu, Chenming and Huang, Xuejue and Kahng, Andrew B. and Muddu, Sudhakar and Stroobandt, Dirk and Sylvester, Dennis},
    title = {{Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design}},
    booktitle = {{Proceedings of the 2000 IEEE/ACM International Conference on Computer-aided Design}},
    series = {ICCAD '00},
    year = {2000},
    isbn = {0-7803-6448-1},
    location = {San Jose, California},
    pages = {56--61},
    numpages = {6},
    url = {http://dl.acm.org/citation.cfm?id=602902.602917},
    acmid = {602917},
    publisher = {IEEE Press},
    address = {Piscataway, NJ, USA},
    keywords = {VLSI, crosstalk noise, inductance, interconnect delay, system performance models, technology extrapolation},
} 

@INPROCEEDINGS{DallyTowles01, 
    author={Dally, W.J. and Towles, B.}, 
    booktitle = {{Design Automation Conference, 2001. Proceedings}}, 
    title = {{Route Packets, Not Wires: On-Chip Interconnection Networks}}, 
    year={2001}, 
    month={}, 
    pages={684-689}, 
    keywords={CMOS digital integrated circuits;circuit optimisation;crosstalk;integrated circuit interconnections;integrated circuit layout;modules;wiring;area overhead;electrical parameters;latency;modular design;on-chip interconnection networks;system modules;timing iterations;top level wires;Bandwidth;Circuits;Communication system control;Digital signal processing chips;Logic;Multiprocessor interconnection networks;Network-on-a-chip;Tiles;Wires;Wiring}, 
    doi={10.1109/DAC.2001.156225}, 
    ISSN={0738-100X},
}

@ARTICLE{BeniniDeMicheli02, 
    author={Benini, L. and De Micheli, G.}, 
    journal={Computer}, 
    title = {{Networks On Chips: A New SoC Paradigm}}, 
    year={2002}, 
    month={Jan}, 
    volume={35}, 
    number={1}, 
    pages={70-78}, 
    keywords={hardware-software codesign;microprocessor chips;multiprocessor interconnection networks;reconfigurable architectures;SoC design methodologies;SoC paradigm;average values;complex SoCs;complex electronic engines;design objectives;deterministic models;future SoC designs;hardware design;integrated solution;interacting system-on-chip components;interconnecting components;layered methodology;layered micronetwork design methodology;modular component-based approach;networks on chips;on-chip micronetworks;plug-and-play fashion;probabilistic metrics;process technologies;software design;stochastic models;system on chip;time-to-market pressure;Consumer electronics;Design methodology;Engines;Fasteners;Multimedia systems;Network-on-a-chip;Process design;System-on-a-chip;Telecommunication network reliability;Time to market}, 
    doi={10.1109/2.976921}, 
    ISSN={0018-9162},
}

@INPROCEEDINGS{998307, 
    author={Benini, L. and De Micheli, G.}, 
    booktitle = {{Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings}}, 
    title = {{Networks On Chip: A New Paradigm for Systems On Chip Design}}, 
    year={2002}, 
    month={}, 
    pages={418-419}, 
    keywords={application specific integrated circuits;integrated circuit design;integrated circuit interconnections;low-power electronics;SoC design;component-based design methodology;energy consumption;functionally-correct reliable operation;networks on chip;physical interconnections;plug/play fashion;systems on chip design;Clocks;Electrical capacitance tomography;Electromagnetic interference;Energy consumption;Frequency synchronization;Network-on-a-chip;Propagation delay;System-on-a-chip;Timing;Wires}, 
    doi={10.1109/DATE.2002.998307}, 
    ISSN={1530-1591},
}

@ARTICLE{WentzlaffEtAl07, 
    author={Wentzlaff, D. and Griffin, P. and Hoffmann, H. and Liewei Bao and Edwards, B. and Ramey, C. and Mattina, M. and Chyi-Chang Miao and Brown, J.F. and Agarwal, A.}, 
    journal={Micro, IEEE}, 
    title = {{On-Chip Interconnection Architecture of the Tile Processor}}, 
    year={2007}, 
    month={Sept}, 
    volume={27}, 
    number={5}, 
    pages={15-31}, 
    keywords={computer architecture;multiprocessor interconnection networks;network-on-chip;2D mesh network;C-based ILIB interconnection library;onchip interconnection architecture;tile processor;Bandwidth;Communication networks;Computer architecture;Hardware;Mesh networks;Multicore processing;Multiprocessor interconnection networks;Network-on-a-chip;Registers;Tiles;MIMD processors;mesh networks;multicore architectures;on-chip interconnection networks;parallel architectures}, 
    doi={10.1109/MM.2007.4378780}, 
    ISSN={0272-1732},
}

@ARTICLE{TaylorEtAl02, 
    author={Taylor, M.B. and Kim, J. and Miller, J. and Wentzlaff, D. and Ghodrat, F. and Greenwald, B. and Hoffman, H. and Johnson, P. and Jae-Wook Lee and Lee, W. and Ma, A. and Saraf, A. and Seneski, M. and Shnidman, N. and Strumpen, V. and Frank, M. and Amarasinghe, S. and Agarwal, A.}, 
    journal={Micro, IEEE}, 
    title = {{The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs}}, 
    year={2002}, 
    month={Mar}, 
    volume={22}, 
    number={2}, 
    pages={25-35}, 
    keywords={delays;general purpose computers;instruction sets;microprocessor chips;microprogramming;performance evaluation;reconfigurable architectures;wires (electric);Raw microprocessor;chip gate resources;chip pin resources;chip wire resources;computational fabric;cost effectiveness;energy efficiency;general-purpose programs;microprocessor scalability;parallel software interface;performance;research prototype;scalable instruction set architecture;software circuits;wire delay;Circuits;Computer architecture;Costs;Delay;Energy efficiency;Fabrics;Microprocessors;Scalability;Software prototyping;Wire}, 
    doi={10.1109/MM.2002.997877}, 
    ISSN={0272-1732},
}

@ARTICLE{GratzEtAl07, 
    author={Gratz, P. and Changkyu Kim and Sankaralingam, K. and Hanson, H. and Shivakumar, P. and Keckler, S.W. and Burger, D.}, 
    journal={Micro, IEEE}, 
    title = {{On-Chip Interconnection Networks of the TRIPS Chip}}, 
    year={2007}, 
    month={Sept}, 
    volume={27}, 
    number={5}, 
    pages={41-50}, 
    keywords={multiprocessor interconnection networks;network routing;network-on-chip;ASIC chip;NoC;TRIPS chip;memory traffic;network-on-chip;operand traffic;routed interconnection network;Application specific integrated circuits;Joining processes;Multiprocessor interconnection networks;Network interfaces;Network-on-a-chip;Protocols;Registers;System-on-a-chip;Telecommunication traffic;Tiles;communication;distributed architectures;multicore architectures;networking;on-chip interconnection networks;packet-switching networks}, 
    doi={10.1109/MM.2007.4378782}, 
    ISSN={0272-1732},
}

@ARTICLE{AinsworthPinkston07, 
    author={Ainsworth, T.W. and Pinkston, T.M.}, 
    journal={Micro, IEEE}, 
    title = {{Characterizing the Cell EIB On-Chip Network}}, 
    year={2007}, 
    month={Sept}, 
    volume={27}, 
    number={5}, 
    pages={6-14}, 
    keywords={computer architecture;network-on-chip;system buses;commercial on-chip network;computer architecture;element interconnect bus;end-to-end transaction control;on-chip network design;Bandwidth;Computer networks;Costs;Delay;Engines;Multicore processing;Network-on-a-chip;Power system reliability;Random access memory;Throughput;interconnection architectures;multicore architectures;multiple data stream architectures;multiprocessors;on-chip interconnection networks}, 
    doi={10.1109/MM.2007.4378779}, 
    ISSN={0272-1732},
}

@ARTICLE{HoskoteEtAl07, 
    author={Hoskote, Y. and Vangal, S. and Singh, A. and Borkar, N. and Borkar, S.}, 
    journal={Micro, IEEE}, 
    title = {{A 5-GHz Mesh Interconnect for a Teraflops Processor}}, 
    year={2007}, 
    month={Sept}, 
    volume={27}, 
    number={5}, 
    pages={51-61}, 
    keywords={logic design;multiprocessor interconnection networks;network-on-chip;2D on-die mesh interconnection network;Teraflops processor;bisection bandwidth;frequency 5 GHz;multicore processor;network-on-chip;Bandwidth;Delay;Engines;Fabrics;Intelligent networks;Multiprocessor interconnection networks;Network-on-a-chip;Power dissipation;Scalability;Tiles;CMOS digital integrated circuits;crossbar;interconnection fabric;mesh;network on chip;router}, 
    doi={10.1109/MM.2007.4378783}, 
    ISSN={0272-1732},
}

@ARTICLE{VangalEtAl08, 
    author={Vangal, S.R. and Howard, J. and Ruhl, G. and Dighe, S. and Wilson, H. and Tschanz, J. and Finan, D. and Singh, A. and Jacob, T. and Jain, S. and Erraguntla, V. and Roberts, C. and Hoskote, Y. and Borkar, N. and Borkar, S.}, 
    journal={Solid-State Circuits, IEEE Journal of}, 
    title = {{An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS}}, 
    year={2008}, 
    month={Jan}, 
    volume={43}, 
    number={1}, 
    pages={29-41}, 
    keywords={CMOS digital integrated circuits;field effect MMIC;network-on-chip;80-tile sub-100-W TeraFLOPS processor;CMOS;body-bias techniques;dynamic sleep transistors;fine-grained clock gating;floating-point cores;frequency 4 GHz;frequency 4.27 GHz;integrated network-on-chip architecture;mesochronous clocking;on-chip 2D mesh network;packet-switched routers;pipelined single-precision floating-point multiply accumulators;power 97 W;single-cycle accumulation loop;size 65 nm;voltage 1.07 V;Bandwidth;CMOS process;Clocks;Integrated circuit interconnections;Jacobian matrices;Microprocessors;Network-on-a-chip;System-on-a-chip;Throughput;Tiles;CMOS digital integrated circuits;MAC;crossbar router and network-on-chip (NoC);floating-point unit;interconnection;leakage reduction;multiply-accumulate}, 
    doi={10.1109/JSSC.2007.910957}, 
    ISSN={0018-9200},
}

@INPROCEEDINGS{HowardEtAl10, 
    author={Howard, J. and Dighe, S. and Hoskote, Y. and Vangal, S. and Finan, D. and Ruhl, G. and Jenkins, D. and Wilson, H. and Borkar, N. and Schrom, G. and Pailet, F. and Jain, S. and Jacob, T. and Yada, S. and Marella, S. and Salihundam, P. and Erraguntla, V. and Konow, M. and Riepen, M. and Droege, G. and Lindemann, J. and Gries, M. and Apel, T. and Henriss, K. and Lund-Larsen, T. and Steibl, S. and Borkar, S. and De, V. and Van der Wijngaart, R. and Mattson, T.}, 
    booktitle = {{Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International}}, 
    title = {{A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS}}, 
    year={2010}, 
    month={Feb}, 
    pages={108-109}, 
    keywords={message passing;microprocessor chips;power aware computing;shared memory systems;2D mesh network;48-core IA-32 message-passing processor;CMOS;DVFS;fine-grain power management;message passing;on-die shared memory;size 45 nm;CMOS process}, 
    doi={10.1109/ISSCC.2010.5434077}, 
    ISSN={0193-6530},
}

@ARTICLE{OwensEtAl07, 
    author={Owens, J.D. and Dally, W.J. and Ho, R. and Jayasimha, D. N. and Keckler, S.W. and Li-Shiuan Peh}, 
    journal={Micro, IEEE}, 
    title = {{Research Challenges for On-Chip Interconnection Networks}}, 
    year={2007}, 
    month={Sept}, 
    volume={27}, 
    number={5}, 
    pages={96-108}, 
    keywords={multiprocessor interconnection networks;research and development;system-on-chip;National Science Foundation;SoCs;commodity multicore processors;consumer embedded systems;on-chip interconnection networks;CMOS technology;Circuits;Delay;Design automation;Intelligent networks;Microarchitecture;Multicore processing;Multiprocessor interconnection networks;Network-on-a-chip;System-on-a-chip;embedded systems;multicore architectures;network on chip;on-chip interconnection networks;system on chip}, 
    doi={10.1109/MM.2007.4378787}, 
    ISSN={0272-1732},
}

@phdthesis{Weiss08,
    title = {{NSF Workshop on Emerging Models and Technologies in Computing: Bio-Inspired Computing and the Biology and Computer Science Interface.}},
    author={Weiss, Ron},
    year={2008},
    school={United States Naval Academy}
}

@proceedings{Dally06,
    author = {William Dally},
    title = {{2006 Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems}},
    year = {2006},
    month = {December},
    url = {http://www.ece.ucdavis.edu/~ocin06/index.html},
}

%%% 49-53

@inproceedings{ViswanathanLarus96,
    author = {Viswanathan, Guhan and Larus, James R.},
    title = {{Compiler-directed Shared-memory Communication for Iterative Parallel Applications}},
    booktitle = {{Proceedings of the 1996 ACM/IEEE Conference on Supercomputing}},
    series = {Supercomputing '96},
    year = {1996},
    isbn = {0-89791-854-1},
    location = {Pittsburgh, Pennsylvania, USA},
    articleno = {10},
    url = {http://dx.doi.org/10.1145/369028.369047},
    doi = {10.1145/369028.369047},
    acmid = {369047},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@INPROCEEDINGS{LimYew97, 
    author={Hock-Beng Lim and Pen-Chung Yew}, 
    booktitle = {{Parallel Processing Symposium, 1997. Proceedings., 11th International}}, 
    title = {{A compiler-directed cache coherence scheme using data prefetching}}, 
    year={1997}, 
    month={Apr}, 
    pages={643-649}, 
    keywords={cache storage;parallel processing;performance evaluation;program compilers;shared memory systems;Cray T3D;SPEC CFP92 suite;SPEC CFP95 suite;benchmark programs;cache coherence enforcement;cache coherence with data prefetching scheme;compiler analysis techniques;compiler-directed cache coherence scheme;data prefetching;invalid cached data copies;large-scale shared-memory multiprocessors;main memory;memory latency hiding;memory latency reduction;performance potential;potentially-stale data references;remote shared-memory access penalty reduction;shared data caching;up-to-date data;Algorithm design and analysis;Computer science;Delay;Hardware;Large-scale systems;Optimizing compilers;Prefetching;Program processors;Scheduling algorithm;System performance}, 
    doi={10.1109/IPPS.1997.580970}, 
    ISSN={1063-7133},
}

@ARTICLE{YuanMelGup03, 
    author={Xin Yuan and Melhem, R. and Gupta, R.}, 
    journal={Parallel and Distributed Systems, IEEE Transactions on}, 
    title = {{Algorithms for supporting compiled communication}}, 
    year={2003}, 
    month={Feb}, 
    volume={14}, 
    number={2}, 
    pages={107-118}, 
    keywords={FORTRAN;distributed memory systems;optical fibre networks;program compilers;time division multiplexing;E-SUIF;HPF-like programs;High Performance Fortran;all-optical TDM networks;all-optical time-division-multiplexing network;application programs;compiled communication support;compiler algorithms;distributed memory machines;experimental compiler;multiprocessor environments;All-optical networks;Bandwidth;Computer science;Libraries;Multiprocessor interconnection networks;Optimizing compilers;Program processors;Resource management;Time division multiplexing;WDM networks}, 
    doi={10.1109/TPDS.2003.1178875}, 
    ISSN={1045-9219},
}

@INPROCEEDINGS{DingEtAl05, 
    author={Ding, Z. and Hoare, R. and Jones, A. and Li, D. and Shao, S. and Tung, S. and Zheng, J. and Melhem, R.}, 
    booktitle = {{Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International}}, 
    title = {{Switch Design to Enable Predictive Multiplexed Switching in Multiprocessor Networks}}, 
    year={2005}, 
    month={April}, 
    pages={100a-100a}, 
    keywords={circuit switching;multiprocessor interconnection networks;network routing;packet switching;parallel processing;program compilers;circuit switching;data communication;hardware design;high performance parallel systems;interconnection switches;multiprocessor networks;packet switching;predictive multiplexed switching;wormhole switching;Bandwidth;Buildings;Communication switching;Communication system control;Data communication;Hardware;Integrated circuit interconnections;Packet switching;Switches;Switching circuits}, 
    doi={10.1109/IPDPS.2005.416},
}

@INPROCEEDINGS{ShaoJonMel06, 
    author={Shao, S. and Jones, A.K. and Melhem, R.}, 
    booktitle = {{Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International}}, 
    title = {{A compiler-based communication analysis approach for multiprocessor systems}}, 
    year={2006}, 
    month={April}, 
    pages={10 pp.-}, 
    keywords={message passing;multiprocessing systems;parallel processing;program compilers;MPI-based parallel applications;communication pattern representation;compiler-based communication analysis;multiprocessor systems;Communication switching;Context;High performance computing;Integrated circuit interconnections;Multiprocessing systems;Optical packet switching;Optical switches;Proposals;Switching circuits;Topology}, 
    doi={10.1109/IPDPS.2006.1639322},
}

%%% 54-59

@inproceedings{DiTomasoKodLou14,
    author = {Dominic DiTomaso and Avinash Kodi and Ahmed Louri}, 
    title = {{QORE: A Fault-Tolerant Network-on-Chip Architecture with Power-Efficient Quad Function Channel (QFC) Buffers}}, 
    booktitle = {{Accepted to appear in 20th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Orlando, FL, February 15-19, 2014}},
    year = {2014},
    month = {February 15-19},
    location = {Orlando, FL, USA},
}

@inproceedings{PoluriLouri14,
    author = {Pavan Poluri and Ahmed Louri}, 
    title = {{An Improved Router Design for Reliable On-Chip Networks}},
    booktitle = {{Accepted to appear in 28th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Phoenix, AZ, May 19-23, 2014}},
    year = {2014},
    month = {May 19-23},
    url = {http://www2.engr.arizona.edu/~hpcat/papers/IPDPS_Submission.pdf},
}

@INPROCEEDINGS{PoluriLouri13, 
    author={Poluri, P. and Louri, A.}, 
    booktitle = {{Computer Architecture and High Performance Computing (SBAC-PAD), 2013 25th International Symposium on}}, 
    title = {{Tackling Permanent Faults in the Network-on-Chip Router Pipeline}}, 
    year={2013}, 
    month={Oct}, 
    pages={49-56}, 
    keywords={fault tolerance;multiprocessing systems;network-on-chip;telecommunication network reliability;telecommunication network routing;BulletProof;PFTR;RoCo;SPF calculation;Vicis;architectural modifications;baseline NoC router;cadence encounter RTL compiler;circuitry;fault tolerance;fault tolerant routers;many-core chips;multicore chips;network on chip router pipeline;permanent fault tolerant router;permanent faults;power overhead;reliability metric;silicon protection factor;technology scaling;transient faults;Circuit faults;Fault tolerance;Fault tolerant systems;Multiplexing;Pipelines;Ports (Computers);Switches;Area;Latency;Network-on-Chip;Power;Reliability;Router Architecture}, 
    doi={10.1109/SBAC-PAD.2013.32},
}

@INPROCEEDINGS{MorrisKodLou13, 
    author={Morris, R. and Kodi, A. and Louri, A.}, 
    booktitle = {{System Level Interconnect Prediction (SLIP), 2013 ACM/IEEE International Workshop on}}, 
    title = {{Evaluating the scalability and performance of 3D stacked reconfigurable nanophotonic interconnects}}, 
    year={2013}, 
    month={June}, 
    pages={1-1}, 
    keywords={integrated circuit interconnections;integrated circuit reliability;nanophotonics;network-on-chip;256-core versions;3D stacked reconfigurable nanophotonic interconnects;64-core versions;NoC;PARSEC;SPEC CPU2006;Splash-2;energy-efficiency;many-core systems;metallic interconnects;network-on-chips;performance evaluation;scalability evaluation;synthetic benchmarks;technology solutions;Bandwidth;Educational institutions;Integrated optics;Optical fibers;Optical ring resonators;Three-dimensional displays;Nanophotonics;NoCs;Reconfiguration}, 
    doi={10.1109/SLIP.2013.6681676},
}

@INPROCEEDINGS{ZhangEtAl12, 
    author={Yixuan Zhang and Morris, R. and DiTomaso, D. and Kodi, A.}, 
    booktitle = {{Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW), 2012 IEEE 26th International}}, 
    title = {{Energy-Efficient and Fault-Tolerant Unified Buffer and Bufferless Crossbar Architecture for NoCs}}, 
    year={2012}, 
    month={May}, 
    pages={972-981}, 
    keywords={logic design;network-on-chip;reliability;DOR adaptive routing algorithm;DXbar;NoC architecture;WF adaptive routing algorithm;bufferless crossbar architecture;dual crossbar architecture;dual crossbar network;dual-input crossbar design;fault tolerance;low-latency routing;network reliability;network-on-chip architecture;power consumption;unified dual-input crossbar;Computer architecture;Fault tolerance;Logic gates;Pipelines;Resource management;Routing;Switches;Crossbar;Fault-Tolerant;Network-on-chip}, 
    doi={10.1109/IPDPSW.2012.119},
}

@inproceedings{MorrisEtAl12,
    author = {Morris, Randy and Kodi, Avinash Karanth and Louri, Ahmed},
    title = {{Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance}},
    booktitle = {{Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture}},
    series = {MICRO-45},
    year = {2012},
    isbn = {978-0-7695-4924-8},
    location = {Vancouver, B.C., CANADA},
    pages = {282--293},
    numpages = {12},
    url = {http://dx.doi.org/10.1109/MICRO.2012.34},
    doi = {10.1109/MICRO.2012.34},
    acmid = {2457506},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords = {Networks-on-Chip (NoC), Photonic, Reconfiguration, Fault Tolerance},
} 

%%% 60-61

@inproceedings{KodiEtAl09a,
    author    = {Avinash Karanth Kodi and Ahmed Louri and Janet Meiling Wang},
    title = {{Design of Energy-Efficient Channel Buffers with Router Bypassing for Network-on-Chips (NoCs)}},
    booktitle = {{ISQED}},
    year      = {2009},
    pages     = {826-832},
    ee        = {http://dx.doi.org/10.1109/ISQED.2009.4810399},
    bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{RaghavendraEtAl09,
    author = {Ravi Kiran Raghavendra and Avinash Kodi and Ahmed Louri and Janet Wang},
    title = {{High Speed Inter-Router Link Design for Network-on-Chips (NoC) Architectures}},
    booktitle = {{Austin Conference on Integrated Systems and Circuits (ACISC), Austin, Texas, October 26-27, 2009}},
    year = {2009},
    month = {October 26-27},
    location = {Austin, TX, USA},
}

%%% 62-65

@inproceedings{KodiSarLou07,
    author = {Kodi, Avinash and Sarathy, Ashwini and Louri, Ahmed},
    title = {{Design of Adaptive Communication Channel Buffers for Low-power Area-efficient Network-on-chip Architecture}},
    booktitle = {{Proceedings of the 3rd ACM/IEEE Symposium on Architecture for Networking and Communications Systems}},
    series = {ANCS '07},
    year = {2007},
    isbn = {978-1-59593-945-6},
    location = {Orlando, Florida, USA},
    pages = {47--56},
    numpages = {10},
    url = {http://doi.acm.org/10.1145/1323548.1323561},
    doi = {10.1145/1323548.1323561},
    acmid = {1323561},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {low-power design, network-on-chip},
} 

@inproceedings{KodiSarLou08,
    author = {Kodi, Avinash Karanth and Sarathy, Ashwini and Louri, Ahmed},
    title = {{iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures}},
    booktitle = {{Proceedings of the 35th Annual International Symposium on Computer Architecture}},
    series = {ISCA '08},
    year = {2008},
    isbn = {978-0-7695-3174-8},
    pages = {241--250},
    numpages = {10},
    url = {http://dx.doi.org/10.1109/ISCA.2008.14},
    doi = {10.1109/ISCA.2008.14},
    acmid = {1382142},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords = {Network-on-Chip, Low-Power architecture, Interconnects},
} 


@inproceedings{KodiEtAl09c,
    author = {Kodi, Avinash Karanth and Sarathy, Ashwini and Louri, Ahmed and Wang, Janet},
    title = {{Adaptive Inter-router Links for Low-power, Area-efficient and Reliable Network-on-Chip (NoC) Architectures}},
    booktitle = {{Proceedings of the 2009 Asia and South Pacific Design Automation Conference}},
    series = {ASP-DAC '09},
    year = {2009},
    isbn = {978-1-4244-2748-2},
    location = {Yokohama, Japan},
    pages = {1--6},
    numpages = {6},
    url = {http://dl.acm.org/citation.cfm?id=1509633.1509638},
    acmid = {1509638},
    publisher = {IEEE Press},
    address = {Piscataway, NJ, USA},
} 

@INPROCEEDINGS{KodiEtAl11, 
    author={Kodi, A. and Morris, R. and DiTomaso, D. and Sarathy, A. and Louri, A.}, 
    booktitle = {{Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on}}, 
    title = {{Co-design of channel buffers and crossbar organizations in NoCs architectures}}, 
    year={2011}, 
    month={Nov}, 
    pages={219-226}, 
    keywords={circuit optimisation;multiprocessing systems;network-on-chip;HoL blocking;NoC architecture;adaptive channel buffer codesign;crossbar optimization;crossbar organization;delay constraint;head-of-line blocking;link optimization;network-on-chip architecture;power consumption;power hungry router buffer;power-performance-area trade-off;router crossbar;Logic gates;Organizations;Power demand;Repeaters;Resource management;Switches}, 
    doi={10.1109/ICCAD.2011.6105329}, 
    ISSN={1092-3152},
}

%%% 66-67

@inproceedings{ZhangLouri10,
    author = {Zhang, Xiang and Louri, Ahmed},
    title = {{A Multilayer Nanophotonic Interconnection Network for On-chip Many-core Communications}},
    booktitle = {{Proceedings of the 47th Design Automation Conference}},
    series = {DAC '10},
    year = {2010},
    isbn = {978-1-4503-0002-5},
    location = {Anaheim, California},
    pages = {156--161},
    numpages = {6},
    url = {http://doi.acm.org/10.1145/1837274.1837314},
    doi = {10.1145/1837274.1837314},
    acmid = {1837314},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {3D, CMP, interconnection networks, silicon photonics},
} 

@INPROCEEDINGS{MorrisKodiLouri12, 
    author={Morris, R. and Kodi, A.K. and Louri, A.}, 
    booktitle = {{Computer Design (ICCD), 2012 IEEE 30th International Conference on}}, 
    title = {{3D-NoC: Reconfigurable 3D photonic on-chip interconnect for multicores}}, 
    year={2012}, 
    month={Sept}, 
    pages={413-418}, 
    keywords={multiprocessing systems;nanophotonics;network-on-chip;3D stacking;3D-NoC;NI;PARSEC;SPEC CPU2006 benchmarks;Splash-2;channel bandwidth allocation;communication links;disruptive technology solution;multicores;nanophotonic interconnection;power dissipation;reconfigurable 3D photonic on-chip interconnection;sub-nanometer regime;Bandwidth;Corona;Integrated optics;Optical buffering;Optical ring resonators;Optical waveguides;Tiles}, 
    doi={10.1109/ICCD.2012.6378672}, 
    ISSN={1063-6404},
}

%%% 68-70

@ARTICLE{MorrisEtAl14, 
    author={Morris, R.W. and Kodi, A.K. and Louri, A. and Whaley, R.D.}, 
    journal={Computers, IEEE Transactions on}, 
    title = {{Three-Dimensional Stacked Nanophotonic Network-on-Chip Architecture with Minimal Reconfiguration}}, 
    year={2014}, 
    month={Jan}, 
    volume={63}, 
    number={1}, 
    pages={243-255}, 
    keywords={bandwidth allocation;multiprocessing systems;network-on-chip;3D stacking;64-core reconfigured network;PARSEC;SPEC CPU2006 benchmarks;Splash-2;channel bandwidth dynamic reallocation;competitive on-chip electrical networks;energy efficiency;energy-efficient NoC;hardware complexity;high on-chip bandwidth;interconnect distance reduction;many-core architectures;minimal reconfiguration;multicore architectures;multiple communication layers;nanophotonic interconnects;nanophotonic networks;optical networks;reconfigurable NoC;synthetic traffic;three-dimensional stacked nanophotonic network-on-chip architecture;Bandwidth;Fires;Optical device fabrication;Optical receivers;Optical ring resonators;Optical waveguides;Tiles;3D stacking;CMP;Nanophotonics;NoC;reconfigurable}, 
    doi={10.1109/TC.2012.183}, 
    ISSN={0018-9340},
}

@ARTICLE{KodiLouri09, 
    author={Kodi, A.K. and Louri, A.}, 
    journal={Lightwave Technology, Journal of}, 
    title = {{Multidimensional and Reconfigurable Optical Interconnects for High-Performance Computing (HPC) Systems}}, 
    year={2009}, 
    month={Nov}, 
    volume={27}, 
    number={21}, 
    pages={4634-4641}, 
    keywords={bandwidth allocation;fault tolerance;integrated optoelectronics;micromechanical resonators;optical computing;optical interconnections;optical switches;silicon-on-insulator;SOI;channel allocation;dynamic bandwidth reallocation;failure;fault tolerance;high-performance computing;microring resonators;ndimensional-RAPID;network congestion;optical interconnects;reliability;row-column switching matrix;silicon-on-insulator;Fault tolerance;optical interconnections;parallel processing;reconfigurable architectures}, 
    doi={10.1109/JLT.2009.2026187}, 
    ISSN={0733-8724},
}

@ARTICLE{KodiLouri11, 
    author={Kodi, A.K. and Louri, A.}, 
    journal={Selected Topics in Quantum Electronics, IEEE Journal of}, 
    title = {{Energy-Efficient and Bandwidth-Reconfigurable Photonic Networks for High-Performance Computing (HPC) Systems}}, 
    year={2011}, 
    month={March}, 
    volume={17}, 
    number={2}, 
    pages={384-395}, 
    keywords={integrated optics;multiplexing;optical interconnections;resource allocation;bandwidth-reconfigurable photonic networks;communication bandwidth;dynamic bandwidth reallocation;energy-efficient photonic networks;high-performance computing systems;metallic interconnects;multiplexing techniques;optical interconnects;power dissipation;reconfigurable optoelectronic architecture;resource allocation;short-range communication;Bandwidth;Bit rate;Computer networks;Distributed Bragg reflectors;Energy consumption;Energy efficiency;Optical computing;Optical interconnections;Pervasive computing;Throughput;High-performance computing (HPC);performance modeling;power aware;reconfigurable optical interconnects}, 
    doi={10.1109/JSTQE.2010.2051419}, 
    ISSN={1077-260X},
}

%%% 71

@INPROCEEDINGS{KodiLouri04, 
    author={Kodi, A.K. and Louri, A.}, 
    booktitle = {{High Performance Interconnects, 2004. Proceedings. 12th Annual IEEE Symposium on}}, 
    title = {{Design of a high-speed optical interconnect for scalable shared memory multiprocessors}}, 
    year={2004}, 
    month={Aug}, 
    pages={92-97}, 
    keywords={distributed shared memory systems;optical communication equipment;optical fibre communication;optical interconnections;parallel processing;space division multiplexing;time division multiplexing;wavelength division multiplexing;workstation clusters;SDM;TDM;WDM;cluster networks;distributed shared memory multiprocessors;distributed-shared memory;electrical ring networks;high-speed optical interconnect;hypercube networks;mesh networks;reconfigurable all-photonic interconnect;remote memory access latency;scalable all-photonic interconnect;scalable parallel computers;scalable shared memory multiprocessors;torus networks;traffic workloads;Availability;Computer architecture;Computer networks;Concurrent computing;Delay;Distributed computing;Optical computing;Optical design;Optical interconnections;Unicast}, 
    doi={10.1109/CONECT.2004.1375210},
}

%%% 72-86

@ARTICLE{PetraccaEtAl09, 
    author={Petracca, M. and Lee, B.G. and Bergman, K. and Carloni, L.P.}, 
    journal={Micro, IEEE}, 
    title = {{Photonic NoCs: System-Level Design Exploration}}, 
    year={2009}, 
    month={July}, 
    volume={29}, 
    number={4}, 
    pages={74-85}, 
    keywords={CMOS integrated circuits;integrated circuit interconnections;integrated optoelectronics;logic design;network-on-chip;CMOS integration;chip multiprocessor;network-on-chip;optical medium;photonic NoC;photonic devices;power budget;system-level design exploration;Integrated circuit interconnections;Network topology;Network-on-a-chip;Optical modulation;Optical packet switching;Optical receivers;Power dissipation;Power system interconnection;Switches;System-level design;hardware;interconnection network;networks-on-chip;optical interconnects;silicon photonics}, 
    doi={10.1109/MM.2009.70}, 
    ISSN={0272-1732},
}

@ARTICLE{BattenEtAl09, 
    author={Batten, C. and Joshi, A. and Orcutt, J. and Khilo, A. and Moss, B. and Holzwarth, C.W. and Popovic, M.A. and Hanqing Li and Smith, Henry I. and Hoyt, J.L. and Kartner, F.X. and Ram, R.J. and Stojanovic, V. and Asanovic, K.}, 
    journal={Micro, IEEE}, 
    title = {{Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics}}, 
    year={2009}, 
    month={July}, 
    volume={29}, 
    number={4}, 
    pages={8-21}, 
    keywords={CMOS digital integrated circuits;DRAM chips;microprocessor chips;energy efficiency improvement;many-core processor-to-DRAM networks;memory bandwidth limitations;monolithic CMOS silicon photonics;processor-to-memory networks;Bandwidth;CMOS process;CMOS technology;Costs;Energy efficiency;Optical transmitters;Optical waveguides;Photonics;Random access memory;Silicon;hardware;multicore/many-core processors;on-chip interconnection networks;processor-to-DRAM networks;silicon-photonic technology}, 
    doi={10.1109/MM.2009.60}, 
    ISSN={0272-1732},
}

@inproceedings{CarloniPanXie09,
    author = {Carloni, Luca P. and Pande, Partha and Xie, Yuan},
    title = {{Networks-on-chip in Emerging Interconnect Paradigms: Advantages and Challenges}},
    booktitle = {{Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip}},
    series = {NOCS '09},
    year = {2009},
    isbn = {978-1-4244-4142-6},
    pages = {93--102},
    numpages = {10},
    url = {http://dx.doi.org/10.1109/NOCS.2009.5071456},
    doi = {10.1109/NOCS.2009.5071456},
    acmid = {1597082},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@inproceedings{ChangEtAl08a,
    author = {Chang, M-C. Frank and Cong, Jason and Kaplan, Adam and Liu, Chunyue and Naik, Mishali and Premkumar, Jagannath and Reinman, Glenn and Socher, Eran and Tam, Sai-Wang},
    title = {{Power Reduction of CMP Communication Networks via RF-interconnects}},
    booktitle = {{Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture}},
    series = {MICRO 41},
    year = {2008},
    isbn = {978-1-4244-2836-6},
    pages = {376--387},
    numpages = {12},
    url = {http://dx.doi.org/10.1109/MICRO.2008.4771806},
    doi = {10.1109/MICRO.2008.4771806},
    acmid = {1521818},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@INPROCEEDINGS{ChangEtAl08b, 
    author={Chang, M.F. and Cong, J. and Kaplan, A. and Naik, M. and Reinman, G. and Socher, E. and Tam, S.-W.}, 
    booktitle = {{High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on}}, 
    title = {{CMP network-on-chip overlaid with multi-band RF-interconnect}}, 
    year={2008}, 
    month={Feb}, 
    pages={191-202}, 
    keywords={integrated circuit interconnections;microprocessor chips;network-on-chip;radiofrequency integrated circuits;CMP;RF access points;chip multiprocessor;mesh topology;multiband RF-interconnect;network-on-chip;packet latency;radio frequency interconnect;signal propagation;traffic bottlenecks;Aggregates;Bandwidth;CMOS technology;Costs;Delay;Integrated circuit interconnections;Network-on-a-chip;RF signals;Radio frequency;System recovery}, 
    doi={10.1109/HPCA.2008.4658639}, 
    ISSN={1530-0897},
}

@ARTICLE{PandeEtAl05, 
    author={Pande, P.P. and Grecu, C. and Jones, M. and Ivanov, A. and Saleh, R.}, 
    journal={Computers, IEEE Transactions on}, 
    title = {{Performance evaluation and design trade-offs for network-on-chip interconnect architectures}}, 
    year={2005}, 
    month={Aug}, 
    volume={54}, 
    number={8}, 
    pages={1025-1040}, 
    keywords={computer architecture;integrated circuit interconnections;multiprocessing systems;performance evaluation;system-on-chip;IP networks;communication-centric interconnect fabrics;multiprocessor system-on-chip platform;network-on-chip interconnect architecture;performance evaluation;Delay;Design methodology;Energy dissipation;Fabrics;Multiprocessing systems;Network-on-a-chip;Power system interconnection;System-on-a-chip;Throughput;Wire;Index Terms- Network-on-chip;MP-SoC;infrastructure IP;interconnect architecture;system-on-chip.}, 
    doi={10.1109/TC.2005.134}, 
    ISSN={0018-9340},
}

@inproceedings{VantreaseEtAl08,
    author = {Vantrease, Dana and Schreiber, Robert and Monchiero, Matteo and McLaren, Moray and Jouppi, Norman P. and Fiorentino, Marco and Davis, Al and Binkert, Nathan and Beausoleil, Raymond G. and Ahn, Jung Ho},
    title = {{Corona: System Implications of Emerging Nanophotonic Technology}},
    booktitle = {{Proceedings of the 35th Annual International Symposium on Computer Architecture}},
    series = {ISCA '08},
    year = {2008},
    isbn = {978-0-7695-3174-8},
    pages = {153--164},
    numpages = {12},
    url = {http://dx.doi.org/10.1109/ISCA.2008.35},
    doi = {10.1109/ISCA.2008.35},
    acmid = {1382135},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords = {Nanophotonics, Many-core CMP, On-chip Networks, 3D stacking},
} 

@inproceedings{MorrisJrKodi10,
    author = {Morris Jr., Randy Wayne and Kodi, Avinash Karanth},
    title = {{Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores}},
    booktitle = {{Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip}},
    series = {NOCS '10},
    year = {2010},
    isbn = {978-0-7695-4053-5},
    pages = {207--214},
    numpages = {8},
    url = {http://dx.doi.org/10.1109/NOCS.2010.30},
    doi = {10.1109/NOCS.2010.30},
    acmid = {1823008},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords = {Optoelectronic, Network-on-Chip, Low-Power architecture, Interconnects},
} 

@inproceedings{JoshiEtAl09,
    author = {Joshi, Ajay and Batten, Christopher and Kwon, Yong-Jin and Beamer, Scott and Shamim, Imran and Asanovic, Krste and Stojanovic, Vladimir},
    title = {{Silicon-photonic Clos Networks for Global On-chip Communication}},
    booktitle = {{Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip}},
    series = {NOCS '09},
    year = {2009},
    isbn = {978-1-4244-4142-6},
    pages = {124--133},
    numpages = {10},
    url = {http://dx.doi.org/10.1109/NOCS.2009.5071460},
    doi = {10.1109/NOCS.2009.5071460},
    acmid = {1597103},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
} 

@inproceedings{CianchettiKerAlb09,
    author = {Cianchetti, Mark J. and Kerekes, Joseph C. and Albonesi, David H.},
    title = {{Phastlane: A Rapid Transit Optical Routing Network}},
    booktitle = {{Proceedings of the 36th Annual International Symposium on Computer Architecture}},
    series = {ISCA '09},
    year = {2009},
    isbn = {978-1-60558-526-0},
    location = {Austin, TX, USA},
    pages = {441--450},
    numpages = {10},
    url = {http://doi.acm.org/10.1145/1555754.1555809},
    doi = {10.1145/1555754.1555809},
    acmid = {1555809},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {interconnection networks, multicore, nanophotonics, optical interconnects},
} 

@inproceedings{PanEtAl09,
    author = {Pan, Yan and Kumar, Prabhat and Kim, John and Memik, Gokhan and Zhang, Yu and Choudhary, Alok},
    title = {{Firefly: Illuminating Future Network-on-chip with Nanophotonics}},
    booktitle = {{Proceedings of the 36th Annual International Symposium on Computer Architecture}},
    series = {ISCA '09},
    year = {2009},
    isbn = {978-1-60558-526-0},
    location = {Austin, TX, USA},
    pages = {429--440},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/1555754.1555808},
    doi = {10.1145/1555754.1555808},
    acmid = {1555808},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {hierarchical network, interconnection networks, nanophotonics, topology},
} 

@inproceedings{KirmanEtAl06,
    author = {Kirman, Nevin and Kirman, Meyrem and Dokania, Rajeev K. and Martinez, Jose F. and Apsel, Alyssa B. and Watkins, Matthew A. and Albonesi, David H.},
    title = {{Leveraging Optical Technology in Future Bus-based Chip Multiprocessors}},
    booktitle = {{Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture}},
    series = {MICRO 39},
    year = {2006},
    isbn = {0-7695-2732-9},
    pages = {492--503},
    numpages = {12},
    url = {http://dx.doi.org/10.1109/MICRO.2006.28},
    doi = {10.1109/MICRO.2006.28},
    acmid = {1194861},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
}

@inproceedings{XueEtAl10,
    author = {Xue, Jing and Garg, Alok and Ciftcioglu, Berkehan and Hu, Jianyun and Wang, Shang and Savidis, Ioannis and Jain, Manish and Berman, Rebecca and Liu, Peng and Huang, Michael and Wu, Hui and Friedman, Eby and Wicks, Gary and Moore, Duncan},
    title = {{An Intra-chip Free-space Optical Interconnect}},
    booktitle = {{Proceedings of the 37th Annual International Symposium on Computer Architecture}},
    series = {ISCA '10},
    year = {2010},
    isbn = {978-1-4503-0053-7},
    location = {Saint-Malo, France},
    pages = {94--105},
    numpages = {12},
    url = {http://doi.acm.org/10.1145/1815961.1815975},
    doi = {10.1145/1815961.1815975},
    acmid = {1815975},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {3d, free-space optical interconnect, intra-chip},
} 

@ARTICLE{ShachamBerCar08, 
    author={Shacham, A. and Bergman, K. and Carloni, L.P.}, 
    journal={Computers, IEEE Transactions on}, 
    title = {{Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors}}, 
    year={2008}, 
    month={Sept}, 
    volume={57}, 
    number={9}, 
    pages={1246-1260}, 
    keywords={circuit switching;computer architecture;integrated circuit design;integrated optics;microprocessor chips;multiprocessor interconnection networks;network routing;network topology;network-on-chip;switched networks;NoC microarchitecture;POINTS;broadband photonic circuit-switched network;chip multiprocessors;comparative power analysis;deadlock avoidance;electronic overlay packet-switched control network;event-driven simulator;intrachip communication;off-chip communication;path setup;photonic interconnection network;photonic networks-on-chip;power budget;power dissipation;routing algorithm;tear-down procedure;topology;Algorithm design and analysis;Bandwidth;Circuits;Communication system control;Delay;Multiprocessor interconnection networks;Network topology;Network-on-a-chip;Optical control;Power dissipation;chip multiprocessors;emerging technologies;interconnection networks;photonics}, 
    doi={10.1109/TC.2008.78}, 
    ISSN={0018-9340},
}

@article{VlasovGreXia08,
    title = {{High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks}},
    author={Vlasov, Yurii and Green, William MJ and Xia, Fengnian},
    journal={Nature Photonics},
    volume={2},
    number={4},
    pages={242--246},
    year={2008},
    publisher={Nature Publishing Group}
}

%%% 90-100

@INPROCEEDINGS{JanickiEtAl10, 
    author={Janicki, M. and Collet, J.H. and Louri, A. and Napieralski, A.}, 
    booktitle = {{Semiconductor Thermal Measurement and Management Symposium, 2010. SEMI-THERM 2010. 26th Annual IEEE}}, 
    title = {{Hot spots and core-to-core thermal coupling in future multi-core architectures}}, 
    year={2010}, 
    month={Feb}, 
    pages={205-210}, 
    keywords={CMOS integrated circuits;Green's function methods;cores;coupled circuits;thermal management (packaging);CMOS technology;Green's function method;core-to-core thermal coupling;holistic approach;hot spots;low power computing;multicore architectures;size 15 nm;size 65 nm;thermal management;workload distribution;Analytical models;CMOS technology;Computer architecture;Distributed computing;Energy management;Equations;Green's function methods;Multicore processing;Steady-state;Thermal management}, 
    doi={10.1109/STHERM.2010.5444291}, 
    ISSN={1065-2221},
}

% 91 : ZhangLouri10

% 93 : RaghavendraEtAl09

% 96 : KodiEtAl09

@inproceedings{KodiLouri08,
    title = {{Efficient Dynamic Bandwidth Re-allocation in Photonic Networks using SOI-based Microring Resonators}},
    author={Kodi, Avinash K and Louri, Ahmed},
    booktitle = {{Frontiers in Optics}},
    year={2008},
    organization={Optical Society of America}
}

@inproceedings{SunEtAl10,
    author = {Sun, Jin and Lysecky, Roman and Shankar, Karthik and Kodi, Avinash and Louri, Ahmed and Wang, Janet M.},
    title = {{Workload Capacity Considering NBTI Degradation in Multi-core Systems}},
    booktitle = {{Proceedings of the 2010 Asia and South Pacific Design Automation Conference}},
    series = {ASPDAC '10},
    year = {2010},
    isbn = {978-1-60558-837-7},
    location = {Taipei, Taiwan},
    pages = {450--455},
    numpages = {6},
    url = {http://dl.acm.org/citation.cfm?id=1899721.1899829},
    acmid = {1899829},
    publisher = {IEEE Press},
    address = {Piscataway, NJ, USA},
}

@inproceedings{ZhangLouri09, 
    author    = {Xiang Zhang and Ahmed Louri}, 
    booktitle = {{Frontiers in Optics 2009/Laser Science XXV/Fall 2009 OSA Optics \& Photonics Technical Digest}}, 
    journal   = {Frontiers in Optics 2009/Laser Science XXV/Fall 2009 OSA Optics \& Photonics Technical Digest},
    keywords  = {Optics in computing ; Optical interconnects; Optoelectronics; Switching},
    pages     = {FWL5},
    publisher = {Optical Society of America},
    title = {{Nanophotonic Interconnects and 3-D Stacked Technology for Future Many-Core Architectures}}, 
    year      = {2009},
    doi       = {10.1364/FIO.2009.FWL5},
    abstract  = {We explore silicon photonics and 3-D stacked technology to implement a photonic network-on-chips. The proposed scheme provides 2.56 Tb/sec bandwidth with a much reduced power consumption and latency compared to any leading on-chip photonic networks.},
}

@inproceedings{KodiEtAl09b,
    author = {Kodi, Avinash Karanth and Morris, Randy and Louri, Ahmed and Zhang, Xiang},
    title = {{On-Chip Photonic Interconnects for Scalable Multi-core Architectures}},
    booktitle = {{Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip}},
    series = {NOCS '09},
    year = {2009},
    isbn = {978-1-4244-4142-6},
    pages = {90--},
    url = {http://dx.doi.org/10.1109/NOCS.2009.5071453},
    doi = {10.1109/NOCS.2009.5071453},
    acmid = {1597095},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords={network-on-chip;optoelectronic devices;PROPEL;energy-efficient opto-electronic components;on-chip photonic interconnects;photonic network-on-chip;scalable multicore architectures;Analytical models;Energy efficiency;Network-on-a-chip;Optical devices;Optical fiber networks;Optical interconnections;Propulsion;Telecommunication traffic;Throughput;Traffic control}, 
} 


@INPROCEEDINGS{DiTomasoEtAl12, 
    author={DiTomaso, D. and Boraten, T. and Kodi, A. and Louri, A.}, 
    booktitle={Circuits and Systems (MWSCAS), 2012 IEEE 55th International
        Midwest Symposium on}, 
    title={Evaluation of fault tolerant channel buffers for improving
        reliability in NoCs}, 
    year={2012}, 
    month={Aug}, 
    pages={182-185}, 
    keywords={fault tolerance;integrated circuit
        reliability;network-on-chip;CTorus topology;NoC architectures;Synopsys
            design compiler;area overhead;concentrated torus;energy-delay
            product;fault tolerant channel buffers;network-on-chip;power
            consumption;power hungry router buffers;power
            overhead;reliability;Fault tolerant systems;Network
            topology;Organizations;Redundancy;Repeaters;Topology}, 
    doi={10.1109/MWSCAS.2012.6291987}, 
    ISSN={1548-3746},
}

@ARTICLE{DitomasoEtAl13, 
    author={Ditomaso, D. and Morris, R. and Kodi, A.K. and Sarathy, A. and Louri, A.}, 
    journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, 
    title = {{Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips}}, 
    year={2013}, 
    month={Nov}, 
    volume={21}, 
    number={11}, 
    pages={2141-2154}, 
    keywords={buffer circuits;network-on-chip;CPU2006;NoC;PARSEC;Princeton Application Repository for Shared-Memory Computers;SPEC;Standard Performance Evaluation Corporation;Synopsys design compiler;adaptive channel buffers;concentrated mesh2X;concentrated torus topology;crossbars;flattened butterfly2X;head-of-line blocking;high-performance communication fabric;network-on-chips;on-link storage;power consumption;power-hungry router buffers;topology analysis;Buffer storage;Logic gates;Network topology;Organizations;Repeaters;Topology;Channel buffers;concentrated torus;crossbars;network-on-chip}, 
    doi={10.1109/TVLSI.2012.2227283}, 
    ISSN={1063-8210},
}

@ARTICLE{KodiSarLou08b, 
    author={Kodi, A. and Sarathy, A. and Louri, A.}, 
    journal={Computers, IEEE Transactions on}, 
    title = {{Adaptive Channel Buffers in On-Chip Interconnection Networks---A Power and Performance Analysis}}, 
    year={2008}, 
    month={Sept}, 
    volume={57}, 
    number={9}, 
    pages={1169-1181}, 
    keywords={VLSI;buffer circuits;integrated circuit interconnections;network routing;SPLASH-2 suite benchmarks;adaptive channel buffers;buffer size reduction;dynamic buffer allocation;energy consumption;onchip interconnection networks;power-performance analysis;router buffers;submicron VLSI design;synthetic traffic patterns;Adaptive systems;Buffer storage;Degradation;Multiprocessor interconnection networks;Network topology;Network-on-a-chip;Performance analysis;Repeaters;Telecommunication traffic;Throughput;Interconnection architectures;Low-power design;On-chip interconnection networks}, 
    doi={10.1109/TC.2008.77}, 
    ISSN={0018-9340},
}

@INPROCEEDINGS{SunEtAl09,
    author={Jin Sun and Kodi, A. and Louri, A. and Wang, J.M.}, 
    booktitle = {{Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design}}, 
    title = {{NBTI Aware Workload Balancing in Multi-Core Systems}}, 
    year={2009}, 
    month={March}, 
    pages={833-838}, 
    keywords={multiprocessing systems;reliability;stability;NBTI aware system workload model;chip multi-processor;device wear-out;dynamic tile partition algorithm;mean-time-to-failure;multi-core systems;negative bias temperature instability;reliability;Degradation;Desktop publishing;Negative bias temperature instability;Niobium compounds;Partitioning algorithms;Reliability engineering;Stress;Tiles;Titanium compounds;Transistors}, 
    doi={10.1109/ISQED.2009.4810400},
}



