# Compile of ALU.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit_Top.v was successful.
# Compile of Data_memory.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of Main_Decoder.v was successful.
# Compile of Mux.v was successful.
# Compile of PC.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Register_File.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# Compile of Single_Cycle_Top_Tb.v was successful.
# Compile of ALU_Decoder_Tb.v was successful.
# Compile of ALU_Tb.v was successful.
# Compile of Control_Unit_Top_Tb.v was successful.
# Compile of Data_memory_Tb.v was successful.
# Compile of Instruction_Memory_Tb.v was successful.
# Compile of Main_Decoder_Tb.v was successful.
# Compile of Mux_Tb.v was successful.
# Compile of PC_Adder_Tb.v was successful.
# Compile of PC_Tb.v was successful.
# Compile of Register_File_Tb.v was successful.
# Compile of Sign_Extend_Tb.v was successful.
# 24 compiles, 0 failed with no errors.
# Compile of ALU.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit_Top.v was successful.
# Compile of Data_memory.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of Main_Decoder.v was successful.
# Compile of Mux.v was successful.
# Compile of PC.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Register_File.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# Compile of Single_Cycle_Top_Tb.v was successful.
# Compile of ALU_Decoder_Tb.v was successful.
# Compile of ALU_Tb.v was successful.
# Compile of Control_Unit_Top_Tb.v was successful.
# Compile of Data_memory_Tb.v was successful.
# Compile of Instruction_Memory_Tb.v was successful.
# Compile of Main_Decoder_Tb.v was successful.
# Compile of Mux_Tb.v was successful.
# Compile of PC_Adder_Tb.v was successful.
# Compile of PC_Tb.v was successful.
# Compile of Register_File_Tb.v was successful.
# Compile of Sign_Extend_Tb.v was successful.
# 24 compiles, 0 failed with no errors.
do addwave.do
# vsim work.Single_Cycle_Top_Tb 
# Start time: 19:55:16 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
do addwve.do
# Cannot open macro file: addwve.do
# Compile of Instruction_Memory.v failed with 2 errors.
# Compile of Instruction_Memory.v failed with 2 errors.
# Compile of Instruction_Memory.v failed with 1 errors.
# Compile of Instruction_Memory.v was successful.
do addwvedo addwave.do
# Cannot open macro file: addwvedo
do addwave.do
# End time: 20:35:30 on Apr 17,2025, Elapsed time: 0:40:14
# Errors: 0, Warnings: 8
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:35:30 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
do addwave.do
# End time: 20:40:37 on Apr 17,2025, Elapsed time: 0:05:07
# Errors: 0, Warnings: 1
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:40:37 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of Instruction_Memory.v was successful.
do addwave.do
# End time: 20:41:01 on Apr 17,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:41:01 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of Instruction_Memory.v was successful.
# Compile of Register_File.v was successful.
do addwave.do
# End time: 20:46:17 on Apr 17,2025, Elapsed time: 0:05:16
# Errors: 0, Warnings: 3
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:46:17 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of Instruction_Memory.v was successful.
do addwave.do
# End time: 20:47:36 on Apr 17,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:47:36 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of ALU.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit_Top.v was successful.
# Compile of Data_memory.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of Main_Decoder.v was successful.
# Compile of Mux.v was successful.
# Compile of PC.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Register_File.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# Compile of Single_Cycle_Top_Tb.v was successful.
# Compile of ALU_Decoder_Tb.v was successful.
# Compile of ALU_Tb.v was successful.
# Compile of Control_Unit_Top_Tb.v was successful.
# Compile of Data_memory_Tb.v was successful.
# Compile of Instruction_Memory_Tb.v was successful.
# Compile of Main_Decoder_Tb.v was successful.
# Compile of Mux_Tb.v was successful.
# Compile of PC_Adder_Tb.v was successful.
# Compile of PC_Tb.v was successful.
# Compile of Register_File_Tb.v was successful.
# Compile of Sign_Extend_Tb.v was successful.
# 24 compiles, 0 failed with no errors.
do addwave.do
# End time: 20:49:43 on Apr 17,2025, Elapsed time: 0:02:07
# Errors: 0, Warnings: 2
# vsim work.Single_Cycle_Top_Tb 
# Start time: 20:49:43 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of Instruction_Memory.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit_Top.v was successful.
# Compile of Data_memory.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of Main_Decoder.v was successful.
# Compile of Mux.v was successful.
# Compile of PC.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Register_File.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# Compile of Single_Cycle_Top_Tb.v was successful.
# Compile of ALU_Decoder_Tb.v was successful.
# Compile of ALU_Tb.v was successful.
# Compile of Control_Unit_Top_Tb.v was successful.
# Compile of Data_memory_Tb.v was successful.
# Compile of Instruction_Memory_Tb.v was successful.
# Compile of Main_Decoder_Tb.v was successful.
# Compile of Mux_Tb.v was successful.
# Compile of PC_Adder_Tb.v was successful.
# Compile of PC_Tb.v was successful.
# Compile of Register_File_Tb.v was successful.
# Compile of Sign_Extend_Tb.v was successful.
# 24 compiles, 0 failed with no errors.
vsim work.Mux_tb
# End time: 21:11:40 on Apr 17,2025, Elapsed time: 0:21:57
# Errors: 0, Warnings: 3
# vsim work.Mux_tb 
# Start time: 21:11:40 on Apr 17,2025
# Loading work.Mux_tb
# Loading work.Mux
add wave -position end sim:/Mux_tb/*
run -all
# ----- Mux Testbench -----
# s=0 | a=0xaaaaaaaa | b=0x55555555 | c=0xaaaaaaaa (Expect a)
# s=1 | a=0xaaaaaaaa | b=0x55555555 | c=0x55555555 (Expect b)
# s=0 | a=0x00000000 | b=0xffffffff | c=0x00000000 (Expect a)
# s=1 | a=0x00000000 | b=0xffffffff | c=0xffffffff (Expect b)
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Mux_Tb.v(46)
#    Time: 40 ns  Iteration: 0  Instance: /Mux_tb
# 1
# Break in Module Mux_tb at D:/ModelSim2/RISC--V-Processor-main/Mux_Tb.v line 46
vsim work.ALU_tb
# End time: 21:14:45 on Apr 17,2025, Elapsed time: 0:03:05
# Errors: 0, Warnings: 1
# vsim work.ALU_tb 
# Start time: 21:14:45 on Apr 17,2025
# Loading work.ALU_tb
# Loading work.ALU
add wave -position end sim:/ALU_tb/*
run -all
# ADD: A=        15, B=        10, Result=        25, Carry=0, Overflow=0, Zero=0, Negative=0
# SUB: A=        15, B=        10, Result=         5, Carry=0, Overflow=0, Zero=0, Negative=0
# AND: A=0xff00ff00, B=0x0f0f0f0f, Result=0x0f000f00
# OR: A=0x0000f0f0, B=0xf0f00000, Result=0xf0f0f0f0
# SLT: A=         5, B=        10, Result=         1
# XOR: A=0xaaaa5555, B=0xffff0000, Result=0x55555555
# SUB-ZERO: Result=         0, Zero=1
# SUB-NEG: A=        10, B=        50, Result=4294967256, Negative=1
# ADD Overflow: A=0x7fffffff, B=0x00000001, Result=0x80000000, OverFlow=1
# ADD Carry: A=0xffffffff, B=0x00000001, Result=0x00000000, Carry=1
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/ALU_Tb.v(78)
#    Time: 100 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at D:/ModelSim2/RISC--V-Processor-main/ALU_Tb.v line 78
vsim work.ALU_Decoder_tb
# End time: 21:18:33 on Apr 17,2025, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
# vsim work.ALU_Decoder_tb 
# Start time: 21:18:33 on Apr 17,2025
# Loading work.ALU_Decoder_tb
# Loading work.ALU_Decoder
add wave -position end sim:/ALU_Decoder_tb/*
run -all
# ---- ALU_Decoder Testbench ----
# ALUOp=00 => ALUControl = 000 (Expect: 000)
# ALUOp=01 => ALUControl = 001 (Expect: 001)
# SUB instruction => ALUControl = 000 (Expect: 001)
# ADD instruction => ALUControl = 000 (Expect: 000)
# SLT instruction => ALUControl = 101 (Expect: 101)
# OR instruction => ALUControl = 011 (Expect: 011)
# AND instruction => ALUControl = 010 (Expect: 010)
# XOR instruction => ALUControl = 111 (Expect: 111)
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/ALU_Decoder_Tb.v(64)
#    Time: 80 ns  Iteration: 0  Instance: /ALU_Decoder_tb
# 1
# Break in Module ALU_Decoder_tb at D:/ModelSim2/RISC--V-Processor-main/ALU_Decoder_Tb.v line 64
vsim work.PC_Module_tb
# End time: 21:21:15 on Apr 17,2025, Elapsed time: 0:02:42
# Errors: 0, Warnings: 1
# vsim work.PC_Module_tb 
# Start time: 21:21:15 on Apr 17,2025
# Loading work.PC_Module_tb
# Loading work.PC_Module
add wave -position end sim:/PC_Module_tb/*
run -all
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/PC_Tb.v(38)
#    Time: 50 ns  Iteration: 0  Instance: /PC_Module_tb
# 1
# Break in Module PC_Module_tb at D:/ModelSim2/RISC--V-Processor-main/PC_Tb.v line 38
vsim work.PC_Adder_tb
# End time: 21:24:05 on Apr 17,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 1
# vsim work.PC_Adder_tb 
# Start time: 21:24:05 on Apr 17,2025
# Loading work.PC_Adder_tb
# Loading work.PC_Adder
add wave -position end sim:/PC_Adder_tb/*
run -all
# Test 1: a=         5, b=        10, c=        15
# Test 2: a=4294967291, b=        10, c=         5
# Test 3: a=4294967286, b=4294967276, c=4294967266
# Test 4: a=7fffffff, b=00000001, c=80000000
# Test 5: a=         0, b=         0, c=         0
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/PC_Adder_Tb.v(40)
#    Time: 50 ns  Iteration: 0  Instance: /PC_Adder_tb
# 1
# Break in Module PC_Adder_tb at D:/ModelSim2/RISC--V-Processor-main/PC_Adder_Tb.v line 40
vsim work.Control_Unit_Top_tb
# End time: 21:26:28 on Apr 17,2025, Elapsed time: 0:02:23
# Errors: 0, Warnings: 1
# vsim work.Control_Unit_Top_tb 
# Start time: 21:26:28 on Apr 17,2025
# Loading work.Control_Unit_Top_tb
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
add wave -position end sim:/Control_Unit_Top_tb/*
run -all
# R-type ADD: RegWrite=1, ALUSrc=0, MemWrite=0, ResultSrc=0, Branch=0, ALUControl=000
# R-type SUB: RegWrite=1, ALUControl=001
# I-type ADDI: RegWrite=0, ALUSrc=0, ALUControl=000
# S-type SW: MemWrite=1, ALUSrc=1, RegWrite=0
# B-type BEQ: Branch=1, ALUControl=001
# L-type LW: MemWrite=0, ResultSrc=1, RegWrite=1
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Control_Unit_Top_Tb.v(59)
#    Time: 60 ns  Iteration: 0  Instance: /Control_Unit_Top_tb
# 1
# Break in Module Control_Unit_Top_tb at D:/ModelSim2/RISC--V-Processor-main/Control_Unit_Top_Tb.v line 59
vsim work.Data_Memory_tb
# End time: 21:31:43 on Apr 17,2025, Elapsed time: 0:05:15
# Errors: 0, Warnings: 1
# vsim work.Data_Memory_tb 
# Start time: 21:31:43 on Apr 17,2025
# Loading work.Data_Memory_tb
# Loading work.Data_Memory
add wave -position end sim:/Data_Memory_tb/*
run -all
# Reset = 0, Reading mem[28] => RD = 00000000 (Expected: 0)
# Reset = 1, Reading mem[28] => RD = 00000020 (Expected: 00000020)
# Reading mem[100] => RD = 12345678 (Expected: 12345678)
# Reset = 0 again, RD = 00000000 (Expected: 00000000)
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Data_memory_Tb.v(59)
#    Time: 70 ns  Iteration: 0  Instance: /Data_Memory_tb
# 1
# Break in Module Data_Memory_tb at D:/ModelSim2/RISC--V-Processor-main/Data_memory_Tb.v line 59
vsim work.Instruction_Memory_tb
# End time: 21:33:51 on Apr 17,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 1
# vsim work.Instruction_Memory_tb 
# Start time: 21:33:51 on Apr 17,2025
# Loading work.Instruction_Memory_tb
# Loading work.Instruction_Memory
add wave -position end sim:/Instruction_Memory_tb/*
run -all
# RD at reset = 00000000
# RD = 00228293
# RD = 0062e233
# RD = 006273b3
# ** Note: $stop    : D:/ModelSim2/RISC--V-Processor-main/Instruction_Memory_Tb.v(35)
#    Time: 70 ns  Iteration: 0  Instance: /Instruction_Memory_tb
# Break in Module Instruction_Memory_tb at D:/ModelSim2/RISC--V-Processor-main/Instruction_Memory_Tb.v line 35
# Load canceled
vsim work.Main_Decoder_tb
# End time: 21:37:07 on Apr 17,2025, Elapsed time: 0:03:16
# Errors: 0, Warnings: 1
# vsim work.Main_Decoder_tb 
# Start time: 21:37:07 on Apr 17,2025
# Loading work.Main_Decoder_tb
# Loading work.Main_Decoder
add wave -position end sim:/Main_Decoder_tb/*
run -all
# ------ Main_Decoder Testbench ------
# LW: RegWrite=1, ImmSrc=00, ALUSrc=1, MemWrite=0, ResultSrc=1, Branch=0, ALUOp=00
# SW: RegWrite=0, ImmSrc=01, ALUSrc=1, MemWrite=1, ResultSrc=0, Branch=0, ALUOp=00
# R-type: RegWrite=1, ImmSrc=00, ALUSrc=0, MemWrite=0, ResultSrc=0, Branch=0, ALUOp=10
# BEQ: RegWrite=0, ImmSrc=10, ALUSrc=0, MemWrite=0, ResultSrc=0, Branch=1, ALUOp=01
# ADDI: RegWrite=0, ImmSrc=00, ALUSrc=0, MemWrite=0, ResultSrc=0, Branch=0, ALUOp=00
# Invalid Op: RegWrite=0, ImmSrc=00, ALUSrc=0, MemWrite=0, ResultSrc=0, Branch=0, ALUOp=00
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Main_Decoder_Tb.v(62)
#    Time: 60 ns  Iteration: 0  Instance: /Main_Decoder_tb
# 1
# Break in Module Main_Decoder_tb at D:/ModelSim2/RISC--V-Processor-main/Main_Decoder_Tb.v line 62
# Compile of Instruction_Memory.v was successful.
# End time: 22:05:44 on Apr 17,2025, Elapsed time: 0:28:37
# Errors: 0, Warnings: 2
# vsim work.Single_Cycle_Top_Tb 
# Start time: 22:05:45 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# End time: 22:40:42 on Apr 17,2025, Elapsed time: 0:34:57
# Errors: 0, Warnings: 1
# vsim work.Single_Cycle_Top_Tb 
# Start time: 22:40:42 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
add wave -label "PC" -dec /Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd wave -label "PC" -dec /Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Top
# ** UI-Msg: (vish-4014) No objects found matching '/Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd'.
# ** UI-Msg: (vish-4014) No objects found matching 'wave'.
add wave -label "PC" -dec /Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd wave -label "PC" -dec /Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd wave -label "RD_Instr" -bin /Single_Cycle_Top_Tb/Single_Cycle_Top/RD_Instr
# ** UI-Msg: (vish-4014) No objects found matching '/Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd'.
# ** UI-Msg: (vish-4014) No objects found matching 'wave'.
# ** UI-Msg: (vish-4014) No objects found matching '/Single_Cycle_Top_Tb/Single_Cycle_Top/PC_Topadd'.
# ** UI-Msg: (vish-4014) No objects found matching 'wave'.
add wave -label "RD_Instr" -bin /Single_Cycle_Top_Tb/Single_Cycle_Top/RD_Instr
add wave -label "RegWrite" -bin /Single_Cycle_Top_Tb/Single_Cycle_Top/RegWrite
add wave -label "MemWrite" -bin /Single_Cycle_Top_Tb/Single_Cycle_Top/MemWrite
add wave -label "RegWrite" /Single_Cycle_Top_Tb/Single_Cycle_Top/RegWrite
add wave -label "MemWrite" /Single_Cycle_Top_Tb/Single_Cycle_Top/MemWrite
# End time: 22:56:14 on Apr 17,2025, Elapsed time: 0:15:32
# Errors: 0, Warnings: 1
# vsim work.Single_Cycle_Top_Tb 
# Start time: 22:56:14 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
# Compile of ALU.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit_Top.v was successful.
# Compile of Data_memory.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of Main_Decoder.v was successful.
# Compile of Mux.v was successful.
# Compile of PC.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Register_File.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# Compile of Single_Cycle_Top_Tb.v was successful.
# Compile of ALU_Decoder_Tb.v was successful.
# Compile of ALU_Tb.v was successful.
# Compile of Control_Unit_Top_Tb.v was successful.
# Compile of Data_memory_Tb.v was successful.
# Compile of Instruction_Memory_Tb.v was successful.
# Compile of Main_Decoder_Tb.v was successful.
# Compile of Mux_Tb.v was successful.
# Compile of PC_Adder_Tb.v was successful.
# Compile of PC_Tb.v was successful.
# Compile of Register_File_Tb.v was successful.
# Compile of Sign_Extend_Tb.v was successful.
# 24 compiles, 0 failed with no errors.
# End time: 23:06:29 on Apr 17,2025, Elapsed time: 0:10:15
# Errors: 0, Warnings: 2
# vsim work.Single_Cycle_Top_Tb 
# Start time: 23:06:29 on Apr 17,2025
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Mux
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v(29)
#    Time: 1150 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at D:/ModelSim2/RISC--V-Processor-main/Single_Cycle_Top_Tb.v line 29
