 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Question_3
Version: L-2016.03
Date   : Sat Feb 24 22:31:59 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: mySubsystem1/mySubsystem/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mySubsystem1/mySubsystem/myFP_Mult/Delay11_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Question_3         280000                saed32rvt_ss0p7v125c
  Subsystem1_Subsystem
                     70000                 saed32rvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mySubsystem1/mySubsystem/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_LVT)
                                                          0.00 #     0.00 r
  mySubsystem1/mySubsystem/myFP_Mult/Delay_syn_block/GenBlock.theDelay/outreg_reg[8]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  mySubsystem1/mySubsystem/U3224/Y (XOR2X2_LVT)           0.15       0.39 f
  mySubsystem1/mySubsystem/U3225/Y (NAND2X0_LVT)          0.09       0.48 r
  mySubsystem1/mySubsystem/U3226/Y (NBUFFX2_LVT)          0.10       0.58 r
  mySubsystem1/mySubsystem/U3337/Y (AO21X1_LVT)           0.11       0.69 r
  mySubsystem1/mySubsystem/U3391/S (FADDX1_LVT)           0.19       0.88 f
  mySubsystem1/mySubsystem/U3390/S (FADDX1_LVT)           0.25       1.13 r
  mySubsystem1/mySubsystem/U1543/Y (XOR3X2_LVT)           0.22       1.35 f
  mySubsystem1/mySubsystem/U3851/CO (FADDX1_LVT)          0.13       1.48 f
  mySubsystem1/mySubsystem/U3944/CO (FADDX1_LVT)          0.12       1.61 f
  mySubsystem1/mySubsystem/U1053/CO (FADDX1_LVT)          0.13       1.74 f
  mySubsystem1/mySubsystem/U1553/Y (XOR3X2_LVT)           0.21       1.95 f
  mySubsystem1/mySubsystem/U1449/Y (OR2X2_LVT)            0.10       2.05 f
  mySubsystem1/mySubsystem/U1448/Y (INVX2_LVT)            0.03       2.09 r
  mySubsystem1/mySubsystem/U1447/Y (OA21X1_LVT)           0.08       2.17 r
  mySubsystem1/mySubsystem/U1388/Y (AND3X1_LVT)           0.08       2.25 r
  mySubsystem1/mySubsystem/U1662/Y (OA21X1_LVT)           0.09       2.34 r
  mySubsystem1/mySubsystem/U534/Y (INVX2_LVT)             0.03       2.37 f
  mySubsystem1/mySubsystem/U1488/Y (AO21X1_LVT)           0.10       2.47 f
  mySubsystem1/mySubsystem/U6196/Y (AO21X1_LVT)           0.10       2.57 f
  mySubsystem1/mySubsystem/U6197/Y (AO21X1_LVT)           0.08       2.64 f
  mySubsystem1/mySubsystem/U1999/Y (XNOR2X2_LVT)          0.12       2.76 f
  mySubsystem1/mySubsystem/U1963/Y (INVX4_LVT)            0.06       2.83 r
  mySubsystem1/mySubsystem/U6233/Y (NAND2X0_LVT)          0.04       2.86 f
  mySubsystem1/mySubsystem/U6234/Y (NAND2X0_LVT)          0.09       2.96 r
  mySubsystem1/mySubsystem/U6235/Y (XNOR2X2_LVT)          0.14       3.09 r
  mySubsystem1/mySubsystem/myFP_Mult/Delay11_block/GenBlock.theDelay/outreg_reg[3]/D (DFFARX1_LVT)
                                                          0.00       3.09 r
  data arrival time                                                  3.09

  clock clk (rise edge)                                   1.98       1.98
  clock network delay (ideal)                             0.00       1.98
  mySubsystem1/mySubsystem/myFP_Mult/Delay11_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       1.98 r
  library setup time                                     -0.08       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.19


1
