<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: crisc_cpu
    <br/>
    Created: Feb 24, 2011
    <br/>
    Updated: Mar  3, 2011
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_CRISC CPU Overview">
    <h2>
     
     
     CRISC CPU Overview
    </h2>
    <p id="p_CRISC CPU Overview">
     The CRISC CPU is a Complex Reduced Instruction Set CPU. The CPU has 4 data registers 16 bit, 7 data registers 32 bit and 4 address registers 16 bit and 20 opcodes. Top execution speed is one instruction per clock cycle. The CPU can perform simple precision IEEE754 floating point calculations in software. A good compromise between FPGA real estate and (relative) high CPU speed is the top design goal. The first implementation is on Altera Cyclone II EP2C20. The floating point functions sin(), cos(), ... use the CORDIC algorithm. The CPU registers are designed to allow CORDIC implementation with minimum memory access, all CORDIC relevant data is kept in registers.
     <br/>
     The opcode fetch and parameter fetch bus interface translates between the CRISC outer world of instructions with different length and the CRISC inner world of instructions with fixed length. The memory read interface needs 1 to 2 memory cycles to read the opcode and 0 to 3 memory cycles to read the optional parameter. The memory fetch can work independent of the ALUs, a limited pipelining is possible. The memory write interface can output 8 Bit data in 1 memory cycle, 16 Bit data in 1 or 2 memory cycles and 32 Bit data in 2 or 3 cycles. The memory write can work parallel to the ALUs, too. The larger number of cycles is needed if the data is not aligned, that is data starts at an odd memory address.
     <br/>
     The three different types of CPU registers have three different ALUs. The address ALU can work in parallel to the data ALUs, the both data ALUs can not work in parallel. The 16 bit data ALU can perform logic operations like NOT, AND, OR, XOR, but can not perform shift operations. The 32 bit data ALU can perform shift operations but can not perform logic operations. All ALUs can perform arithmetric operations and sign extend operations. The address ALU can only perform ADD, the other ALUs can perform SUB and NEG, too.
     <br/>
     The CRISC CPU has some constant registers with the values 0, 1 and 2. The value 0 is used for the NEG opcode. The values 1 and 2 are used to increment or decrement the program counter PC, A and R registers. The OF latch is used to hold the (sign extended) offset for the "data offset indirect" addressing mode. The JR latch is used to hold the (sign extended) offset for the "program relative" addressing mode. The C0 and C1 FIFO (first in first out) holds the opcode. The RD0 to RD3 latches hold the 8, 16 or 32 bit input parameter. The WD0 to WD3 latches hold the 8, 16 or 32 bit output parameter. The AD latch holds the address for a memory read or write operation. Part of the ALUs are the N (negative), Z (zero), C (carry) and V (overflow) flags.
     <br/>
     This CPU wants to be boring. The CPU got a heavy influence from the Motorola 68000. In one point this CPU is special: Every register can only handle two data sizes, called "half data size" and "full data size". The Motorola 68000 and the Intel 80386 registers can handle three data sizes, 8 bit, 16 bit and 32 bit. The CRISC CPU tries to handle the detail of different data sizes and specially the detail of sign extent and zero extent smarter then the older CPUs.
     <br/>
     <img src="usercontent,img,1299183369" alt="CRISC CPU block diagram 20110302"/>
    </p>
   </div>
   <div id="d_Top level Description">
    <h2>
     
     
     Top level Description
    </h2>
    <p id="p_Top level Description">
     <br/>
     CRISC CPU Instruction set
     <br/>
     <table border="1" cellpadding="2" cellspacing="2">
      <tbody>
       <tr>
        <td>
         Name
         <br/>
        </td>
        <td>
         Class
         <br/>
        </td>
        <td>
         C
         <br/>
        </td>
        <td>
         Purpose
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         RET
         <br/>
        </td>
        <td>
         control
         <br/>
        </td>
        <td>
         return;
         <br/>
        </td>
        <td>
         return from subroutine
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         NOT
         <br/>
        </td>
        <td>
         logic
         <br/>
        </td>
        <td>
         R0 = ~R0
         <br/>
        </td>
        <td>
         invert bits, 1-complement
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         NEG
         <br/>
        </td>
        <td>
         arithmetric
        </td>
        <td>
         R0 = -R0
         <br/>
        </td>
        <td>
         change sign, 2-complement
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         ASR
         <br/>
        </td>
        <td>
         shift
         <br/>
        </td>
        <td>
         R0 &gt;&gt;= 1 or R0 &gt;&gt;=
8
         <br/>
        </td>
        <td>
         arithmetric shift right, keep
sign
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         LSR
         <br/>
        </td>
        <td>
         shift
         <br/>
        </td>
        <td>
         R0 &gt;&gt;= 1 or R0 &gt;&gt;=
8
        </td>
        <td>
         logic shift right, fill with zero
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         ASL, LSL
         <br/>
        </td>
        <td>
         shift
         <br/>
        </td>
        <td>
         R0
        </td>
        <td>
         shift left, fill with zero
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         TST
         <br/>
        </td>
        <td>
         arithmetric
         <br/>
        </td>
        <td>
         N,Z = f(R0)
         <br/>
        </td>
        <td>
         set N and Z flags depending on
register contents
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         INC
         <br/>
        </td>
        <td>
         arithmetric
         <br/>
        </td>
        <td>
         ++R0
         <br/>
        </td>
        <td>
         increment register content
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         DEC
         <br/>
        </td>
        <td>
         arithmetric
         <br/>
        </td>
        <td>
         --R0
         <br/>
        </td>
        <td>
         decrement register content
        </td>
       </tr>
       <tr>
        <td>
         AND
         <br/>
        </td>
        <td>
         logic
         <br/>
        </td>
        <td>
         R0 &amp;= R1
         <br/>
        </td>
        <td>
         logical AND
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         OR
         <br/>
        </td>
        <td>
         logic
         <br/>
        </td>
        <td>
         R0 |= R1
         <br/>
        </td>
        <td>
         logical OR
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         XOR
         <br/>
        </td>
        <td>
         logic
         <br/>
        </td>
        <td>
         R0 ^= R1
         <br/>
        </td>
        <td>
         logical EXCLUSIVE OR
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         ADD
         <br/>
        </td>
        <td>
         arithmetric
         <br/>
        </td>
        <td>
         R0 += R1
         <br/>
        </td>
        <td>
         add contents of R1 zu contents
of R0
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         SUB
         <br/>
        </td>
        <td>
         arithmetric
        </td>
        <td>
         R0 -= R1
         <br/>
        </td>
        <td>
         subtract contents of R1 from
contents of R0
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         CMP
         <br/>
        </td>
        <td>
         arithmetric
         <br/>
        </td>
        <td>
         N,C,V,Z = f(R0 - R1)
         <br/>
        </td>
        <td>
         like SUB but only sets flags
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         JMP
         <br/>
        </td>
        <td>
         control
         <br/>
        </td>
        <td>
         goto X;
         <br/>
        </td>
        <td>
         unconditional jump
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Jcc
         <br/>
        </td>
        <td>
         control
         <br/>
        </td>
        <td>
         if (), while(), for()
         <br/>
        </td>
        <td>
         conditional jump
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Scc
         <br/>
        </td>
        <td>
         control
         <br/>
        </td>
        <td>
         R0 = f(N,C,V,Z)
         <br/>
        </td>
        <td>
         load R0 with -1 or 0, depending
of condition code cc
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         JSR
         <br/>
        </td>
        <td>
         control
         <br/>
        </td>
        <td>
         func();
         <br/>
        </td>
        <td>
         jump subroutine
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         LD
         <br/>
        </td>
        <td>
         transport
         <br/>
        </td>
        <td>
         <br/>
        </td>
        <td>
         copy memory to register or
register to memory with optional sign extend
         <br/>
        </td>
       </tr>
      </tbody>
     </table>
     <br/>
     CRISC CPU Addressing mode
     <br/>
     <table border="1" cellpadding="2" cellspacing="2">
      <tbody>
       <tr>
        <td>
         addressing mode
         <br/>
        </td>
        <td>
         C
         <br/>
        </td>
        <td>
         Assembler
         <br/>
        </td>
        <td>
         Description
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Implied
         <br/>
        </td>
        <td>
         return;
         <br/>
        </td>
        <td>
         RET
         <br/>
        </td>
        <td>
         return from subroutine
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Immediate
        </td>
        <td>
         r0 = 0xAFFE;
        </td>
        <td>
         LDW R0,#$AFFE
         <br/>
        </td>
        <td>
         load register with constant
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Register direct
         <br/>
        </td>
        <td>
         r0 = r1;
         <br/>
        </td>
        <td>
         LDW R0,R1
         <br/>
        </td>
        <td>
         load register with contents of
another register
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Program direct
         <br/>
        </td>
        <td>
         func();
         <br/>
        </td>
        <td>
         JSR func
         <br/>
        </td>
        <td>
         call sub routine
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Program relative
         <br/>
        </td>
        <td>
         goto near;
         <br/>
        </td>
        <td>
         JMP near
         <br/>
        </td>
        <td>
         jump
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Program indirect
         <br/>
        </td>
        <td>
         (*a0)();
         <br/>
        </td>
        <td>
         JSR (A0)
         <br/>
        </td>
        <td>
         call sub routine, address is in
register
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Data direct
        </td>
        <td>
         r0 = variable;
        </td>
        <td>
         LDW R0,variable
         <br/>
        </td>
        <td>
         load register with contents of
memory element
        </td>
       </tr>
       <tr>
        <td>
         Data indirect
         <br/>
        </td>
        <td>
         r0 = *a0;
         <br/>
        </td>
        <td>
         LDW R0,(A0)
         <br/>
        </td>
        <td>
         load register with the contents
of the memory element that is addressed by register A0
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Data predecrement indirect
        </td>
        <td>
         r0 = *--a0;
         <br/>
        </td>
        <td>
         LDW R0,-(A0)
         <br/>
        </td>
        <td>
         decrement register A0 by the
size of the memory element. Load register R0 with the contents of the
memory element that is addressed by register A0
         <br/>
        </td>
       </tr>
       <tr>
        <td>
         Data postincrement indirect
        </td>
        <td>
         r0 = *a0++;
         <br/>
        </td>
        <td>
         LDW R0,(A0)+
         <br/>
        </td>
        <td>
         load register R0 with the
contents of the memory cell that is addressed by register A0. Increment
register A0 by the size of the memory element.
        </td>
       </tr>
       <tr>
        <td>
         Data offset indirect
        </td>
        <td>
         r0 = a0-&gt;offset;
         <br/>
        </td>
        <td>
         LDW R0,offset(A0)
         <br/>
        </td>
        <td>
         load register R0 with the
contents of the memory element that is addressed by register A0 plus
offset. Offset is a constant.
         <br/>
        </td>
       </tr>
      </tbody>
     </table>
     <br/>
     CRISC CPU Instruction format
     <br/>
     <span>
      1 Byte Instruction Control (ret,
...)
      <br/>
      &#160;7 6 5 4 3 2 1 0
      <br/>
      +-----+---------+
      <br/>
      |0 0 0| Opcode&#160; |
      <br/>
      +-----+---------+
      <br/>
     </span>
     <span>
      2 Byte Instruction Control
(scc, ...)
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+-------+-----------+---+
      <br/>
      |1 0 0|1|&#160; CC&#160;&#160; |0 0 0 0 0 0|rg |
      <br/>
      +-----+-+-------+-----------+---+
      <br/>
     </span>
     <span>
      2 Byte Instruction
Jump/Call Program relative
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+-------+---------------+
      <br/>
      |0 0 1|S|&#160; CC&#160;&#160; | 8 Bit constant|
      <br/>
      +-----+-+-------+---------------+
      <br/>
      3 Byte Instruction Jump/Call Program direct, Program indirect
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+-------+-------------------------------+
      <br/>
      |0 1 0|S|&#160; CC&#160;&#160; |&#160;&#160;&#160;&#160;&#160;&#160; 16
Bit constant&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; |
      <br/>
      +-----+-+-------+-------------------------------+
      <br/>
      2 Byte Instruction ALU (and, add, shift, inc, dec, ...)
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+-------+---+---+---+---+
      <br/>
      |0 1 1|L|&#160; ALU&#160; |al2|rg2|al1|rg1|
      <br/>
      +-----+-+-------+---+---+---+---+
      <br/>
      2 Byte Instruction Load/Store
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+---+---+-+---+-----+---+
      <br/>
      |1 0 0|0|sl1|rg1|d|ext| sl2 |rg2|
      <br/>
      +-----+-+---+---+-+---+-----+---+
      <br/>
      3 Byte Instruction Load/Store
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+---+---+-+---+-----+---+---------------+
      <br/>
      |1 0 1|0|sl1|rg1|d|ext| sl2 |rg2| 8 Bit constant|
      <br/>
      +-----+-+---+---+-+---+-----+---+---------------+
      <br/>
      4 Byte Instruction Load/Store
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+---+---+-+---+-----+---+-------------------------------+
      <br/>
      |1 1 0|0|sl1|rg1|d|ext| sl2 |rg2|&#160;&#160;&#160;&#160;&#160;&#160;
16 Bit constant&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; |
      <br/>
      +-----+-+---+---+-+---+-----+---+-------------------------------+
      <br/>
      6 Byte Instruction Load/Store
      <br/>
      &#160;7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7
6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      <br/>
      +-----+-+---+---+-+---+-----+---+---------------------------------------------------------------+
      <br/>
      |1 1 1|0|sl1|rg1|0|0 0| sl2
|rg2|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;
32
Bit
constant&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;
|
      <br/>
      +-----+-+---+---+-+---+-----+---+---------------------------------------------------------------+
      <br/>
     </span>
     <br/>
     The CRISC CPU has 16 Bit data bus, 16 Bit address bus. In the CPU there are six buses with 16 Bit each. Three Arithmetric Logic Units are available. The CPU does not have much of a pipeline.
In the description I talk about a single clock. In real implementation maybe a two-phase non-overlapping clock (NORA) is used.
Due to the byte-addressing/word data bus nature of the CPU, a data item (instruction, parameter) can be aligned or not. An data item is aligned if at instruction fetch A0 bit of A latch is zero. If aligned, a 8 Bit data item is on the lower 8 Bit of the databus, a 16 Bit data item uses the full databus. If not aligned a 8 Bit data item is on the higher 8 Bit of the databus, the lower 8 Bit of a 16 Bit data item is on the higher 8 Bit of the databus and the higher 8 Bit of a 16 Bit data item is on the lower 8 Bit of the databus of the next memory fetch. A 8 Bit data item and an aligned 16 bit data item needs 1 memory fetch. An aligned 32bit data item or a non-aligned 16 bit data item needs 2 memory fetches. A non-aligned 32bit data item needs 3 memory fetches.
     <br/>
     The short hand notations for the CPU behaviour are:
     <br/>
     on(X, Y) latch X activates tristate output Y.
     <br/>
     off(X, Y) latch X de-activates tristate output Y.
     <br/>
     forward(X) set level triggered latch X to forward data.
     <br/>
     hold(X) set level triggered latch X to hold data.
     <br/>
     The typical fetch/decode/execute/write back cycles are:
     <br/>
     CPU cycle T0 (opcode fetch, 8 bit):
     <br/>
     High-phase:
     <br/>
     Addr ALU: op = *PC++: on(PC latch, right Addr-bus), on(+1 latch, left Addr-bus), forward(ALU latches), ALU = +
     <br/>
     Addressbus: ADDR = PC: forward(A latch)
     <br/>
     Low-phase:
     <br/>
     Addr ALU: op = *PC++: hold(ALU latches), forward(PC latch), off(PC latch, right Addr-bus), off(+1 latch, left Addr-bus)
     <br/>
     Addressbus: out(PC): hold(A latch)
     <br/>
     Databus: op = DATA: forward(Opcode FIFO)
     <br/>
     CPU cycle T1 (decode):
     <br/>
     High-phase:
     <br/>
     Databus: op = DATA: hold(Opcode FIFO)
     <br/>
     Sequenzer: set up state machine initial state
     <br/>
     Low-phase:
     <br/>
     CPU cycle T2 (execute, 16 bit, data):
     <br/>
     High-phase:
     <br/>
     Data ALU: R0 += R1: on(R0 latch, left Low-bus), on(R1 latch, right Low-bus), forward(ALU latches), ALU = +
     <br/>
     Low-phase:
     <br/>
     Data ALU: R0 += R1: hold(ALU latches), forward(R0 latch), off(R0 latch, left Low-bus), off(R1 latch, right Low-bus)
     <br/>
     CPU cycle T3 (write back, 16 bit, aligned):
     <br/>
     High-phase:
     <br/>
     Addr ALU: mem[A0] = R0: on(A0 latch, right Addr-bus)
     <br/>
     Addressbus: ADDR = A0: forward(A latch)
     <br/>
     Data ALU: mem[A0] = R0: on(R0 latch, left Low-bus)
     <br/>
     Databus: DATA = R0: forward(WB LH latch), forward(WB LL latch), on(WB H TS), on(WB L TS)
     <br/>
     Low-phase:
     <br/>
     Addr ALU: mem[A0] = R0: off(A0 latch, right Addr-bus)
     <br/>
     Addressbus: ADDR = A0: hold(A latch)
     <br/>
     Data ALU: mem[A0] = R0: off(R0 latch, left Low-bus)
     <br/>
     Databus: DATA = R0: hold(WB LH latch), hold(WB LL latch), on(WB H TS), on(WB L TS)
     <br/>
     High-Phase:
     <br/>
     Databus: off(WB H TS), off(WB L TS)
     <br/>
     ... to be continued
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 03 June 2015 by freerangefactory.org</p>
