# Digital_System_Design
in verilog
