{
    "@graph": [
        {
            "@id": "gnd:4268385-3",
            "sameAs": "VERILOG"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1773880012",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource(XXII, 356 p.)",
            "creator": "Lee, James M.",
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(isbn13)9780306476808",
                "(doi)10.1007/b116511",
                "(ppn)1773880012",
                "(firstid)KEP:040044769"
            ],
            "publisher": "Imprint: Springer",
            "subject": [
                "(classificationName=ddc)621.39/2",
                "Electronic circuits.",
                "Computer hardware.",
                "Computer Science",
                "(classificationName=bk, id=106414070)53.52 - Elektronische Schaltungen",
                "(classificationName=ddc)621.3815",
                "Systems engineering",
                "Computer-aided engineering.",
                "Computers.",
                "(classificationName=linsearch:mapping)elt",
                "Computer Hardware",
                "(classificationName=linsearch:mapping)inf",
                "Computer aided design",
                "(classificationName=loc)TK7885.7",
                "Electrical engineering.",
                "(classificationName=bk, id=106418890)54.53 - Programmiersprachen",
                "(classificationName=ddc-dbn)004"
            ],
            "title": "Verilog\u00ae Quickstart : A Practical Guide to Simulation and Synthesis in Verilog",
            "abstract": [
                "From a review of the Second Edition 'If you are new to the field and want to know what \"all this Verilog stuff is about,\" you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others).' Zach Coombes, AMD.",
                "to the Verilog Language -- Structural Modeling -- Starting Procedural Modeling -- System Tasks for Displaying Results -- Data Objects -- Procedural Assignments -- Operators -- Creating Combinatorial and Sequential Logic -- Procedural Flow Control -- Tasks and Functions -- Advanced Procedural Modeling -- User-Defined Primitives -- Parameterized Modules -- State Machines -- Modeling Tips -- Modeling Style Trade-Offs -- Test Benches and Test Management -- Model Organization -- Common Errors -- Debugging a Design -- Code Coverage."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-SCS",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB"
            ],
            "issued": "2002",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": {
                "@id": "gnd:4268385-3"
            },
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9780792376729.pdf",
            "volume": "667",
            "isLike": "doi:10.1007/b116511",
            "P30128": "The Springer International Series in Engineering and Computer Science",
            "P60163": "New York, NY"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "license": "http://purl.org/dc/terms/license",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "volume": "http://purl.org/ontology/bibo/volume",
        "issued": "http://purl.org/dc/terms/issued",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "title": "http://purl.org/dc/elements/1.1/title",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "contributor": "http://purl.org/dc/terms/contributor",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}