<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443445969299" xml:lang="en-us">
  <title class="- topic/title " id="TitleAArch32MemoryModelFeatureRegister3_EL1">ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1</title>
  <shortdesc class="- topic/shortdesc ">The ID_MMFR3_EL1 provides information about the memory model and memory
    management support in AArch32.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">ID_MMFR3_EL1 is a 32-bit register, and is part of the Identification
        registers functional group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="fig_hnh_1nt_4v">
        <title class="- topic/title ">ID_MMFR3_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1443446004090.svg" id="image_jqh_1nt_4v" placement="inline">
          <alt class="- topic/alt ">ID_MMFR3_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Supersec, [31:28]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Supersections. Indicates support for supersections:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Supersections supported.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CMemSz, [27:24]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Cached memory size. Indicates the size of physical memory supported
              by the core caches:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">2</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">1TByte or more, corresponding to a 40-bit or larger physical
                  address range.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CohWalk, [23:20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Coherent walk. Indicates whether translation table updates require a
              clean to the point of unification:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Updates to the translation tables do not require a clean to the
                  point of unification to ensure visibility by subsequent translation table
                  walks.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">PAN, [19:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Privileged Access Never.</p>
            <dl class="- topic/dl ">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">2</ph></codeph>
                </dt>
                <dd class="- topic/dd ">PAN supported and new <codeph class="+ topic/ph pr-d/codeph ">ATS1CPRP</codeph> and
                    <codeph class="+ topic/ph pr-d/codeph ">ATS1CPWP</codeph> instructions supported.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">MaintBcst, [15:12]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Maintenance broadcast. Indicates whether cache, TLB, and branch
              predictor operations are broadcast:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">2</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Cache, TLB, and branch predictor operations affect structures
                  according to shareability and defined behavior of instructions.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">BPMaint, [11:8]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Branch predictor maintenance. Indicates the supported branch
              predictor maintenance operations.</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">2</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <p class="- topic/p ">Supported branch predictor maintenance operations are:</p>
                  <ul class="- topic/ul " id="ul_rsh_1nt_4v">
                    <li class="- topic/li ">Invalidate all branch predictors.</li>
                    <li class="- topic/li ">Invalidate branch predictors by MVA.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CMaintSW, [7:4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Cache maintenance by set/way. Indicates the supported cache
              maintenance operations by set/way.</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <p class="- topic/p ">Supported hierarchical cache maintenance operations by set/way
                    are:</p>
                  <ul class="- topic/ul " id="ul_bth_1nt_4v">
                    <li class="- topic/li ">Invalidate data cache by set/way.</li>
                    <li class="- topic/li ">Clean data cache by set/way.</li>
                    <li class="- topic/li ">Clean and invalidate data cache by set/way.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CMaintVA, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Cache maintenance by <term class="- topic/term ">Virtual Address</term> (VA). Indicates the
              supported cache maintenance operations by VA.</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <p class="- topic/p ">Supported hierarchical cache maintenance operations by VA
                    are:</p>
                  <ul class="- topic/ul " id="ul_lth_1nt_4v">
                    <li class="- topic/li ">
                      <p class="- topic/p ">Invalidate data cache by VA.</p>
                     
                    </li>
                    <li class="- topic/li ">Clean data cache by VA.</li>
                    <li class="- topic/li ">Clean and invalidate data cache by VA.</li>
                    <li class="- topic/li ">Invalidate instruction cache by VA.</li>
                    <li class="- topic/li ">Invalidate all instruction cache entries.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1,
              and ID_MMFR4_EL1. See:</p>
            <ul class="- topic/ul " id="ul_npt_ywc_gv">
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445754052.xml" keyref="IdMmfr0El1Aarch32MemoryModelFeatureRegister0El1" type="reference">ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1<desc class="- topic/desc ">The ID_MMFR0_EL1 provides information about the memory model and memory management support in 		AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445820394.xml" keyref="IdMmfr1El1Aarch32MemoryModelFeatureRegister1El1" type="reference">ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1<desc class="- topic/desc ">The ID_MMFR1_EL1 provides information about the memory model and memory     management support in AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445885040.xml" keyref="IdMmfr2El1Aarch32MemoryModelFeatureRegister2El1" type="reference">ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1<desc class="- topic/desc ">The ID_MMFR2_EL1 provides information about the implemented memory model     and memory management support in AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="joh1445266072993.xml" keyref="IdMmfr4El1Aarch32MemoryModelFeatureRegister4El1" type="reference">ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1<desc class="- topic/desc ">The ID_MMFR4_EL1 provides information about the memory model and memory     management support in AArch32.</desc></xref>.</li>
            </ul>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details that are not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
    
  </refbody>
</reference>