
///
/// Copyright (c) 2025 Arm Limited
/// SPDX-License-Identifier: Apache-2.0 OR MIT OR ISC
///

 .thumb
 .syntax unified
.text
#include "offsets.inc"
.equ QSTACK0, 0
.equ A__00, 0
.equ A__01, 80
.equ A__02, 160
.equ A__03, 240
.equ A__04, 320
.equ A__10, 16
.equ A__11, 96
.equ A__12, 176
.equ A__13, 256
.equ A__14, 336
.equ A__20, 32
.equ A__21, 112
.equ A__22, 192
.equ A__23, 272
.equ A__24, 352
.equ A__30, 48
.equ A__31, 128
.equ A__32, 208
.equ A__33, 288
.equ A__34, 368
.equ A__40, 64
.equ A__41, 144
.equ A__42, 224
.equ A__43, 304
.equ A__44, 384
.equ B__00, 0
.equ B__01, 256
.equ B__02, 112
.equ B__03, 368
.equ B__04, 224
.equ B__10, 160
.equ B__11, 16
.equ B__12, 272
.equ B__13, 128
.equ B__14, 384
.equ B__20, 320
.equ B__21, 176
.equ B__22, 32
.equ B__23, 288
.equ B__24, 144
.equ B__30, 80
.equ B__31, 336
.equ B__32, 192
.equ B__33, 48
.equ B__34, 304
.equ B__40, 240
.equ B__41, 96
.equ B__42, 352
.equ B__43, 208
.equ B__44, 64
// .equ RCxy_00, 0
// .equ RCxy_01, 36
// .equ RCxy_02, 3
// .equ RCxy_03, 41
// .equ RCxy_04, 18
// .equ RCxy_10, 1
// .equ RCxy_11, 44
// .equ RCxy_12, 10
// .equ RCxy_13, 45
// .equ RCxy_14, 2
// .equ RCxy_20, 62
// .equ RCxy_21, 6
// .equ RCxy_22, 43
// .equ RCxy_23, 15
// .equ RCxy_24, 61
// .equ RCxy_30, 28
// .equ RCxy_31, 55
// .equ RCxy_32, 25
// .equ RCxy_33, 21
// .equ RCxy_34, 56
// .equ RCxy_40, 27
// .equ RCxy_41, 20
// .equ RCxy_42, 39
// .equ RCxy_43, 8
// .equ RCxy_44, 14
// .equ RC0_l, 0x1
// .equ RC0_h, 0x0
// .equ RC1_l, 0x0
// .equ RC1_h, 0x89
// .equ RC2_l, 0x0
// .equ RC2_h, 0x8000008b
// .equ RC3_l, 0x0
// .equ RC3_h, 0x80008080
// .equ RC4_l, 0x1
// .equ RC4_h, 0x8b
// .equ RC5_l, 0x1
// .equ RC5_h, 0x8000
// .equ RC6_l, 0x1
// .equ RC6_h, 0x80008088
// .equ RC7_l, 0x1
// .equ RC7_h, 0x80000082
// .equ RC8_l, 0x0
// .equ RC8_h, 0xb
// .equ RC9_l, 0x0
// .equ RC9_h, 0xa
// .equ RC10_l, 0x1
// .equ RC10_h, 0x8082
// .equ RC11_l, 0x0
// .equ RC11_h, 0x8003
// .equ RC12_l, 0x1
// .equ RC12_h, 0x808b
// .equ RC13_l, 0x1
// .equ RC13_h, 0x8000000b
// .equ RC14_l, 0x1
// .equ RC14_h, 0x8000008a
// .equ RC15_l, 0x1
// .equ RC15_h, 0x80000081
// .equ RC16_l, 0x0
// .equ RC16_h, 0x80000081
// .equ RC17_l, 0x0
// .equ RC17_h, 0x80000008
// .equ RC18_l, 0x0
// .equ RC18_h, 0x83
// .equ RC19_l, 0x0
// .equ RC19_h, 0x80008003
// .equ RC20_l, 0x1
// .equ RC20_h, 0x80008088
// .equ RC21_l, 0x0
// .equ RC21_h, 0x80000088
// .equ RC22_l, 0x1
// .equ RC22_h, 0x8000
// .equ RC23_l, 0x0
// .equ RC23_h, 0x80008082

.macro ld_xor5 state, round, x, C, A
    vldrw.u32 q<\C>, [\state, #A__\x\()0]
    vldrw.u32 q<\A>, [\state, #A__\x\()1]
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()2]
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()3]
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()4]
    veor  q<\C>, q<\C>, q<\A>
    .endm

.macro rot1_xor_l D1_l, C0_l, C2_h
    vshr.u32 q<\D1_l>, q<\C2_h>, #31
    vsli.32  q<\D1_l>, q<\C2_h>, #1
    veor     q<\D1_l>, q<\D1_l>, q<\C0_l>
    .endm

.macro rot1_xor_h D1_h, C0_h, C2_l
    veor     q<\D1_h>, q<\C2_l>, q<\C0_h>
    .endm

.macro rot_str_e s_l, s_h, A_l, A_h, RC, O
    vshr.u32 q<SHR_l>, q<A_l>, #32-(\RC/2)
    vsli.u32 q<SHR_l>, q<A_l>, #\RC/2
    vstrw.32 q<SHR_l>, [\s_l, #\O]
    vshr.u32 q<SHR_h>, q<A_h>, #32-(\RC/2)
    vsli.u32 q<SHR_h>, q<A_h>, #\RC/2
    vstrw.32 q<SHR_h>, [\s_h, #\O]
.endm

.macro rot_str_o  s_l, s_h, A_l, A_h, RC, O
    vshr.u32 q<SHR_h>, q<A_l>, #32-((\RC-1)/2)
    vsli.u32 q<SHR_h>, q<A_l>, #(\RC-1)/2
    vstrw.32 q<SHR_h>, [\s_h, #\O]
    vshr.u32 q<SHR_l>, q<A_h>, #32-((\RC+1)/2)
    vsli.u32 q<SHR_l>, q<A_h>, #(\RC+1)/2
    vstrw.32 q<SHR_l>, [\s_l, #\O]
.endm

.macro ld_xorD_rot_str_e state_l, state_h, state_nl, state_nh, x, y, Dx_l, Dx_h
    vldrw.u32 q<A_l>, [\state_l, #A__\x\()\y]
    vldrw.u32 q<A_h>, [\state_h, #A__\x\()\y]
    veor q<A_l>, q<A_l>, q<\Dx_l>
    veor q<A_h>, q<A_h>, q<\Dx_h>
    rot_str_e \state_nl, \state_nh, A_l, A_h, RCxy_\x\()\y, B__\x\()\y
.endm

.macro ld_xorD_rot_str_o state_l, state_h, state_nl, state_nh, x, y, Dx_l, Dx_h
    vldrw.u32 q<A_l>, [\state_l, #A__\x\()\y]
    vldrw.u32 q<A_h>, [\state_h, #A__\x\()\y]
    veor q<A_l>, q<A_l>, q<\Dx_l>
    veor q<A_h>, q<A_h>, q<\Dx_h>
    rot_str_o \state_nl, \state_nh, A_l, A_h, RCxy_\x\()\y, B__\x\()\y
.endm

// .if (RCxy_\x\()\y % 2) == 0
// .if (RCxy_\x\()\y / 2) != 0
// vshr.u32 SHR_l, A_l, #32-(RCxy_\x\()\y/2)
// vshr.u32 SHR_h, A_h, #32-(RCxy_\x\()\y/2)
// vsli.u32 SHR_l, A_l, #RCxy_\x\()\y/2
// vsli.u32 SHR_h, A_h, #RCxy_\x\()\y/2
// vstrw.32 SHR_l, [\state_nl, #B__\x\()\y]
// vstrw.32 SHR_h, [\state_nh, #B__\x\()\y]
// .else
// vstrw.32 A_l, [\state_nl, #B__\x\()\y]
// vstrw.32 A_h, [\state_nh, #B__\x\()\y]
// .endif
// .else
// .if ((RCxy_\x\()\y - 1) / 2) != 0
// vshr.u32 SHR_h, A_l, #32-((RCxy_\x\()\y-1)/2)
// vsli.u32 SHR_h, A_l, #(RCxy_\x\()\y-1)/2
// vstrw.32 SHR_h, [\state_nh, #B__\x\()\y]
// .else
// vstrw.32 A_l, [\state_nh, #B__\x\()\y]
// .endif
// vshr.u32 SHR_l, A_h, #32-((RCxy_\x\()\y+1)/2)
// vsli.u32 SHR_l, A_h, #(RCxy_\x\()\y+1)/2
// vstrw.32 SHR_l, [\state_nl, #B__\x\()\y]
// .endif
// .endm

.macro ld_bic_str state, round, y
    vldrw.u32 q<B0>, [\state, #A__0\y]
    vldrw.u32 q<B1>, [\state, #A__1\y]
    vldrw.u32 q<B2>, [\state, #A__2\y]
    vbic q<T0>, q<B2>, q<B1>
    veor q<A0>, q<B0>, q<T0>
    vstrw.32 q<A0>, [\state, #A__0\y]
    vldrw.u32 q<B3>, [\state, #A__3\y]
    vbic q<T1>, q<B3>, q<B2>
    veor q<A1>, q<B1>, q<T1>
    vstrw.32 q<A1>, [\state, #A__1\y]
    vldrw.u32 q<B4>, [\state, #A__4\y]
    vbic q<T2>, q<B4>, q<B3>
    veor q<A2>, q<B2>, q<T2>
    vstrw.32 q<A2>, [\state, #A__2\y]
    vbic q<T3>, q<B0>, q<B4>
    veor q<A3>, q<B3>, q<T3>
    vstrw.32 q<A3>, [\state, #A__3\y]
    vbic q<T4>, q<B1>, q<B0>
    veor q<A4>, q<B4>, q<T4>
    vstrw.32 q<A4>, [\state, #A__4\y]
.endm

.macro ld_bic_str_0 state, round, y, A0
    vldrw.u32 q<B1>, [\state, #A__1\y]
    vldrw.u32 q<B2>, [\state, #A__2\y]
    vldrw.u32 q<B3>, [\state, #A__3\y]
    vbic q<T1>, q<B3>, q<B2>
    veor q<A1>, q<B1>, q<T1>
    vstrw.32 q<A1>, [\state, #A__1\y]
    vldrw.u32 q<B4>, [\state, #A__4\y]
    vbic q<T2>, q<B4>, q<B3>
    veor q<A2>, q<B2>, q<T2>
    vstrw.32 q<A2>, [\state, #A__2\y]
    vldrw.u32 q<B0>, [\state, #A__0\y]
    vbic q<T3>, q<B0>, q<B4>
    veor q<A3>, q<B3>, q<T3>
    vstrw.32 q<A3>, [\state, #A__3\y]
    vbic q<T4>, q<B1>, q<B0>
    veor q<A4>, q<B4>, q<T4>
    vstrw.32 q<A4>, [\state, #A__4\y]
    vbic q<T0>, q<B2>, q<B1>
    veor q<\A0>, q<B0>, q<T0>
    vstrw.32 q<\A0>, [\state, #A__0\y]

.endm


.macro keccak_4fold_round state_l, state_h, state_nl, state_nh, rc
    ld_xor5 \state_h, 0, 0, C0_h, A0_h
    ld_xor5 \state_l, 0, 2, C2_l, A2_l
    rot1_xor_h D1_h, C0_h, C2_l
    vstrw.32 q<C0_h>, [r13, #QSTACK0]

    ld_xor5 \state_l, 0, 0, C0_l, A0_l
    ld_xor5 \state_h, 0, 2, C2_h, A2_h
    rot1_xor_l D1_l, C0_l, C2_h

    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 1, 0, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 1, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 2, D1_l, D1_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 1, 3, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 4, D1_l, D1_h

    ld_xor5 \state_h, 0, 4, C4_h, A4_h
    rot1_xor_l D3_l, C2_l, C4_h

    ld_xor5 \state_l, 0, 4, C4_l, A4_l
    rot1_xor_h D3_h, C2_h, C4_l

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 3, 0, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 1, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 2, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 3, D3_l, D3_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 3, 4, D3_l, D3_h

    ld_xor5 \state_h, 0, 1, C1_h, A1_h
    rot1_xor_l D0_l, C4_l, C1_h
    ld_xor5 \state_l, 0, 1, C1_l, A1_l
    rot1_xor_h D0_h, C4_h, C1_l

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 0, D0_l, D0_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 1, D0_l, D0_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 0, 2, D0_l, D0_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 0, 3, D0_l, D0_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 4, D0_l, D0_h

    ld_xor5 \state_l, 0, 3, C3_l, A3_l
    rot1_xor_h D2_h, C1_h, C3_l
    ld_xor5 \state_h, 0, 3, C3_h, A3_h
    rot1_xor_l D2_l, C1_l, C3_h

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 2, 0, D2_l, D2_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 2, 1, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 2, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 3, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 4, D2_l, D2_h

    rot1_xor_h D4_h, C3_h, C0_l
    vldrw.32 q<C0_h>, [r13, #QSTACK0]
    rot1_xor_l D4_l, C3_l, C0_h

    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 4, 0, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 1, D4_l, D4_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 4, 2, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 3, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 4, D4_l, D4_h

    // now BIC
    ld_bic_str \state_nl, 0, 1
    ld_bic_str \state_nh, 0, 1

    ld_bic_str \state_nl, 0, 2
    ld_bic_str \state_nh, 0, 2

    ld_bic_str \state_nl, 0, 3
    ld_bic_str \state_nh, 0, 3

    ld_bic_str \state_nl, 0, 4
    ld_bic_str \state_nh, 0, 4

    ld_bic_str_0 \state_nl, 0, 0, A00_l
    ld_bic_str_0 \state_nh, 0, 0, A00_h

    ldrd r<grc_l>, r<grc_h>, [\rc]
    // vldrw.u32 A00_l, [\state_nl, #A__00]
    vdup.32 vrc_l, grc_l
    veor A00_l, A00_l, vrc_l
    vstrw.32 A00_l, [\state_nl, #A__00]
    // vldrw.u32 A00_h, [\state_nh, #A__00]
    vdup.32 vrc_h, grc_h
    veor A00_h, A00_h, vrc_h
    vstrw.32 A00_h, [\state_nh, #A__00]
.endm

.macro keccak_4fold_round_theta_rho_pi state_l, state_h, state_nl, state_nh, rc
    ld_xor5 \state_h, 0, 0, C0_h, A0_h
    ld_xor5 \state_l, 0, 2, C2_l, A2_l
    rot1_xor_h D1_h, C0_h, C2_l
    vstrw.32 q<C0_h>, [r13, #QSTACK0]

    ld_xor5 \state_l, 0, 0, C0_l, A0_l
    ld_xor5 \state_h, 0, 2, C2_h, A2_h
    rot1_xor_l D1_l, C0_l, C2_h

    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 1, 0, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 1, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 2, D1_l, D1_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 1, 3, D1_l, D1_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 1, 4, D1_l, D1_h

    ld_xor5 \state_h, 0, 4, C4_h, A4_h
    rot1_xor_l D3_l, C2_l, C4_h

    ld_xor5 \state_l, 0, 4, C4_l, A4_l
    rot1_xor_h D3_h, C2_h, C4_l

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 3, 0, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 1, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 2, D3_l, D3_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 3, 3, D3_l, D3_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 3, 4, D3_l, D3_h

    ld_xor5 \state_h, 0, 1, C1_h, A1_h
    rot1_xor_l D0_l, C4_l, C1_h
    ld_xor5 \state_l, 0, 1, C1_l, A1_l
    rot1_xor_h D0_h, C4_h, C1_l

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 0, D0_l, D0_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 1, D0_l, D0_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 0, 2, D0_l, D0_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 0, 3, D0_l, D0_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 0, 4, D0_l, D0_h

    ld_xor5 \state_l, 0, 3, C3_l, A3_l
    rot1_xor_h D2_h, C1_h, C3_l
    ld_xor5 \state_h, 0, 3, C3_h, A3_h
    rot1_xor_l D2_l, C1_l, C3_h

    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 2, 0, D2_l, D2_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 2, 1, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 2, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 3, D2_l, D2_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 2, 4, D2_l, D2_h

    rot1_xor_h D4_h, C3_h, C0_l
    vldrw.32 q<C0_h>, [r13, #QSTACK0]
    rot1_xor_l D4_l, C3_l, C0_h

    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 4, 0, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 1, D4_l, D4_h
    ld_xorD_rot_str_o \state_l, \state_h, \state_nl, \state_nh, 4, 2, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 3, D4_l, D4_h
    ld_xorD_rot_str_e \state_l, \state_h, \state_nl, \state_nh, 4, 4, D4_l, D4_h
.endm

.macro keccak_4fold_round_chi_iota state_l, state_h, state_nl, state_nh, rc    // now BIC
    ld_bic_str \state_nl, 0, 1
    ld_bic_str \state_nh, 0, 1

    ld_bic_str \state_nl, 0, 2
    ld_bic_str \state_nh, 0, 2

    ld_bic_str \state_nl, 0, 3
    ld_bic_str \state_nh, 0, 3

    ld_bic_str \state_nl, 0, 4
    ld_bic_str \state_nh, 0, 4

    ld_bic_str_0 \state_nl, 0, 0, A00_l
    ld_bic_str_0 \state_nh, 0, 0, A00_h

    ldrd r<grc_l>, r<grc_h>, [\rc]
    // vldrw.u32 A00_l, [\state_nl, #A__00]
    vdup.32 q<vrc_l>, r<grc_l>
    veor q<A00_l>, q<A00_l>, q<vrc_l>
    vstrw.32 q<A00_l>, [\state_nl, #A__00]
    // vldrw.u32 A00_h, [\state_nh, #A__00]
    vdup.32 q<vrc_h>, r<grc_h>
    veor q<A00_h>, q<A00_h>, q<vrc_h>
    vstrw.32 q<A00_h>, [\state_nh, #A__00]
.endm

.text
RC_table:
    .word RC0_l,  RC0_h
    .word RC1_l,  RC1_h
    .word RC2_l,  RC2_h
    .word RC3_l,  RC3_h
    .word RC4_l,  RC4_h
    .word RC5_l,  RC5_h
    .word RC6_l,  RC6_h
    .word RC7_l,  RC7_h
    .word RC8_l,  RC8_h
    .word RC9_l,  RC9_h
    .word RC10_l, RC10_h
    .word RC11_l, RC11_h
    .word RC12_l, RC12_h
    .word RC13_l, RC13_h
    .word RC14_l, RC14_h
    .word RC15_l, RC15_h
    .word RC16_l, RC16_h
    .word RC17_l, RC17_h
    .word RC18_l, RC18_h
    .word RC19_l, RC19_h
    .word RC20_l, RC20_h
    .word RC21_l, RC21_h
    .word RC22_l, RC22_h
    .word RC23_l, RC23_h

.align 8
.type mve_keccak_state_permute_4fold_opt_m55, %function
.global mve_keccak_state_permute_4fold_opt_m55
mve_keccak_state_permute_4fold_opt_m55:

    push {r3,r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    vpush {d8-d15}
    sub sp, #8*16

    adr r6, RC_table

    // r0: state 0
    // r1: state 1
    // r2: this state low
    // r3: this state high
    // r4: next state low
    // r5: next state high
    // r6: rc table


    mov lr, #24

    mov r2, r0
    mov r4, r1

    wls lr, lr, roundend
        roundstart:
                                                    // Instructions:    575
                                                    // Expected cycles: 575
                                                    // Expected IPC:    1.00
                                                    //
                                                    // -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------->
                                                    // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250                      275                      300                      325                      350                      375                      400                      425                      450                      475                      500                      525                      550
                                                    // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
        vldrw.U32 q4, [r2, #32]                     // *..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        add r11, r2, #400                           // .*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #112]                    // ..*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // ...*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #192]                    // ....*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .....*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #272]                    // ......*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .......*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #352]                    // ........*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q2, q4, q0                             // .........*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #0]                     // ..........*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        add r5, r4, #400                            // ...........*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #80]                    // ............*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .............*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #160]                   // ..............*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // ...............*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #240]                   // ................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #320]                   // ..................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q7, q4, q0                             // ...................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #0]                      // ....................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q7                             // .....................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #80]                     // ......................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .......................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #160]                    // ........................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .........................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #240]                    // ..........................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // ...........................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #16]                    // ............................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q0, q3                             // .............................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q1, [r11, #112]                   // ..............................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q6, #32-((RCxy_10+1)/2)        // ...............................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r11, #32]                    // ................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q6, #(RCxy_10+1)/2             // .................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #192]                   // ..................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q1, q5, q1                             // ...................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r11, #352]                   // ....................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q1, q6                             // .....................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q1, [r11, #272]                   // ......................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q1                             // .......................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q7, [r13, #0]                      // ........................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q7, q6, q5                             // .........................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #160]                     // ..........................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q7, #31                        // ...........................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q6, q7, #1                          // ............................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #320]                    // .............................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q1, q4, q0                             // ..............................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #96]                     // ...............................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q6, q1                             // ................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #16]                     // .................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q4, q5                             // ..................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-(RCxy_11/2)            // ...................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #RCxy_11/2                 // ....................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #96]                    // .....................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ......................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #16]                      // .......................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-((RCxy_10-1)/2)        // ........................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #(RCxy_10-1)/2             // .........................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q3                             // ..........................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #160]                     // ...........................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q6, #32-(RCxy_11/2)            // ............................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q6, #RCxy_11/2                 // .............................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #176]                   // ..............................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q6, q3                             // ...............................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #16]                      // ................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-(RCxy_12/2)            // .................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #RCxy_12/2                 // ..................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #256]                    // ...................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q5                             // ....................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #272]                     // .....................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q4, #32-((RCxy_13-1)/2)        // ......................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q4, #(RCxy_13-1)/2             // .......................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #176]                    // ........................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q4, q5                             // .........................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r5, #128]                     // ..........................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-(RCxy_12/2)            // ...........................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #RCxy_12/2                 // ............................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #256]                   // .............................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q3                             // ..............................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #336]                   // ...............................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q0, q3                             // ................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #272]                     // .................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-((RCxy_13+1)/2)        // ..................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #(RCxy_13+1)/2             // ...................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #128]                     // ....................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q3, #32-(RCxy_14/2)            // .....................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q3, #RCxy_14/2                 // ......................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #336]                    // .......................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q0, q5                             // ........................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #144]                   // .........................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q5, #32-(RCxy_14/2)            // ..........................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r11, #64]                    // ...........................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q5, #RCxy_14/2                 // ............................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r11, #224]                   // .............................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q3, q0                             // ..............................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r11, #304]                   // ...............................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r11, #384]                   // .................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q3                             // ..................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #384]                     // ...................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q0, q5                             // ....................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r4, #384]                     // .....................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q5, #31                        // ......................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q4, q5, #1                          // .......................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #144]                    // ........................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q2, q4, q2                             // .........................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #64]                     // ..........................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // ...........................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #224]                    // ............................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .............................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #304]                    // ..............................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // ...............................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #384]                    // ................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q4, q0                             // .................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #48]                     // ..................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q4, q2                             // ...................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-(RCxy_30/2)            // ....................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #RCxy_30/2                 // .....................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #128]                    // ......................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q7, q3, q7                             // .......................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #80]                      // ........................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q0, q2                             // .........................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_31-1)/2)        // ..........................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r2, #288]                    // ...........................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_31-1)/2             // ............................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #208]                    // .............................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ..............................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #336]                     // ...............................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_32-1)/2)        // ................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_32-1)/2             // .................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #208]                   // ..................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                             // ...................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #192]                     // ....................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_32+1)/2)        // .....................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_32+1)/2             // ......................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #128]                   // .......................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                             // ........................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #192]                     // .........................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_31+1)/2)        // ..........................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_31+1)/2             // ...........................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #48]                    // ............................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q2                             // .............................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #336]                     // ..............................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q4, q7                             // ...............................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-(RCxy_30/2)            // ................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #RCxy_30/2                 // .................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #368]                    // ..................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q2, q0, q2                             // ...................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #80]                      // ....................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-((RCxy_33-1)/2)        // .....................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #(RCxy_33-1)/2             // ......................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #288]                   // .......................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q7                             // ........................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #368]                   // .........................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q7, q0, q7                             // ..........................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #48]                      // ...........................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q7, #32-(RCxy_34/2)            // ............................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q7, #RCxy_34/2                 // .............................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q7, [r11, #256]                   // ..............................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q2, #32-(RCxy_34/2)            // ...............................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #304]                     // ................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q2, #RCxy_34/2                 // .................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q6, #32-((RCxy_33+1)/2)        // ..................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #96]                    // ...................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q6, #(RCxy_33+1)/2             // ....................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #16]                    // .....................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q6, q0                             // ......................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #176]                   // .......................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q6                             // ........................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #336]                   // .........................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q7                             // ..........................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #48]                      // ...........................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q2, q0, q6                             // ............................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #304]                     // .............................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q2, #31                        // ..............................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q4, q2, #1                          // ...............................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #16]                     // ................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q4, q3                             // .................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #96]                     // ..................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q0, q4                             // ...................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #176]                    // ....................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .....................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #256]                    // ......................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q0                             // .......................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #336]                    // ........................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................
        veor q7, q4, q0                             // .........................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #0]                      // ..........................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q7, q5                             // ...........................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #80]                    // ............................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q4, q3                             // .............................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ..............................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-(RCxy_00/2)            // ...............................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #RCxy_00/2                 // ................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #0]                     // .................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q5                             // ..................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #0]                       // ...................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-(RCxy_00/2)            // ....................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #RCxy_00/2                 // .....................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r2, #80]                     // ......................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q3                             // .......................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #0]                       // ........................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-(RCxy_01/2)            // .........................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #RCxy_01/2                 // ..........................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #160]                   // ...........................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ............................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #256]                     // .............................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-((RCxy_02+1)/2)        // ..............................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #(RCxy_02+1)/2             // ...............................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #160]                    // ................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q3                             // .................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #112]                     // ..................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-((RCxy_02-1)/2)        // ...................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #(RCxy_02-1)/2             // ....................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r11, #240]                   // .....................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ......................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #112]                     // .......................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q6, #32-(RCxy_01/2)            // ........................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q6, #RCxy_01/2                 // .........................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #320]                   // ..........................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q6, q5                             // ...........................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #256]                     // ............................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-((RCxy_03+1)/2)        // .............................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #(RCxy_03+1)/2             // ..............................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r2, #240]                    // ...............................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................
        veor q0, q6, q3                             // ................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #368]                     // .................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q0, #32-((RCxy_03-1)/2)        // ..................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q0, #(RCxy_03-1)/2             // ...................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q5, #32-(RCxy_04/2)            // ....................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #320]                    // .....................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q4, q5, #RCxy_04/2                 // ......................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r5, #368]                     // .......................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................
        veor q3, q0, q3                             // ........................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #128]                   // .........................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(RCxy_04/2)            // ..........................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r11, #48]                    // ...........................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................
        veor q6, q5, q6                             // ............................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r2, #48]                     // .............................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #RCxy_04/2                 // ..............................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r11, #208]                   // ...............................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q3                             // ................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r2, #128]                    // .................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................
        veor q3, q5, q3                             // ..................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r2, #208]                    // ...................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................
        veor q3, q3, q5                             // ....................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r2, #288]                    // .....................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................
        veor q3, q3, q5                             // ......................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q5, [r2, #368]                    // .......................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................
        veor q5, q3, q5                             // ........................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r11, #288]                   // .........................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................
        veor q6, q6, q3                             // ..........................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r11, #368]                   // ...........................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................
        veor q2, q5, q2                             // ............................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q4, [r5, #224]                     // .............................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................
        veor q3, q6, q3                             // ..............................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #224]                     // ...............................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q3, #31                        // ................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................
        vsli.32 q4, q3, #1                          // .................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r2, #32]                     // ..................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................
        veor q7, q4, q7                             // ...................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #32]                    // ....................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................
        veor q0, q6, q7                             // .....................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ......................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q0, #32-(RCxy_20/2)            // .......................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q0, #RCxy_20/2                 // ........................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-(RCxy_20/2)            // .........................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #RCxy_20/2                 // ..........................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #112]                    // ...........................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                             // ............................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r4, #320]                     // .............................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q4, #32-(RCxy_21/2)            // ..............................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q4, #RCxy_21/2                 // ...............................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #192]                   // ................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // .................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #320]                     // ..................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_22+1)/2)        // ...................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_22+1)/2             // ....................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #192]                    // .....................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                             // ......................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r4, #176]                     // .......................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q4, #32-((RCxy_22-1)/2)        // ........................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q4, #(RCxy_22-1)/2             // .........................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #112]                   // ..........................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ...........................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r5, #32]                      // ............................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................
        vshr.U32 q6, q4, #32-(RCxy_21/2)            // .............................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................
        vsli.U32 q6, q4, #RCxy_21/2                 // ..............................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #272]                   // ...............................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #32]                      // .................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_23+1)/2)        // ..................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_23+1)/2             // ...................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r2, #272]                    // ....................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                             // .....................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #288]                     // ......................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_23-1)/2)        // .......................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_23-1)/2             // ........................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #352]                   // .........................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ..........................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #352]                    // ...........................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................
        veor q7, q2, q7                             // ............................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................
        veor q2, q1, q3                             // .............................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................
        vldrw.32 q1, [r13, #0]                      // ..............................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................
        vshr.U32 q3, q1, #31                        // ...............................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................
        vstrw.32 q6, [r5, #176]                     // ................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................
        vsli.32 q3, q1, #1                          // .................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #288]                     // ..................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................
        veor q5, q3, q5                             // ...................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_24+1)/2)        // ....................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r2, #64]                     // .....................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_24+1)/2             // ......................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #64]                    // .......................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................
        vshr.U32 q1, q7, #32-((RCxy_24-1)/2)        // ........................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #144]                     // .........................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................
        vsli.U32 q1, q7, #(RCxy_24-1)/2             // ..........................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #144]                    // ...........................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................
        veor q3, q6, q5                             // ............................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................
        vstrw.32 q1, [r5, #144]                     // .............................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ..............................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................
        veor q0, q0, q5                             // ...............................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................
        vldrw.U32 q6, [r11, #144]                   // ................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................
        vshr.U32 q7, q3, #32-((RCxy_40-1)/2)        // .................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................
        vldrw.U32 q1, [r2, #224]                    // ..................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................
        vsli.U32 q7, q3, #(RCxy_40-1)/2             // ...................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................
        vshr.U32 q3, q4, #32-((RCxy_40+1)/2)        // ....................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................
        vstrw.32 q7, [r5, #240]                     // .....................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................
        vsli.U32 q3, q4, #(RCxy_40+1)/2             // ......................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................
        vshr.U32 q4, q0, #32-(RCxy_41/2)            // .......................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................
        vstrw.32 q3, [r4, #240]                     // ........................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................
        vsli.U32 q4, q0, #RCxy_41/2                 // .........................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................
        veor q0, q6, q2                             // ..........................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................
        vstrw.32 q4, [r4, #96]                      // ...........................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................
        veor q4, q1, q5                             // ............................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................
        vshr.U32 q6, q0, #32-(RCxy_41/2)            // .............................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................
        vldrw.U32 q7, [r11, #224]                   // ..............................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................
        vsli.U32 q6, q0, #RCxy_41/2                 // ...............................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................
        vldrw.U32 q3, [r2, #304]                    // ................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_42-1)/2)        // .................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................
        vldrw.U32 q1, [r11, #304]                   // ..................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_42-1)/2             // ...................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................
        vstrw.32 q6, [r5, #96]                      // ....................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................
        veor q4, q7, q2                             // .....................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #352]                     // ......................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-((RCxy_42+1)/2)        // .......................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................
        vldrw.U32 q6, [r4, #96]                     // ........................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #(RCxy_42+1)/2             // .........................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................
        vldrw.U32 q4, [r11, #384]                   // ..........................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................
        veor q4, q4, q2                             // ...........................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #352]                     // ............................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-(RCxy_44/2)            // .............................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................
        vsli.U32 q0, q4, #RCxy_44/2                 // ..............................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................
        vldrw.U32 q7, [r2, #384]                    // ...............................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................
        veor q4, q3, q5                             // ................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................
        vstrw.32 q0, [r5, #64]                      // .................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................
        vshr.U32 q0, q4, #32-(RCxy_43/2)            // ..................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................
        vsli.U32 q0, q4, #RCxy_43/2                 // ...................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................
        vldrw.U32 q3, [r4, #112]                    // ....................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................
        veor q7, q7, q5                             // .....................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #208]                     // ......................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................
        vshr.U32 q5, q7, #32-(RCxy_44/2)            // .......................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................
        vsli.U32 q5, q7, #RCxy_44/2                 // ........................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................
        vldrw.U32 q7, [r4, #144]                    // .........................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................
        veor q4, q1, q2                             // ..........................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................
        vstrw.32 q5, [r4, #64]                      // ...........................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................
        vshr.U32 q2, q4, #32-(RCxy_43/2)            // ............................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................
        vbic q1, q3, q6                             // .............................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................
        vldrw.U32 q5, [r4, #80]                     // ..............................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................
        veor q0, q5, q1                             // ...............................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................
        vldrw.U32 q1, [r4, #128]                    // ................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................
        vsli.U32 q2, q4, #RCxy_43/2                 // .................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................
        vstrw.32 q0, [r4, #80]                      // ..................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................
        vbic q0, q1, q3                             // ...................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................
        vbic q4, q7, q1                             // ....................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................
        vstrw.32 q2, [r5, #208]                     // .....................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................
        veor q4, q3, q4                             // ......................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................
        vstrw.32 q4, [r4, #112]                     // .......................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................
        veor q2, q6, q0                             // ........................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................
        vstrw.32 q2, [r4, #96]                      // .........................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................
        vbic q4, q6, q5                             // ..........................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................
        vldrw.U32 q3, [r5, #80]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................
        vbic q0, q5, q7                             // ............................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................
        vldrw.U32 q5, [r5, #144]                    // .............................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................
        veor q0, q1, q0                             // ..............................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................
        vldrw.U32 q6, [r5, #128]                    // ...............................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................
        veor q1, q7, q4                             // ................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................
        vldrw.U32 q7, [r5, #96]                     // .................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................
        vbic q4, q7, q3                             // ..................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................
        vldrw.U32 q2, [r5, #112]                    // ...................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................
        veor q4, q5, q4                             // ....................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................
        vstrw.32 q0, [r4, #128]                     // .....................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................
        vbic q0, q3, q5                             // ......................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................
        vstrw.32 q1, [r4, #144]                     // .......................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................
        veor q1, q6, q0                             // ........................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................
        vstrw.32 q1, [r5, #128]                     // .........................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................
        vbic q0, q5, q6                             // ..........................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................
        vstrw.32 q4, [r5, #144]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................
        veor q4, q2, q0                             // ............................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................
        vstrw.32 q4, [r5, #112]                     // .............................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................
        vbic q4, q2, q7                             // ..............................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................
        vbic q6, q6, q2                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................
        vldrw.U32 q1, [r4, #224]                    // ................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................
        vldrw.U32 q2, [r4, #176]                    // .................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................
        veor q7, q7, q6                             // ..................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................
        vldrw.U32 q5, [r4, #160]                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................
        veor q0, q3, q4                             // ....................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................
        vldrw.U32 q4, [r4, #192]                    // .....................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................
        vbic q3, q4, q2                             // ......................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................
        vldrw.U32 q6, [r4, #208]                    // .......................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................
        veor q3, q5, q3                             // ........................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................
        vstrw.32 q3, [r4, #160]                     // .........................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................
        vbic q3, q1, q6                             // ..........................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................
        vstrw.32 q0, [r5, #80]                      // ...........................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................
        veor q3, q4, q3                             // ............................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................
        vstrw.32 q3, [r4, #192]                     // .............................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................
        vbic q3, q5, q1                             // ..............................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................
        vstrw.32 q7, [r5, #96]                      // ...............................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................
        veor q7, q6, q3                             // ................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................
        vstrw.32 q7, [r4, #208]                     // .................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................
        vbic q7, q6, q4                             // ..................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................
        vldrw.U32 q3, [r5, #192]                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................
        vbic q0, q2, q5                             // ....................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................
        vldrw.U32 q6, [r5, #224]                    // .....................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................
        veor q0, q1, q0                             // ......................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................
        vldrw.U32 q1, [r5, #208]                    // .......................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................
        veor q4, q2, q7                             // ........................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................
        vldrw.U32 q2, [r5, #176]                    // .........................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................
        vbic q7, q1, q3                             // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................
        vldrw.U32 q5, [r5, #160]                    // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................
        veor q7, q2, q7                             // ............................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................
        vstrw.32 q0, [r4, #224]                     // .............................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................
        vbic q0, q3, q2                             // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................
        vstrw.32 q4, [r4, #176]                     // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................
        veor q0, q5, q0                             // ................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................
        vstrw.32 q0, [r5, #160]                     // .................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................
        vbic q4, q5, q6                             // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................
        vstrw.32 q7, [r5, #176]                     // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................
        veor q4, q1, q4                             // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................
        vstrw.32 q4, [r5, #208]                     // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................
        vbic q7, q6, q1                             // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................
        veor q0, q3, q7                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................
        vldrw.U32 q7, [r4, #304]                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................
        vbic q1, q2, q5                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................
        vldrw.U32 q5, [r4, #272]                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................
        veor q1, q6, q1                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................
        vldrw.U32 q3, [r4, #288]                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................
        vbic q4, q7, q3                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................
        vldrw.U32 q6, [r4, #256]                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................
        veor q2, q5, q4                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................
        vstrw.32 q1, [r5, #224]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................
        vbic q4, q3, q5                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................
        vstrw.32 q2, [r4, #272]                     // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................
        veor q4, q6, q4                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................
        vstrw.32 q4, [r4, #256]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................
        vbic q5, q5, q6                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................
        vldrw.U32 q4, [r4, #240]                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................
        vbic q1, q4, q7                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................
        vldrw.U32 q2, [r5, #272]                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................
        veor q5, q4, q5                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................
        vstrw.32 q0, [r5, #192]                     // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................
        veor q0, q3, q1                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................
        vstrw.32 q5, [r4, #240]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................
        vbic q4, q6, q4                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................
        vstrw.32 q0, [r4, #288]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................
        veor q4, q7, q4                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................
        vldrw.U32 q3, [r5, #288]                    // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................
        vbic q6, q3, q2                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................
        vldrw.U32 q5, [r5, #256]                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................
        veor q0, q5, q6                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................
        vldrw.U32 q7, [r5, #304]                    // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................
        vbic q1, q7, q3                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................
        vldrw.U32 q6, [r5, #240]                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................
        veor q1, q2, q1                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................
        vstrw.32 q0, [r5, #256]                     // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................
        vbic q0, q6, q7                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................
        vstrw.32 q1, [r5, #272]                     // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................
        veor q1, q3, q0                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................
        vstrw.32 q4, [r4, #304]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................
        vbic q4, q5, q6                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................
        vstrw.32 q1, [r5, #288]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................
        veor q4, q7, q4                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................
        vstrw.32 q4, [r5, #304]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................
        vbic q0, q2, q5                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................
        vldrw.U32 q3, [r4, #352]                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................
        veor q7, q6, q0                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................
        vldrw.U32 q2, [r4, #336]                    // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................
        vbic q4, q3, q2                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................
        vldrw.U32 q5, [r4, #320]                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................
        veor q4, q5, q4                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................
        vldrw.U32 q6, [r4, #384]                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................
        vbic q0, q5, q6                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................
        vldrw.U32 q1, [r4, #368]                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................
        veor q0, q1, q0                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................
        vstrw.32 q0, [r4, #368]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................
        vbic q0, q6, q1                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................
        vstrw.32 q4, [r4, #320]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................
        veor q0, q3, q0                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................
        vstrw.32 q0, [r4, #352]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................
        vbic q0, q2, q5                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................
        vstrw.32 q7, [r5, #240]                     // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................
        veor q5, q6, q0                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................
        vstrw.32 q5, [r4, #384]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................
        vbic q0, q1, q3                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................
        vldrw.U32 q3, [r5, #336]                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................
        veor q2, q2, q0                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................
        vldrw.U32 q0, [r5, #352]                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................
        vbic q1, q0, q3                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................
        vldrw.U32 q6, [r5, #368]                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................
        vbic q4, q6, q0                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................
        vldrw.U32 q5, [r5, #320]                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................
        veor q4, q3, q4                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................
        vldrw.U32 q7, [r5, #384]                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................
        vbic q3, q3, q5                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................
        vstrw.32 q2, [r4, #336]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................
        vbic q2, q7, q6                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................
        vstrw.32 q4, [r5, #336]                     // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................
        veor q4, q0, q2                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................
        vstrw.32 q4, [r5, #352]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................
        veor q4, q5, q1                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................
        vstrw.32 q4, [r5, #320]                     // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................
        veor q0, q7, q3                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................
        vstrw.32 q0, [r5, #384]                     // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................
        vbic q4, q5, q7                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................
        vldrw.U32 q3, [r4, #48]                     // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................
        veor q1, q6, q4                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................
        vldrw.U32 q2, [r4, #64]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................
        vbic q6, q2, q3                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................
        vldrw.U32 q7, [r4, #32]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................
        veor q6, q7, q6                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................
        vldrw.U32 q4, [r4, #16]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................
        vbic q5, q7, q4                             // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................
        vldrw.U32 q0, [r4, #0]                      // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................
        veor q5, q0, q5                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................
        vstrw.32 q6, [r4, #32]                      // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................
        vbic q6, q3, q7                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................
        vstrw.32 q5, [r4, #0]                       // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................
        vbic q7, q4, q0                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................
        vstrw.32 q1, [r5, #368]                     // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................
        vbic q0, q0, q2                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................
        vldrw.U32 q1, [r5, #48]                     // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................
        veor q7, q2, q7                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................
        vldrw.U32 q2, [r5, #16]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................
        veor q0, q3, q0                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................
        vldrw.U32 q3, [r5, #32]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................
        veor q4, q4, q6                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................
        ldrd r11, r9, [r6]                          // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................
        vstrw.32 q7, [r4, #64]                      // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................
        vdup.32 q7, r11                             // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................
        vstrw.32 q4, [r4, #16]                      // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................
        veor q5, q5, q7                             // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................
        add r3, r2, #0                              // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................
        vbic q4, q1, q3                             // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................
        add r2, r4, #0                              // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................
        veor q7, q2, q4                             // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................
        vstrw.32 q7, [r5, #16]                      // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................
        add r6, r6, #8                              // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................
        vbic q6, q3, q2                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................
        vldrw.U32 q4, [r5, #0]                      // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................
        vbic q7, q2, q4                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................
        vstrw.32 q5, [r4, #0]                       // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................
        veor q5, q4, q6                             // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............
        vstrw.32 q0, [r4, #48]                      // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............
        vdup.32 q6, r9                              // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............
        add r4, r3, #0                              // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............
        veor q0, q5, q6                             // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........
        vldrw.U32 q2, [r5, #64]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........
        veor q7, q2, q7                             // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........
        vstrw.32 q0, [r5, #0]                       // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........
        vbic q6, q4, q2                             // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......
        vstrw.32 q7, [r5, #64]                      // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......
        veor q0, q1, q6                             // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....
        vstrw.32 q0, [r5, #48]                      // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....
        vbic q7, q2, q1                             // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...
        vstrw.32 q5, [r5, #0]                       // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..
        veor q4, q3, q7                             // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.
        vstrw.32 q4, [r5, #32]                      // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*

                                                     // -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------->
                                                     // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250                      275                      300                      325                      350                      375                      400                      425                      450                      475                      500                      525                      550
                                                     // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------
        // add r11, r2, #400                         // .*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // add r5, r4, #400                          // ...........*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q5, [r11, #0]                   // ..........*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r11, #80]                  // ............*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q2                           // .............*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r11, #160]                 // ..............*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q2                           // ...............*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r11, #240]                 // ................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q2                           // .................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r11, #320]                 // ..................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q2                           // ...................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r2, #32]                   // *..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #112]                  // ..*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q3                           // ...*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #192]                  // ....*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q3                           // .....*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #272]                  // ......*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q3                           // .......*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #352]                  // ........*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q3                           // .........*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q2, q5                           // .....................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q5, [r13, #0]                    // ........................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q5, [r2, #0]                    // ....................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r2, #80]                   // ......................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q1                           // .......................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r2, #160]                  // ........................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q1                           // .........................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r2, #240]                  // ..........................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q1                           // ...........................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r2, #320]                  // .............................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q1, q5, q1                           // ..............................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q5, [r11, #32]                  // ................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #112]                 // ..............................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q7                           // ...................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #192]                 // ..................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q7                           // .....................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #272]                 // ......................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q7                           // .......................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #352]                 // ....................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q5, q7                           // .........................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q5, q7, #31                      // ...........................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32 q5, q7, #1                        // ............................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q1                           // ................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #16]                   // .................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #16]                  // ............................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q5                           // ......................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q3                           // .............................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_10-1)/2)      // ........................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_10-1)/2           // .........................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #160]                   // ...........................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q0, #32-((RCxy_10+1)/2)      // ...............................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q0, #(RCxy_10+1)/2           // .................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #160]                   // ..........................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #96]                   // ...............................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #96]                  // .....................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q5                           // ..................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q3                           // ..........................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_11/2)          // ...................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_11/2               // ....................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #16]                    // .......................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_11/2)          // ............................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_11/2               // .............................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #16]                    // ................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #176]                  // ........................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #176]                 // ..............................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q5                           // .........................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q3                           // ...............................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_12/2)          // ...........................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_12/2               // ............................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #272]                   // .................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_12/2)          // .................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_12/2               // ..................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #272]                   // .....................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #256]                  // ...................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #256]                 // .............................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q5                           // ....................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q3                           // ..............................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_13-1)/2)      // ......................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_13-1)/2           // .......................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #128]                   // ..........................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_13+1)/2)      // ..................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_13+1)/2           // ...................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #128]                   // ....................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #336]                  // .......................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #336]                 // ...............................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q6, q5                           // ........................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q0, q3                           // ................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q5, #32-(RCxy_14/2)          // ..........................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q5, #RCxy_14/2               // ............................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #384]                   // .....................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q5, q3, #32-(RCxy_14/2)          // .....................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q5, q3, #RCxy_14/2               // ......................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q5, [r5, #384]                   // ...................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q5, [r11, #64]                  // ...........................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r11, #144]                 // .........................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ..............................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r11, #224]                 // .............................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r11, #304]                 // ...............................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ..................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r11, #384]                 // .................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ....................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q3, q5, #31                      // ......................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32 q3, q5, #1                        // .......................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q3, q2                           // .........................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #64]                   // ..........................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #144]                  // ........................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ...........................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #224]                  // ............................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // .............................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #304]                  // ..............................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ...............................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #384]                  // ................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // .................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q3, q7                           // .......................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #48]                   // ..................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #48]                  // ............................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q2                           // ...................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q7                           // ...............................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_30/2)          // ....................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_30/2               // .....................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #80]                    // ........................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_30/2)          // ................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_30/2               // .................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #80]                    // ....................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #128]                  // ......................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #128]                 // .......................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q2                           // .........................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q7                           // ........................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_31-1)/2)      // ..........................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_31-1)/2           // ............................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #336]                   // ...............................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_31+1)/2)      // ..........................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_31+1)/2           // ...........................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #336]                   // ..............................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #208]                  // .............................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #208]                 // ..................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q2                           // ..............................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q7                           // ...................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_32-1)/2)      // ................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_32-1)/2           // .................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #192]                   // ....................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_32+1)/2)      // .....................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_32+1)/2           // ......................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #192]                   // .........................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #288]                  // ...........................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #288]                 // .......................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q2                           // .............................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q7                           // ........................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_33-1)/2)      // .....................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_33-1)/2           // ......................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #48]                    // ...........................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_33+1)/2)      // ..................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_33+1)/2           // ....................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #48]                    // ...........................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #368]                  // ..................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #368]                 // .........................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q6, q2                           // ...................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q0, q7                           // ..........................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q2, #32-(RCxy_34/2)          // ...............................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q2, #RCxy_34/2               // .................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #304]                   // .............................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q2, q7, #32-(RCxy_34/2)          // ............................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q2, q7, #RCxy_34/2               // .............................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q2, [r5, #304]                   // ................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q2, [r11, #16]                  // .....................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #96]                  // ...................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q7                           // ......................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #176]                 // .......................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q7                           // ........................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #256]                 // ..............................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q7                           // ..........................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r11, #336]                 // .........................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q2, q2, q7                           // ............................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q7, q2, #31                      // ..............................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32 q7, q2, #1                        // ...............................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q7, q3                           // .................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q7, [r2, #16]                   // ................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #96]                   // ..................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q7, q6                           // ...................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #176]                  // ....................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q7, q6                           // .....................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #256]                  // ......................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q7, q6                           // .......................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #336]                  // ........................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q7, q7, q6                           // .........................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q7, q5                           // ...........................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #0]                    // ..........................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #0]                   // .................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q3                           // .............................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q5                           // ..................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_00/2)          // ...............................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_00/2               // ................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #0]                     // ...................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_00/2)          // ....................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_00/2               // .....................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #0]                     // ........................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #80]                   // ......................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #80]                  // ............................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q3                           // .......................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q5                           // ..............................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_01/2)          // ........................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_01/2               // .........................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #256]                   // ............................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_01/2)          // .........................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_01/2               // ..........................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #256]                   // .............................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #160]                  // ................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #160]                 // ...........................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q3                           // .................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q5                           // ............................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_02-1)/2)      // ...................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_02-1)/2           // ....................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #112]                   // .......................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_02+1)/2)      // ..............................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_02+1)/2           // ...............................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #112]                   // ..................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #240]                  // ...............................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #240]                 // .....................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q3                           // ................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q5                           // ......................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_03-1)/2)      // ..................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_03-1)/2           // ...................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #368]                   // .......................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_03+1)/2)      // .............................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_03+1)/2           // ..............................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #368]                   // .................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #320]                  // .....................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #320]                 // ..........................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q6, q3                           // ........................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................
        // veor q5, q0, q5                           // ...........................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q3, #32-(RCxy_04/2)          // ..........................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q3, #RCxy_04/2               // ..............................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #224]                   // ...............................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q3, q5, #32-(RCxy_04/2)          // ....................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q3, q5, #RCxy_04/2               // ......................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q3, [r5, #224]                   // .............................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q5, [r2, #48]                   // .............................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #128]                  // .................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ..................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #208]                  // ...................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ....................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #288]                  // .....................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ......................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #368]                  // .......................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................
        // veor q5, q5, q3                           // ........................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................
        // veor q2, q5, q2                           // ............................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r11, #48]                  // ...........................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r11, #128]                 // .........................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ............................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r11, #208]                 // ...............................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r11, #288]                 // .........................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ..........................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r11, #368]                 // ...........................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................
        // veor q3, q3, q6                           // ..............................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q3, #31                      // ................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................
        // vsli.32 q6, q3, #1                        // .................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................
        // veor q7, q6, q7                           // ...................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #32]                   // ..................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #32]                  // ....................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q7                           // .....................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q2                           // ......................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_20/2)          // .......................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_20/2               // ........................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #320]                   // .............................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_20/2)          // .........................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_20/2               // ..........................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #320]                   // ..................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #112]                  // ...........................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #112]                 // ..........................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q7                           // ............................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q2                           // ...........................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-(RCxy_21/2)          // ..............................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #RCxy_21/2               // ...............................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r4, #176]                   // .......................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-(RCxy_21/2)          // .............................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #RCxy_21/2               // ..............................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #176]                   // ................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #192]                  // .....................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #192]                 // ................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................
        // veor q6, q6, q7                           // ......................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................
        // veor q0, q0, q2                           // .................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_22-1)/2)      // ........................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_22-1)/2           // .........................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #32]                    // ............................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_22+1)/2)      // ...................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_22+1)/2           // ....................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #32]                    // .................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #272]                  // ....................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #272]                 // ...............................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................
        // veor q6, q6, q7                           // .....................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................
        // veor q0, q0, q2                           // ................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................
        // vshr.U32 q4, q6, #32-((RCxy_23-1)/2)      // .......................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................
        // vsli.U32 q4, q6, #(RCxy_23-1)/2           // ........................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................
        // vstrw.32 q4, [r5, #288]                   // ..................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q0, #32-((RCxy_23+1)/2)      // ..................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q0, #(RCxy_23+1)/2           // ...................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #288]                   // ......................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................
        // vldrw.U32 q6, [r2, #352]                  // ...........................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................
        // vldrw.U32 q0, [r11, #352]                 // .........................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................
        // veor q7, q6, q7                           // ............................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................
        // veor q2, q0, q2                           // ..........................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................
        // vshr.U32 q6, q7, #32-((RCxy_24-1)/2)      // ........................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................
        // vsli.U32 q6, q7, #(RCxy_24-1)/2           // ..........................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................
        // vstrw.32 q6, [r5, #144]                   // .............................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................
        // vshr.U32 q7, q2, #32-((RCxy_24+1)/2)      // ....................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................
        // vsli.U32 q7, q2, #(RCxy_24+1)/2           // ......................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................
        // vstrw.32 q7, [r4, #144]                   // .........................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................
        // veor q2, q1, q3                           // .............................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................
        // vldrw.32 q3, [r13, #0]                    // ..............................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................
        // vshr.U32 q1, q3, #31                      // ...............................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................
        // vsli.32 q1, q3, #1                        // .................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................
        // veor q5, q1, q5                           // ...................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #64]                   // .....................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r11, #64]                  // .......................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................
        // veor q3, q3, q5                           // ............................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................
        // veor q1, q1, q2                           // ..............................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................
        // vshr.U32 q7, q3, #32-((RCxy_40-1)/2)      // .................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................
        // vsli.U32 q7, q3, #(RCxy_40-1)/2           // ...................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................
        // vstrw.32 q7, [r5, #240]                   // .....................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................
        // vshr.U32 q3, q1, #32-((RCxy_40+1)/2)      // ....................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................
        // vsli.U32 q3, q1, #(RCxy_40+1)/2           // ......................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................
        // vstrw.32 q3, [r4, #240]                   // ........................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #144]                  // ...........................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r11, #144]                 // ................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................
        // veor q3, q3, q5                           // ...............................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................
        // veor q1, q1, q2                           // ..........................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................
        // vshr.U32 q7, q3, #32-(RCxy_41/2)          // .......................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................
        // vsli.U32 q7, q3, #RCxy_41/2               // .........................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................
        // vstrw.32 q7, [r4, #96]                    // ...........................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................
        // vshr.U32 q3, q1, #32-(RCxy_41/2)          // .............................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................
        // vsli.U32 q3, q1, #RCxy_41/2               // ...............................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................
        // vstrw.32 q3, [r5, #96]                    // ....................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #224]                  // ..................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r11, #224]                 // ..............................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................
        // veor q3, q3, q5                           // ............................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................
        // veor q1, q1, q2                           // .....................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................
        // vshr.U32 q7, q3, #32-((RCxy_42-1)/2)      // .................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................
        // vsli.U32 q7, q3, #(RCxy_42-1)/2           // ...................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................
        // vstrw.32 q7, [r5, #352]                   // ......................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................
        // vshr.U32 q3, q1, #32-((RCxy_42+1)/2)      // .......................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................
        // vsli.U32 q3, q1, #(RCxy_42+1)/2           // .........................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................
        // vstrw.32 q3, [r4, #352]                   // ............................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #304]                  // ................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................
        // vldrw.U32 q1, [r11, #304]                 // ..................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................
        // veor q3, q3, q5                           // ................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................
        // veor q1, q1, q2                           // ..........................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................
        // vshr.U32 q7, q3, #32-(RCxy_43/2)          // ..................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................
        // vsli.U32 q7, q3, #RCxy_43/2               // ...................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................
        // vstrw.32 q7, [r4, #208]                   // ......................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................
        // vshr.U32 q3, q1, #32-(RCxy_43/2)          // ............................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................
        // vsli.U32 q3, q1, #RCxy_43/2               // .................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................
        // vstrw.32 q3, [r5, #208]                   // .....................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................
        // vldrw.U32 q3, [r2, #384]                  // ...............................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................
        // vldrw.U32 q1, [r11, #384]                 // ..........................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................
        // veor q5, q3, q5                           // .....................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................
        // veor q2, q1, q2                           // ...........................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................
        // vshr.U32 q3, q5, #32-(RCxy_44/2)          // .......................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................
        // vsli.U32 q3, q5, #RCxy_44/2               // ........................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................
        // vstrw.32 q3, [r4, #64]                    // ...........................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................
        // vshr.U32 q5, q2, #32-(RCxy_44/2)          // .............................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................
        // vsli.U32 q5, q2, #RCxy_44/2               // ..............................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................
        // vstrw.32 q5, [r5, #64]                    // .................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................
        // vldrw.U32 q5, [r4, #80]                   // ..............................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................
        // vldrw.U32 q2, [r4, #96]                   // ........................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................
        // vldrw.U32 q3, [r4, #112]                  // ....................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................
        // vbic q1, q3, q2                           // .............................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................
        // veor q1, q5, q1                           // ...............................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................
        // vstrw.32 q1, [r4, #80]                    // ..................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................
        // vldrw.U32 q1, [r4, #128]                  // ................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................
        // vbic q7, q1, q3                           // ...................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................
        // veor q7, q2, q7                           // ........................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................
        // vstrw.32 q7, [r4, #96]                    // .........................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................
        // vldrw.U32 q7, [r4, #144]                  // .........................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................
        // vbic q6, q7, q1                           // ....................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................
        // veor q3, q3, q6                           // ......................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................
        // vstrw.32 q3, [r4, #112]                   // .......................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................
        // vbic q3, q5, q7                           // ............................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................
        // veor q6, q1, q3                           // ..............................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................
        // vstrw.32 q6, [r4, #128]                   // .....................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................
        // vbic q5, q2, q5                           // ..........................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................
        // veor q5, q7, q5                           // ................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................
        // vstrw.32 q5, [r4, #144]                   // .......................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................
        // vldrw.U32 q5, [r5, #80]                   // ...........................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................
        // vldrw.U32 q2, [r5, #96]                   // .................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................
        // vldrw.U32 q3, [r5, #112]                  // ...................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................
        // vbic q1, q3, q2                           // ..............................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................
        // veor q1, q5, q1                           // ....................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................
        // vstrw.32 q1, [r5, #80]                    // ...........................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................
        // vldrw.U32 q1, [r5, #128]                  // ...............................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................
        // vbic q7, q1, q3                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................
        // veor q7, q2, q7                           // ..................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................
        // vstrw.32 q7, [r5, #96]                    // ...............................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................
        // vldrw.U32 q7, [r5, #144]                  // .............................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................
        // vbic q6, q7, q1                           // ..........................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................
        // veor q3, q3, q6                           // ............................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................
        // vstrw.32 q3, [r5, #112]                   // .............................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................
        // vbic q3, q5, q7                           // ......................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................
        // veor q3, q1, q3                           // ........................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................
        // vstrw.32 q3, [r5, #128]                   // .........................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................
        // vbic q5, q2, q5                           // ..................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................
        // veor q5, q7, q5                           // ....................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................
        // vstrw.32 q5, [r5, #144]                   // ...........................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................
        // vldrw.U32 q5, [r4, #160]                  // ...................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................
        // vldrw.U32 q2, [r4, #176]                  // .................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................
        // vldrw.U32 q3, [r4, #192]                  // .....................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................
        // vbic q1, q3, q2                           // ......................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................
        // veor q1, q5, q1                           // ........................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................
        // vstrw.32 q1, [r4, #160]                   // .........................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................
        // vldrw.U32 q1, [r4, #208]                  // .......................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................
        // vbic q7, q1, q3                           // ..................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................
        // veor q7, q2, q7                           // ........................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................
        // vstrw.32 q7, [r4, #176]                   // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................
        // vldrw.U32 q7, [r4, #224]                  // ................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................
        // vbic q6, q7, q1                           // ..........................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................
        // veor q3, q3, q6                           // ............................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................
        // vstrw.32 q3, [r4, #192]                   // .............................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................
        // vbic q3, q5, q7                           // ..............................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................
        // veor q3, q1, q3                           // ................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................
        // vstrw.32 q3, [r4, #208]                   // .................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................
        // vbic q5, q2, q5                           // ....................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................
        // veor q5, q7, q5                           // ......................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................
        // vstrw.32 q5, [r4, #224]                   // .............................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................
        // vldrw.U32 q5, [r5, #160]                  // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................
        // vldrw.U32 q2, [r5, #176]                  // .........................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................
        // vldrw.U32 q3, [r5, #192]                  // ...................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................
        // vbic q1, q3, q2                           // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................
        // veor q1, q5, q1                           // ................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................
        // vstrw.32 q1, [r5, #160]                   // .................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................
        // vldrw.U32 q1, [r5, #208]                  // .......................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................
        // vbic q7, q1, q3                           // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................
        // veor q7, q2, q7                           // ............................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................
        // vstrw.32 q7, [r5, #176]                   // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................
        // vldrw.U32 q7, [r5, #224]                  // .....................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................
        // vbic q6, q7, q1                           // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................
        // veor q3, q3, q6                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................
        // vstrw.32 q3, [r5, #192]                   // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................
        // vbic q3, q5, q7                           // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................
        // veor q3, q1, q3                           // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................
        // vstrw.32 q3, [r5, #208]                   // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................
        // vbic q5, q2, q5                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................
        // veor q5, q7, q5                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................
        // vstrw.32 q5, [r5, #224]                   // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................
        // vldrw.U32 q5, [r4, #240]                  // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................
        // vldrw.U32 q1, [r4, #256]                  // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................
        // vldrw.U32 q2, [r4, #272]                  // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................
        // vbic q3, q2, q1                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................
        // veor q3, q5, q3                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................
        // vstrw.32 q3, [r4, #240]                   // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................
        // vldrw.U32 q3, [r4, #288]                  // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................
        // vbic q7, q3, q2                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................
        // veor q7, q1, q7                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................
        // vstrw.32 q7, [r4, #256]                   // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................
        // vldrw.U32 q7, [r4, #304]                  // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................
        // vbic q6, q7, q3                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................
        // veor q2, q2, q6                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................
        // vstrw.32 q2, [r4, #272]                   // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................
        // vbic q2, q5, q7                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................
        // veor q2, q3, q2                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................
        // vstrw.32 q2, [r4, #288]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................
        // vbic q5, q1, q5                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................
        // veor q5, q7, q5                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................
        // vstrw.32 q5, [r4, #304]                   // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................
        // vldrw.U32 q5, [r5, #240]                  // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................
        // vldrw.U32 q2, [r5, #256]                  // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................
        // vldrw.U32 q3, [r5, #272]                  // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................
        // vbic q1, q3, q2                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................
        // veor q1, q5, q1                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................
        // vstrw.32 q1, [r5, #240]                   // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................
        // vldrw.U32 q1, [r5, #288]                  // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................
        // vbic q7, q1, q3                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................
        // veor q7, q2, q7                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................
        // vstrw.32 q7, [r5, #256]                   // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................
        // vldrw.U32 q7, [r5, #304]                  // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................
        // vbic q6, q7, q1                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................
        // veor q3, q3, q6                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................
        // vstrw.32 q3, [r5, #272]                   // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................
        // vbic q3, q5, q7                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................
        // veor q3, q1, q3                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................
        // vstrw.32 q3, [r5, #288]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................
        // vbic q0, q2, q5                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................
        // veor q5, q7, q0                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................
        // vstrw.32 q5, [r5, #304]                   // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................
        // vldrw.U32 q5, [r4, #320]                  // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................
        // vldrw.U32 q2, [r4, #336]                  // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................
        // vldrw.U32 q3, [r4, #352]                  // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................
        // vbic q1, q3, q2                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................
        // veor q1, q5, q1                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................
        // vstrw.32 q1, [r4, #320]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................
        // vldrw.U32 q1, [r4, #368]                  // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................
        // vbic q7, q1, q3                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................
        // veor q7, q2, q7                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................
        // vstrw.32 q7, [r4, #336]                   // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................
        // vldrw.U32 q7, [r4, #384]                  // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................
        // vbic q6, q7, q1                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................
        // veor q3, q3, q6                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................
        // vstrw.32 q3, [r4, #352]                   // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................
        // vbic q3, q5, q7                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................
        // veor q3, q1, q3                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................
        // vstrw.32 q3, [r4, #368]                   // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................
        // vbic q5, q2, q5                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................
        // veor q5, q7, q5                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................
        // vstrw.32 q5, [r4, #384]                   // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................
        // vldrw.U32 q5, [r5, #320]                  // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................
        // vldrw.U32 q2, [r5, #336]                  // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................
        // vldrw.U32 q3, [r5, #352]                  // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................
        // vbic q1, q3, q2                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................
        // veor q1, q5, q1                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................
        // vstrw.32 q1, [r5, #320]                   // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................
        // vldrw.U32 q1, [r5, #368]                  // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................
        // vbic q7, q1, q3                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................
        // veor q7, q2, q7                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................
        // vstrw.32 q7, [r5, #336]                   // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................
        // vldrw.U32 q7, [r5, #384]                  // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................
        // vbic q6, q7, q1                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................
        // veor q3, q3, q6                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................
        // vstrw.32 q3, [r5, #352]                   // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................
        // vbic q3, q5, q7                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................
        // veor q3, q1, q3                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................
        // vstrw.32 q3, [r5, #368]                   // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................
        // vbic q5, q2, q5                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................
        // veor q5, q7, q5                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................
        // vstrw.32 q5, [r5, #384]                   // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................
        // vldrw.U32 q5, [r4, #16]                   // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................
        // vldrw.U32 q2, [r4, #32]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................
        // vldrw.U32 q3, [r4, #48]                   // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................
        // vbic q1, q3, q2                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................
        // veor q1, q5, q1                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................
        // vstrw.32 q1, [r4, #16]                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................
        // vldrw.U32 q1, [r4, #64]                   // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................
        // vbic q7, q1, q3                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................
        // veor q7, q2, q7                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................
        // vstrw.32 q7, [r4, #32]                    // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................
        // vldrw.U32 q4, [r4, #0]                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................
        // vbic q7, q4, q1                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................
        // veor q3, q3, q7                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................
        // vstrw.32 q3, [r4, #48]                    // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............
        // vbic q3, q5, q4                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................
        // veor q3, q1, q3                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................
        // vstrw.32 q3, [r4, #64]                    // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................
        // vbic q5, q2, q5                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................
        // veor q5, q4, q5                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................
        // vstrw.32 q5, [r4, #0]                     // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................
        // vldrw.U32 q2, [r5, #16]                   // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................
        // vldrw.U32 q3, [r5, #32]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................
        // vldrw.U32 q1, [r5, #48]                   // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................
        // vbic q7, q1, q3                           // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................
        // veor q7, q2, q7                           // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................
        // vstrw.32 q7, [r5, #16]                    // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................
        // vldrw.U32 q7, [r5, #64]                   // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........
        // vbic q6, q7, q1                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...
        // veor q6, q3, q6                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.
        // vstrw.32 q6, [r5, #32]                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*
        // vldrw.U32 q6, [r5, #0]                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................
        // vbic q0, q6, q7                           // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......
        // veor q1, q1, q0                           // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....
        // vstrw.32 q1, [r5, #48]                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....
        // vbic q1, q2, q6                           // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................
        // veor q1, q7, q1                           // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........
        // vstrw.32 q1, [r5, #64]                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......
        // vbic q2, q3, q2                           // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................
        // veor q2, q6, q2                           // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............
        // vstrw.32 q2, [r5, #0]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..
        // ldrd r11, r12, [r6]                       // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................
        // vdup.32 q3, r11                           // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................
        // veor q5, q5, q3                           // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................
        // vstrw.32 q5, [r4, #0]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................
        // vdup.32 q5, r12                           // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............
        // veor q2, q2, q5                           // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........
        // vstrw.32 q2, [r5, #0]                     // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........
        // add r6, r6, #8                            // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................
        // add r3, r2, #0                            // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................
        // add r2, r4, #0                            // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................
        // add r4, r3, #0                            // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............

        roundend_pre:


    le lr, roundstart
roundend:
    add sp, #8*16

    vpop {d8-d15}
    ldmia.w sp!, {r3,r4,r5,r6,r7,r8,r9,r10,r11,r12, pc}
