INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xadc_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sonar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sim_1/new/sonar_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sonar_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity drp_to_axi4stream
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xadc_wiz_0_0_xadc_core_drp
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xadc_wiz_0_0_axi_xadc
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_2
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_counter_v3_0/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_c_counter_binary_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_fir_compiler_0_0/sim/design_1_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0_vh_rfs.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-307] analyzing entity compare_dualval
INFO: [VRFC 10-307] analyzing entity dpr_ram
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity twopage_address
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity chan_cnt
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity scaler
INFO: [VRFC 10-307] analyzing entity dec_shifter
INFO: [VRFC 10-307] analyzing entity dec_scaler
INFO: [VRFC 10-307] analyzing entity delay_bit
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity emb_calc
INFO: [VRFC 10-307] analyzing entity int_comb_stage_unfolded
INFO: [VRFC 10-307] analyzing entity int_comb_stage_folded
INFO: [VRFC 10-307] analyzing entity int_comb_section
INFO: [VRFC 10-307] analyzing entity decimate
INFO: [VRFC 10-307] analyzing entity interpolate
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_cic_compiler_0_0/sim/design_1_cic_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_cic_compiler_0_0
