Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 31 09:31:10 2023
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file check_demo_control_sets_placed.rpt
| Design       : check_demo
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   748 |
|    Minimum number of control sets                        |   661 |
|    Addition due to synthesis replication                 |    87 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1726 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   748 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |   126 |
| >= 6 to < 8        |    74 |
| >= 8 to < 10       |   186 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |     8 |
| >= 16              |   232 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5670 |         1521 |
| No           | No                    | Yes                    |            2924 |          974 |
| No           | Yes                   | No                     |            1724 |          620 |
| Yes          | No                    | No                     |            1856 |          581 |
| Yes          | No                    | Yes                    |            4257 |         1114 |
| Yes          | Yes                   | No                     |            1587 |          477 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              1 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                      | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                          |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                    | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                          |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                             | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              1 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/CS_reg                                                                                                                                                                                                                  | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u3/u1/smi_config_inst/smi_inst/mdio_en_reg_i_2_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                    | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                          |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u3/u2/smi_config_inst/smi_inst/mdio_en_reg_i_2_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__6_1                                                                                                                      |                2 |              2 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u2/reset_m0/cnt[27]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              2 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u1/reset_m0/cnt[27]_i_1_n_0                                                                                                                                                                                                          |                1 |              2 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                      |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                           |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                           |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |              2 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                           |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                           |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |              2 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |              2 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              3 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                1 |              3 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              3 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                2 |              3 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                    |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                              |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                             |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                           | u0/ila_m1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                           | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                3 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                           |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                           |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___87_n_0                                                                                                                                                                     |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                           | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                2 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble_cnt[3]_i_1__0_n_0                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                     |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                          |                1 |              4 |
|  sys_clk_BUFG                                       | u3/u1/smi_config_inst/phy_init_end                                                                                                                                                                                                                       | u3/u1/i___132_n_0                                                                                                                                                                                                                       |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/wr_burst_req_i_1_n_0                                                                                                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              4 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                              | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/preamble_cnt[3]_i_1_n_0                                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rxd_low[3]_i_1_n_0                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/header_length_buf0                                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                      |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rxd_high[3]_i_1_n_0                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                          |                4 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                      |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_rden1                                                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                               |                1 |              4 |
|  sys_clk_BUFG                                       | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                            |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                3 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                           |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                             |                1 |              4 |
|  sys_clk_BUFG                                       | u3/u2/smi_config_inst/phy_init_end                                                                                                                                                                                                                       | u3/u2/reset_m0/rst_n_reg_reg_0                                                                                                                                                                                                          |                3 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                          |                1 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/header_length_buf0                                                                                                                                                                                                  | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rxd_high[3]_i_1_n_0                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  sys_clk_BUFG                                       | u1/uart_tx_inst/E[0]                                                                                                                                                                                                                                     | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rxd_low[3]_i_1_n_0                                                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/p_0_in                                                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                           |                1 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_rden1                                                                                                                                                                                                                  | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/p_0_in                                                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                3 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                          |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                          |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                  |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                    | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                  |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              4 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                               |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                      |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                       | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                  |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                       |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                              |                1 |              5 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_1_n_0                                                                                                                                                                                         | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                5 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                     | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                4 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                          |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                             | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                              |                1 |              5 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/i[4]_i_1_n_0                                                                                                                                                                                                                             | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                           |                1 |              5 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |              5 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |              5 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___69_n_0                                                                                                                                                                     |                3 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                 | u2__0/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                       |                1 |              5 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |              5 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/i[4]_i_1__0_n_0                                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                4 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  sys_clk_BUFG                                       | u3/u2/smi_config_inst/smi_inst/read_cnt[4]_i_1_n_0                                                                                                                                                                                                       | u3/u2/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                    | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              5 |
|  sys_clk_BUFG                                       | u3/u1/smi_config_inst/smi_inst/read_cnt[4]_i_1_n_0                                                                                                                                                                                                       | u3/u1/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                3 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                    | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                              |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                     | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                     |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                1 |              5 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                3 |              6 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/pack_total_len[26]_i_1_n_0                                                                                                                                                                                                               | u3/u1/arbi_inst/pack_total_len[26]_i_3_n_0                                                                                                                                                                                              |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                                                     |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                4 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/spi_master_m0/DCLK_reg_i_1_n_0                                                                                                                                                                                                         | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                 |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                             | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                       | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                      |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                       |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                                                   |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                           | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                       | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  sys_clk_BUFG                                       | u3/u2/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0                                                                                                                                                                                                      | u3/u2/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                2 |              6 |
|  sys_clk_BUFG                                       | u3/u1/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0                                                                                                                                                                                                      | u3/u1/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                2 |              6 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/pack_total_len[26]_i_1_n_0                                                                                                                                                                                                               | u3/u2/arbi_inst/pack_total_len[26]_i_3_n_0                                                                                                                                                                                              |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                     |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                           |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                        |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                        |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                     |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                6 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                       |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                        |                1 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                      |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                               | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                        |                4 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                           |                4 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                                      | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                4 |              6 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1_n_0                                                                                                                                                                        | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                4 |              6 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                 |                2 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                   |                2 |              7 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/E[0]                                                                                                                                                                                   | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                             |                2 |              7 |
|  sys_clk_BUFG                                       | u3/u1/smi_config_inst/smi_inst/read_data[15]_i_1_n_0                                                                                                                                                                                                     | u3/u1/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                1 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  sys_clk_BUFG                                       | u3/u2/smi_config_inst/smi_inst/read_data[15]_i_1_n_0                                                                                                                                                                                                     | u3/u2/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                1 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                              | u0/ila_m1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                               |                1 |              7 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                 | u0/ila_m1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/spi_master_m0/MISO_shift[7]_i_1_n_0                                                                                                                                                                                                    | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_wdata[7]_i_1_n_0                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/icmp_code[7]_i_1_n_0                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/icmp_id[7]_i_1_n_0                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/p_0_in                                                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/icmp_seq[15]_i_1_n_0                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[23]                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[15]                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[31]                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[39]_i_1_n_0                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[7]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[15]_i_1_n_0                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[23]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[31]_i_1_n_0                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[23]_i_1_n_0                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[23]_i_1_n_0                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[31]_i_1_n_0                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[47]_i_1_n_0                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  sys_clk_BUFG                                       | u1/uart_rx_inst/rx_data_valid01_out                                                                                                                                                                                                                      | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              8 |
|  sys_clk_BUFG                                       | u1/uart_rx_inst/E[0]                                                                                                                                                                                                                                     | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                4 |              8 |
|  sys_clk_BUFG                                       | u1/uart_tx_inst/tx_data_latch0                                                                                                                                                                                                                           | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[47]_i_1_n_0                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[15]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[39]_i_1_n_0                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[7]_i_1_n_0                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                              |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[47]_i_1_n_0                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_op[7]_i_1_n_0                                                                                                                                                                                              | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[7]_i_1_n_0                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[15]_i_1_n_0                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[31]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[7]_i_1_n_0                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length[7]_i_1_n_0                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[15]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[7]_i_1_n_0                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[15]_i_1_n_0                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[23]_i_1_n_0                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[31]_i_1_n_0                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[23]_i_1_n_0                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length1                                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/net_protocol0                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[15]_i_1_n_0                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[7]_i_1_n_0                                                                                                                                                                             | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/rd_cnt[7]_i_1_n_0                                                                                                                                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[23]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/wr_burst_data_reg                                                                                                                                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/wr_cnt                                                                                                                                                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crc_check[31]                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crc_check[15]                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crc_rec[31]                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crc_check[7]                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crc_check[23]                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/frame_type[2]                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/frame_type[11]                                                                                                                                                                                                     | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___120_n_0                                                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___28_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___36_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                  |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___22_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___38_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___35_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                      |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___37_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___26_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___77_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___40_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___23_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___41_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___31_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___21_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___74_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___27_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___39_n_0                                                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                  |                4 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_op[15]_i_1_n_0                                                                                                                                                                                             | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]_i_1_n_0                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[7]_i_1__0_n_0                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[15]_i_1__0_n_0                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_op[7]_i_1__0_n_0                                                                                                                                                                                           | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr[7]_i_1_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[31]_i_1__0_n_0                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[39]_i_1__0_n_0                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[47]_i_1__0_n_0                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr[23]_i_1__0_n_0                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_op[15]_i_1__0_n_0                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[7]_i_1__0_n_0                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[15]_i_1__0_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[47]_i_1__0_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[31]_i_1_n_0                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[31]_i_1__0_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[23]_i_1__0_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[7]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[15]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr[39]_i_1__0_n_0                                                                                                                                                                             | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/icmp_code[7]_i_1__0_n_0                                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/icmp_id[7]_i_1__0_n_0                                                                                                                                                                                                     | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/icmp_seq[7]_i_1_n_0                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/p_0_in                                                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[31]                                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[15]                                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/p_0_in[23]                                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[23]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[23]_i_1__0_n_0                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[31]_i_1__0_n_0                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length1                                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length[7]_i_1__0_n_0                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                3 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[7]_i_1__0_n_0                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr[15]_i_1__0_n_0                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                       | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                3 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                             | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                3 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                       | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                       | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                             |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[31]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[15]_i_1__0_n_0                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr[7]_i_1__0_n_0                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/net_protocol0                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec[15]_i_1_n_0                                                                                                                                                                                                | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec[7]_i_1_n_0                                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec[23]_i_1_n_0                                                                                                                                                                                                | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_wdata[7]_i_1_n_0                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[31]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[23]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[15]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[39]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[47]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[55]_i_1_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[63]_i_1__0_n_0                                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/preamble[7]_i_1_n_0                                                                                                                                                                                                | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[23]_i_1_n_0                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[15]_i_1__0_n_0                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[39]_i_1_n_0                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[31]_i_1_n_0                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[7]_i_1__0_n_0                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr[47]_i_1__0_n_0                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check[23]                                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check[31]                                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check[7]                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_check[15]                                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec[31]                                                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/frame_type[2]                                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/frame_type[11]                                                                                                                                                                                                     | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/icmp_seq[15]_i_1__0_n_0                                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]_i_1__0_n_0                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              8 |
|  clk_0/inst/clk_out1                                | u0/wr_cnt                                                                                                                                                                                                                                                | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              8 |
|  clk_0/inst/clk_out1                                | u0/ax_debounce_m0/E[0]                                                                                                                                                                                                                                   | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              8 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/block_read_data0                                                                                                                                                                                                        | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              8 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/sd_sec_write_data_req                                                                                                                                                                                                   | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |              8 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/send_data                                                                                                                                                                                                               | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_4[0]                                                                                                                                 |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                           |                5 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                3 |              9 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/j[1]_i_1_n_0                                                                                                                                                                                                                             | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |              9 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/j[1]_i_1__0_n_0                                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                              |                5 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                         |                2 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                  |                2 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                |                5 |              9 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                                                                                                                                                                                                    | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                      | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                           |                3 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                             | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                2 |              9 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_burst_m0/wr_data_cnt[9]_i_1_n_0                                                                                                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                   | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                4 |             10 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                  | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_burst_m0/rd_data_cnt[9]_i_1_n_0                                                                                                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |             10 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  | u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                4 |             10 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                  | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0                | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                4 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_burst_m0/wr_addr_cnt[9]_i_1_n_0                                                                                                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_burst_m0/rd_addr_cnt[9]_i_1_n_0                                                                                                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |             10 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                                  | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0                | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                3 |             10 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  | u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                  | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                         |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                    |                6 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                3 |             10 |
|  clk_0/inst/clk_out1                                | u0/rd_cnt                                                                                                                                                                                                                                                | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                4 |             10 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_0                                                                                                                                                                                                           | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                3 |             10 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                2 |             10 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                  | u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  | u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                            |                3 |             10 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                            |                2 |             11 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                  | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                2 |             11 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             11 |
|  sys_clk_BUFG                                       | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                             | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                              |                2 |             11 |
|  sys_clk_BUFG                                       | u0/ila_m1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                | u0/ila_m1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |                3 |             11 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                            | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                5 |             11 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                    | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                 |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                   | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                                                      |                4 |             12 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                   | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                    | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             12 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                   | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                   | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             12 |
|  sys_clk_BUFG                                       | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                3 |             12 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                         | u2__0/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                3 |             12 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                   | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             12 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |             12 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                5 |             13 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                    |                4 |             13 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                         | u0/ila_m1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                             |                4 |             13 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                    |                9 |             13 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                4 |             14 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |               10 |             14 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                            |                4 |             15 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                             | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                6 |             15 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_cnt                                                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             15 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_cnt                                                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             15 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                7 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/icmp_data_length                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/reply_checkout_buf[15]_i_1_n_0                                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/check_out[15]_i_1__7_n_0                                                                                                                                                                                            | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/ip_total_data_length[15]_i_1__0_n_0                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                2 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_cnt[0]_i_1_n_0                                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/pack_len[16]_i_1_n_0                                                                                                                                                                                                      | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_len_cnt[0]_i_1_n_0                                                                                                                                                                                                     | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_data_length                                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                9 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_rec_data_length[15]_i_1__0_n_0                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                7 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_end                                                                                                                                                                                                           | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/ip0/p_0_in                                                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len0                                                                                                                                                                                                  | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             16 |
|  sys_clk_BUFG                                       | u4/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                                                                     | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                        |                9 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                      | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                         |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                    |                9 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |               11 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt                                                                                                                                                                                                                | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_cnt[0]_i_1_n_0                                                                                                                                                                                                         | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/pack_len[16]_i_1_n_0                                                                                                                                                                                                      | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_len_cnt[0]_i_1_n_0                                                                                                                                                                                                     | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/icmp_data_length                                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/check_out[15]_i_1__2_n_0                                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/ip_total_data_length[15]_i_1_n_0                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_data_length                                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rec_data_length[15]_i_1_n_0                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/i___119_n_0                                                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                3 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_end                                                                                                                                                                                                           | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                4 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/ip0/Q[1]                                                                                                                                                                                                                | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len0                                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             16 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                           |               10 |             17 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                8 |             17 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_0/inst/clk_out1                                | u0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[0]_i_1_n_0                                                                                                                                                                                            | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |               10 |             19 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/rd_burst_addr[28]_i_1_n_0                                                                                                                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                4 |             19 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                9 |             20 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_test_m0/wr_burst_addr[28]_i_1_n_0                                                                                                                                                                                                              | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                5 |             20 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_6                                                                                                                      |                6 |             20 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                         | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                      |                5 |             20 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                 | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                          |                5 |             20 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/p_7_out                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             24 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                      | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                7 |             24 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                      | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                4 |             24 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                      | u3/u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                           |                8 |             24 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                      | u3/u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                5 |             24 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/p_7_out                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             24 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |                3 |             24 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                      | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                6 |             24 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                      | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                4 |             24 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                      | u3/u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                7 |             24 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                      | u3/u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                6 |             24 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                |               14 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clk_BUFG                                       | u3/u2/smi_config_inst/sel                                                                                                                                                                                                                                | u3/u2/reset_m0/rst_n_reg_reg_0                                                                                                                                                                                                          |                7 |             26 |
|  sys_clk_BUFG                                       | u3/u1/smi_config_inst/sel                                                                                                                                                                                                                                | u3/u1/i___132_n_0                                                                                                                                                                                                                       |                7 |             26 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                           |               19 |             26 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                8 |             26 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                9 |             26 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/mem_burst_m0/app_addr_r[28]_i_1_n_0                                                                                                                                                                                                                | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                9 |             27 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                7 |             28 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |               14 |             29 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             29 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |               22 |             29 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             29 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             29 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15]_i_1__0_n_0                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               10 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/udp0/check_out                                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crcen                                                                                                                                                                                                              | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crcre                                                                                                                                                                                             |               10 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp                                                                                                                                                                                                        | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               12 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_1__0_n_0                                                                                                                                                                                               | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/mac0/crcen                                                                                                                                                                                                              | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp0                                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/mac0/E[0]                                                                                                                                                                                                               | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                7 |             32 |
|  clk_0/inst/clk_out1                                | u0/ax_debounce_m0/q_reg[31]_i_1_n_0                                                                                                                                                                                                                      | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                7 |             32 |
|  sys_clk_BUFG                                       | u1/wait_cnt                                                                                                                                                                                                                                              | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |                6 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9[31]_i_1__0_n_0                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               12 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/check_out                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/mac0/E[0]                                                                                                                                                                                                               | u3/u2/mac_test0/mac_top0/mac_tx0/mac0/AS[0]                                                                                                                                                                                             |                9 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/mac0/E[0]                                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                7 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[31]_i_1__0_n_0                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/udp0/check_out                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                5 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crcen                                                                                                                                                                                                              | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crcre                                                                                                                                                                                             |               10 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/mac0/crcen                                                                                                                                                                                                              | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp0                                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp                                                                                                                                                                                                        | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               12 |             32 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_1__2_n_0                                                                                                                                                                                               | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               12 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15]_i_1_n_0                                                                                                                                                                                  | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               10 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/check_out                                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9[31]_i_1_n_0                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               10 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/mac0/E[0]                                                                                                                                                                                                               | u3/u1/mac_test0/mac_top0/mac_tx0/mac0/AS[0]                                                                                                                                                                                             |                8 |             32 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[31]_i_1_n_0                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             33 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u1/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |                9 |             33 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u2/smi_config_inst/smi_inst/mdc_i_2_n_0                                                                                                                                                                                              |               11 |             33 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |               27 |             33 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/icmp0/check_out                                                                                                                                                                                                                 | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                6 |             34 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/icmp0/check_out                                                                                                                                                                                                                 | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |               12 |             35 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                9 |             36 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                           |               16 |             36 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |                8 |             36 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             36 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |               13 |             36 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u0/ila_m1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |               12 |             36 |
|  clk_0/inst/clk_out1                                |                                                                                                                                                                                                                                                          | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |               18 |             37 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/pack_total_len[26]_i_3_n_0                                                                                                                                                                                              |               11 |             39 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/pack_total_len[26]_i_3_n_0                                                                                                                                                                                              |               15 |             39 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u1/i___132_n_0                                                                                                                                                                                                                       |               18 |             41 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u3/u2/reset_m0/rst_n_reg_reg_0                                                                                                                                                                                                          |               19 |             41 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             44 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             44 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |               22 |             44 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |               16 |             47 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |               17 |             47 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |               14 |             47 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               19 |             52 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             64 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             64 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_2_n_0                                                                                        | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                       |               15 |             64 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |             64 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                             |                                                                                                                                                                                                                                         |               14 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             65 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               23 |             79 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/arp_tx0/arp_tx_ready0                                                                                                                                                                                                   | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               18 |             80 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/arp0/arp_found_reg_1                                                                                                                                                                                                    | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               23 |             80 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/arp_tx0/arp_tx_ready0                                                                                                                                                                                                   | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               20 |             80 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/arp0/arp_found_reg_1                                                                                                                                                                                                    | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               20 |             80 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp1[16]_i_1__1_n_0                                                                                                                                                                                       | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               32 |             88 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp1[16]_i_1__2_n_0                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               30 |             88 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2[16]_i_1__0_n_0                                                                                                                                                                                       | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               14 |             92 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2[16]_i_1_n_0                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               17 |             92 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u0/ila_m1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               27 |            103 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            103 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               13 |            104 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                         |               13 |            104 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[4]_i_1_n_0                                                                                                                                                                                            | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               25 |            128 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            | u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[4]_i_1__1_n_0                                                                                                                                                                                         | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |               25 |            128 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          | u1/uart_rx_inst/bbstub_locked                                                                                                                                                                                                           |               61 |            169 |
|  sys_clk_BUFG                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               55 |            204 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                       |                                                                                                                                                                                                                                         |               91 |            256 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               38 |            273 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               39 |            273 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg  |                                                                                                                                                                                                                                         |               43 |            344 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  | u2__0/u_ddr3/u_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                |                                                                                                                                                                                                                                         |               48 |            384 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          | u2__0/u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                |              124 |            533 |
|  u3/u1/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u1/arbi_inst/e_rst_n                                                                                                                                                                                                                 |              369 |           1154 |
|  u3/u2/util_gmii_to_rgmii_m0/gmii_rx_clk            |                                                                                                                                                                                                                                                          | u3/u2/arbi_inst/e_rst_n                                                                                                                                                                                                                 |              358 |           1154 |
|  u2__0/u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1403 |           5918 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


