Reading pref.tcl

# 2024.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 16:58:06 on Dec 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.pc_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pc_dffg(mixed)#1
# Loading work.ripple_adder_n(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fetch_logic(mixed)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_df(dataflow)#1
# Loading work.ifid_reg(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.control(behavioral)#1
# Loading work.hazarddetection(mixed)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.regfile(structural)#1
# Loading work.decoder_5t32(dataflow)#1
# Loading work.reg_n(structural)#2
# Loading work.dffg(mixed)#2
# Loading work.mux32t1_32(regflow)#1
# Loading work.extend16t32(dataflow)#1
# Loading work.shifter(structural)#1
# Loading work.idex_reg(structural)#1
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.alucontrol(structural)#1
# Loading work.forwardingunit(behavioral)#1
# Loading work.mux3t1_n(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.and_32bit(dataflow)#1
# Loading work.or_32bit(dataflow)#1
# Loading work.add_sub_n(structure)#1
# Loading work.onescomp_n(structural)#1
# Loading work.xor_32bit(dataflow)#1
# Loading work.replicator(dataflow)#1
# Loading work.nor_32bit(dataflow)#1
# Loading work.exmem_reg(structural)#1
# Loading work.reg_n(structural)#5
# Loading work.memwb_reg(structural)#1
# Loading work.reg_n(structural)#6
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Note: Data structure takes 60782416 bytes of memory
#          Process time 0.18 seconds
#          stop
#    Time: 720 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/jarceo/CprE381/Proj2/cpre381-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/jarceo/CprE381/Proj2/cpre381-toolflow/internal/testpy/tb.vhd line 150
# End time: 16:58:06 on Dec 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
