$date
	Mon Jul  7 08:57:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module kadai09_6_test $end
$var wire 4 ! z [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module k $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & z [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 &
b1 "
b1 $
#20
b10 !
b10 &
b10 "
b10 $
#30
b11 !
b11 &
b11 "
b11 $
#40
b1 #
b1 %
b1 !
b1 &
b0 "
b0 $
#50
b10 !
b10 &
b1 "
b1 $
#60
b11 !
b11 &
b10 "
b10 $
#70
b100 !
b100 &
b11 "
b11 $
#80
b10 #
b10 %
b10 !
b10 &
b0 "
b0 $
#90
b11 !
b11 &
b1 "
b1 $
#100
b100 !
b100 &
b10 "
b10 $
#110
b101 !
b101 &
b11 "
b11 $
#120
b11 #
b11 %
b11 !
b11 &
b0 "
b0 $
#130
b100 !
b100 &
b1 "
b1 $
#140
b101 !
b101 &
b10 "
b10 $
#150
b110 !
b110 &
b11 "
b11 $
#160
