{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 10:45:03 2007 " "Info: Processing started: Thu May 03 10:45:03 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register regn:U_B\|Q\[0\] register regn:U_S\|Q\[7\] 282.65 MHz 3.538 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 282.65 MHz between source register \"regn:U_B\|Q\[0\]\" and destination register \"regn:U_S\|Q\[7\]\" (period= 3.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.324 ns + Longest register register " "Info: + Longest register to register delay is 3.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_B\|Q\[0\] 1 REG LCFF_X16_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 10; REG Node = 'regn:U_B\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_B|Q[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.437 ns) 0.781 ns fa:bit1\|co~15 2 COMB LCCOMB_X16_Y9_N0 2 " "Info: 2: + IC(0.344 ns) + CELL(0.437 ns) = 0.781 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 2; COMB Node = 'fa:bit1\|co~15'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { regn:U_B|Q[0] fa:bit1|co~15 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 1.196 ns fa:bit2\|co~77 3 COMB LCCOMB_X16_Y9_N30 2 " "Info: 3: + IC(0.265 ns) + CELL(0.150 ns) = 1.196 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 2; COMB Node = 'fa:bit2\|co~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { fa:bit1|co~15 fa:bit2|co~77 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.604 ns fa:bit3\|co~136 4 COMB LCCOMB_X16_Y9_N18 2 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.604 ns; Loc. = LCCOMB_X16_Y9_N18; Fanout = 2; COMB Node = 'fa:bit3\|co~136'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~77 fa:bit3|co~136 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.015 ns fa:bit4\|co~185 5 COMB LCCOMB_X16_Y9_N2 2 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 2.015 ns; Loc. = LCCOMB_X16_Y9_N2; Fanout = 2; COMB Node = 'fa:bit4\|co~185'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { fa:bit3|co~136 fa:bit4|co~185 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.422 ns fa:bit5\|co~77 6 COMB LCCOMB_X16_Y9_N26 2 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 2.422 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 2; COMB Node = 'fa:bit5\|co~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit4|co~185 fa:bit5|co~77 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.826 ns fa:bit6\|co~77 7 COMB LCCOMB_X16_Y9_N12 2 " "Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 2.826 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 2; COMB Node = 'fa:bit6\|co~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { fa:bit5|co~77 fa:bit6|co~77 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.240 ns fa:bit7\|s 8 COMB LCCOMB_X16_Y9_N20 2 " "Info: 8: + IC(0.264 ns) + CELL(0.150 ns) = 3.240 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 2; COMB Node = 'fa:bit7\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { fa:bit6|co~77 fa:bit7|s } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.324 ns regn:U_S\|Q\[7\] 9 REG LCFF_X16_Y9_N21 7 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 3.324 ns; Loc. = LCFF_X16_Y9_N21; Fanout = 7; REG Node = 'regn:U_S\|Q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fa:bit7|s regn:U_S|Q[7] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 42.75 % ) " "Info: Total cell delay = 1.421 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 57.25 % ) " "Info: Total interconnect delay = 1.903 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.324 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|co~185 fa:bit5|co~77 fa:bit6|co~77 fa:bit7|s regn:U_S|Q[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.324 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|co~185 fa:bit5|co~77 fa:bit6|co~77 fa:bit7|s regn:U_S|Q[7] } { 0.000ns 0.344ns 0.265ns 0.258ns 0.261ns 0.257ns 0.254ns 0.264ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.559 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.559 ns regn:U_S\|Q\[7\] 4 REG LCFF_X16_Y9_N21 7 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.559 ns; Loc. = LCFF_X16_Y9_N21; Fanout = 7; REG Node = 'regn:U_S\|Q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { KEY[1]~clkctrl regn:U_S|Q[7] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.95 % ) " "Info: Total cell delay = 1.534 ns ( 59.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.559 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.559 ns regn:U_B\|Q\[0\] 4 REG LCFF_X16_Y9_N11 10 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.559 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 10; REG Node = 'regn:U_B\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.95 % ) " "Info: Total cell delay = 1.534 ns ( 59.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.324 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|co~185 fa:bit5|co~77 fa:bit6|co~77 fa:bit7|s regn:U_S|Q[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.324 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|co~185 fa:bit5|co~77 fa:bit6|co~77 fa:bit7|s regn:U_S|Q[7] } { 0.000ns 0.344ns 0.265ns 0.258ns 0.261ns 0.257ns 0.254ns 0.264ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_S|Q[7] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "regn:U_A\|Q\[5\] SW\[13\] KEY\[1\] 4.068 ns register " "Info: tsu for register \"regn:U_A\|Q\[5\]\" (data pin = \"SW\[13\]\", clock pin = \"KEY\[1\]\") is 4.068 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.677 ns + Longest pin register " "Info: + Longest pin to register delay is 6.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.479 ns) + CELL(0.366 ns) 6.677 ns regn:U_A\|Q\[5\] 2 REG LCFF_X15_Y9_N27 9 " "Info: 2: + IC(5.479 ns) + CELL(0.366 ns) = 6.677 ns; Loc. = LCFF_X15_Y9_N27; Fanout = 9; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 17.94 % ) " "Info: Total cell delay = 1.198 ns ( 17.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 82.06 % ) " "Info: Total interconnect delay = 5.479 ns ( 82.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.677 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.677 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.479ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.573 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.573 ns regn:U_A\|Q\[5\] 4 REG LCFF_X15_Y9_N27 9 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 2.573 ns; Loc. = LCFF_X15_Y9_N27; Fanout = 9; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.62 % ) " "Info: Total cell delay = 1.534 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 40.38 % ) " "Info: Total interconnect delay = 1.039 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.677 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.677 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.479ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] LEDR\[4\] regn:U_B\|Q\[0\] 12.577 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"LEDR\[4\]\" through register \"regn:U_B\|Q\[0\]\" is 12.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.559 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.559 ns regn:U_B\|Q\[0\] 4 REG LCFF_X16_Y9_N11 10 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.559 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 10; REG Node = 'regn:U_B\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.95 % ) " "Info: Total cell delay = 1.534 ns ( 59.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.768 ns + Longest register pin " "Info: + Longest register to pin delay is 9.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_B\|Q\[0\] 1 REG LCFF_X16_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 10; REG Node = 'regn:U_B\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_B|Q[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.437 ns) 0.781 ns fa:bit1\|co~15 2 COMB LCCOMB_X16_Y9_N0 2 " "Info: 2: + IC(0.344 ns) + CELL(0.437 ns) = 0.781 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 2; COMB Node = 'fa:bit1\|co~15'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { regn:U_B|Q[0] fa:bit1|co~15 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 1.196 ns fa:bit2\|co~77 3 COMB LCCOMB_X16_Y9_N30 2 " "Info: 3: + IC(0.265 ns) + CELL(0.150 ns) = 1.196 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 2; COMB Node = 'fa:bit2\|co~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { fa:bit1|co~15 fa:bit2|co~77 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.604 ns fa:bit3\|co~136 4 COMB LCCOMB_X16_Y9_N18 2 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.604 ns; Loc. = LCCOMB_X16_Y9_N18; Fanout = 2; COMB Node = 'fa:bit3\|co~136'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~77 fa:bit3|co~136 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.275 ns) 2.572 ns fa:bit4\|s 5 COMB LCCOMB_X15_Y9_N14 2 " "Info: 5: + IC(0.693 ns) + CELL(0.275 ns) = 2.572 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 2; COMB Node = 'fa:bit4\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { fa:bit3|co~136 fa:bit4|s } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.388 ns) + CELL(2.808 ns) 9.768 ns LEDR\[4\] 6 PIN PIN_AD22 0 " "Info: 6: + IC(4.388 ns) + CELL(2.808 ns) = 9.768 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'LEDR\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { fa:bit4|s LEDR[4] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.820 ns ( 39.11 % ) " "Info: Total cell delay = 3.820 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.948 ns ( 60.89 % ) " "Info: Total interconnect delay = 5.948 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|s LEDR[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|s LEDR[4] } { 0.000ns 0.344ns 0.265ns 0.258ns 0.693ns 4.388ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.275ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|s LEDR[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { regn:U_B|Q[0] fa:bit1|co~15 fa:bit2|co~77 fa:bit3|co~136 fa:bit4|s LEDR[4] } { 0.000ns 0.344ns 0.265ns 0.258ns 0.693ns 4.388ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.275ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "regn:U_B\|Q\[3\] SW\[3\] KEY\[1\] -0.011 ns register " "Info: th for register \"regn:U_B\|Q\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY\[1\]\") is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.559 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.559 ns regn:U_B\|Q\[3\] 4 REG LCFF_X16_Y9_N19 9 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.559 ns; Loc. = LCFF_X16_Y9_N19; Fanout = 9; REG Node = 'regn:U_B\|Q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { KEY[1]~clkctrl regn:U_B|Q[3] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.95 % ) " "Info: Total cell delay = 1.534 ns ( 59.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[3] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.836 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.366 ns) 2.836 ns regn:U_B\|Q\[3\] 2 REG LCFF_X16_Y9_N19 9 " "Info: 2: + IC(1.471 ns) + CELL(0.366 ns) = 2.836 ns; Loc. = LCFF_X16_Y9_N19; Fanout = 9; REG Node = 'regn:U_B\|Q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { SW[3] regn:U_B|Q[3] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 48.13 % ) " "Info: Total cell delay = 1.365 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.471 ns ( 51.87 % ) " "Info: Total interconnect delay = 1.471 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { SW[3] regn:U_B|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { SW[3] SW[3]~combout regn:U_B|Q[3] } { 0.000ns 0.000ns 1.471ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[3] } { 0.000ns 0.000ns 0.041ns 0.000ns 0.984ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { SW[3] regn:U_B|Q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { SW[3] SW[3]~combout regn:U_B|Q[3] } { 0.000ns 0.000ns 1.471ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 10:45:04 2007 " "Info: Processing ended: Thu May 03 10:45:04 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
