Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 15:33:44 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    149         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.815        0.000                      0                 1994        0.115        0.000                      0                 1994        4.500        0.000                       0                  1040  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.815        0.000                      0                 1994        0.115        0.000                      0                 1994        4.500        0.000                       0                  1040  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[5]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.834ns (21.521%)  route 6.688ns (78.479%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.627     5.148    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga/v_count_reg_reg[5]_rep__5/Q
                         net (fo=6, routed)           0.887     6.454    vga/v_count_reg_reg[5]_rep__5_n_0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.325     6.779 f  vga/v_count_next[0]_i_3/O
                         net (fo=226, routed)         2.005     8.784    vga/v_count_next[0]_i_3_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I2_O)        0.326     9.110 r  vga/addr_reg_reg_i_520/O
                         net (fo=1, routed)           0.280     9.390    vga/addr_reg_reg_i_520_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.514 r  vga/addr_reg_reg_i_296/O
                         net (fo=1, routed)           0.791    10.304    vga/addr_reg_reg_i_296_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.428 r  vga/addr_reg_reg_i_79/O
                         net (fo=1, routed)           0.000    10.428    vga/addr_reg_reg_i_79_n_0
    SLICE_X31Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    10.645 r  vga/addr_reg_reg_i_24/O
                         net (fo=1, routed)           1.764    12.409    vga/addr_reg_reg_i_24_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.299    12.708 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.962    13.670    at/rom/ADDRARDADDR[4]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.485    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[5]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.834ns (21.711%)  route 6.613ns (78.289%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.627     5.148    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga/v_count_reg_reg[5]_rep__5/Q
                         net (fo=6, routed)           0.887     6.454    vga/v_count_reg_reg[5]_rep__5_n_0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.325     6.779 f  vga/v_count_next[0]_i_3/O
                         net (fo=226, routed)         2.027     8.806    vga/v_count_next[0]_i_3_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I3_O)        0.326     9.132 f  vga/addr_reg_reg_i_489/O
                         net (fo=1, routed)           0.292     9.424    vga/addr_reg_reg_i_489_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  vga/addr_reg_reg_i_265/O
                         net (fo=1, routed)           0.858    10.406    vga/addr_reg_reg_i_265_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.530 r  vga/addr_reg_reg_i_71/O
                         net (fo=1, routed)           0.000    10.530    vga/addr_reg_reg_i_71_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    10.747 r  vga/addr_reg_reg_i_20/O
                         net (fo=1, routed)           1.540    12.287    vga/addr_reg_reg_i_20_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.299    12.586 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.009    13.595    at/rom/ADDRARDADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.485    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 1.808ns (20.712%)  route 6.921ns (79.288%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.775    13.808    at/memory/col[31]_i_1_n_0
    SLICE_X9Y22          FDCE                                         r  at/memory/col_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    at/memory/clk_IBUF_BUFG
    SLICE_X9Y22          FDCE                                         r  at/memory/col_reg[19]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.797    at/memory/col_reg[19]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.808ns (20.742%)  route 6.909ns (79.258%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.763    13.796    at/memory/col[31]_i_1_n_0
    SLICE_X11Y14         FDCE                                         r  at/memory/col_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.446    14.787    at/memory/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  at/memory/col_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.807    at/memory/col_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 1.808ns (20.540%)  route 6.994ns (79.460%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.848    13.882    at/memory/col[31]_i_1_n_0
    SLICE_X6Y18          FDCE                                         r  at/memory/col_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.507    14.848    at/memory/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  at/memory/col_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_CE)      -0.169    14.904    at/memory/col_reg[18]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.808ns (20.742%)  route 6.909ns (79.258%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.763    13.796    at/memory/col[31]_i_1_n_0
    SLICE_X10Y14         FDPE                                         r  at/memory/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.446    14.787    at/memory/clk_IBUF_BUFG
    SLICE_X10Y14         FDPE                                         r  at/memory/col_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDPE (Setup_fdpe_C_CE)      -0.169    14.843    at/memory/col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.808ns (20.742%)  route 6.909ns (79.258%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.763    13.796    at/memory/col[31]_i_1_n_0
    SLICE_X10Y14         FDCE                                         r  at/memory/col_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.446    14.787    at/memory/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  at/memory/col_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDCE (Setup_fdce_C_CE)      -0.169    14.843    at/memory/col_reg[6]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 1.808ns (20.777%)  route 6.894ns (79.223%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.748    13.781    at/memory/col[31]_i_1_n_0
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[25]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.836    at/memory/col_reg[25]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 1.808ns (20.777%)  route 6.894ns (79.223%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.748    13.781    at/memory/col[31]_i_1_n_0
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[28]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.836    at/memory/col_reg[28]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 at/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 1.808ns (20.777%)  route 6.894ns (79.223%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  at/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  at/memory/row_reg[0]/Q
                         net (fo=11, routed)          0.932     6.467    at/memory/row[0]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.149     6.616 f  at/memory/memory_array[1][31][6]_i_4/O
                         net (fo=151, routed)         1.713     8.329    at/memory/memory_array[1][31][6]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.381     8.710 f  at/memory/col[31]_i_314/O
                         net (fo=1, routed)           0.530     9.240    at/memory/col[31]_i_314_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.566 f  at/memory/col[31]_i_124/O
                         net (fo=1, routed)           0.732    10.298    at/memory/col[31]_i_124_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.422 r  at/memory/col[31]_i_50/O
                         net (fo=1, routed)           0.735    11.157    at/memory/col[31]_i_50_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.281 r  at/memory/col[31]_i_12/O
                         net (fo=1, routed)           0.737    12.018    at/memory/col[31]_i_12_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  at/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.767    12.909    at/memory/col[31]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.033 r  at/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.748    13.781    at/memory/col[31]_i_1_n_0
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  at/memory/col_reg[30]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.836    at/memory/col_reg[30]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][11][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][11][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.623%)  route 0.283ns (60.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.564     1.447    at/memory/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  at/memory/memory_array_reg[3][11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  at/memory/memory_array_reg[3][11][5]/Q
                         net (fo=3, routed)           0.283     1.872    at/memory/memory_array_reg[3][11][6]_0[5]
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  at/memory/memory_array[2][11][5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    at/memory/memory_array[2][11][5]_i_1_n_0
    SLICE_X36Y4          FDCE                                         r  at/memory/memory_array_reg[2][11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.832     1.959    at/memory/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  at/memory/memory_array_reg[2][11][5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y4          FDCE (Hold_fdce_C_D)         0.091     1.801    at/memory/memory_array_reg[2][11][5]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][24][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][24][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.586     1.469    at/memory/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  at/memory/memory_array_reg[1][24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  at/memory/memory_array_reg[1][24][3]/Q
                         net (fo=3, routed)           0.068     1.678    at/memory/memory_array_reg[1][24][6]_0[3]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.723 r  at/memory/memory_array[0][24][3]_i_1/O
                         net (fo=1, routed)           0.000     1.723    at/memory/memory_array[0][24][3]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  at/memory/memory_array_reg[0][24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.855     1.982    at/memory/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  at/memory/memory_array_reg[0][24][3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120     1.602    at/memory/memory_array_reg[0][24][3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][8][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    at/memory/clk_IBUF_BUFG
    SLICE_X15Y3          FDCE                                         r  at/memory/memory_array_reg[3][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  at/memory/memory_array_reg[3][8][3]/Q
                         net (fo=3, routed)           0.068     1.658    at/memory/memory_array_reg[3][8][6]_0[3]
    SLICE_X14Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  at/memory/memory_array[2][8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.703    at/memory/memory_array[2][8][3]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  at/memory/memory_array_reg[2][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.836     1.963    at/memory/clk_IBUF_BUFG
    SLICE_X14Y3          FDCE                                         r  at/memory/memory_array_reg[2][8][3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     1.582    at/memory/memory_array_reg[2][8][3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][21][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][21][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.557     1.440    at/memory/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  at/memory/memory_array_reg[2][21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  at/memory/memory_array_reg[2][21][0]/Q
                         net (fo=3, routed)           0.077     1.658    at/memory/memory_array_reg[2][21][6]_0[0]
    SLICE_X14Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  at/memory/memory_array[1][21][0]_i_1/O
                         net (fo=1, routed)           0.000     1.703    at/memory/memory_array[1][21][0]_i_1_n_0
    SLICE_X14Y29         FDCE                                         r  at/memory/memory_array_reg[1][21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.825     1.952    at/memory/clk_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  at/memory/memory_array_reg[1][21][0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.121     1.574    at/memory/memory_array_reg[1][21][0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][17][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][17][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.556     1.439    at/memory/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  at/memory/memory_array_reg[2][17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  at/memory/memory_array_reg[2][17][0]/Q
                         net (fo=3, routed)           0.078     1.658    at/memory/memory_array_reg[2][17][6]_0[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  at/memory/memory_array[1][17][0]_i_1/O
                         net (fo=1, routed)           0.000     1.703    at/memory/memory_array[1][17][0]_i_1_n_0
    SLICE_X14Y22         FDCE                                         r  at/memory/memory_array_reg[1][17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.823     1.950    at/memory/clk_IBUF_BUFG
    SLICE_X14Y22         FDCE                                         r  at/memory/memory_array_reg[1][17][0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X14Y22         FDCE (Hold_fdce_C_D)         0.120     1.572    at/memory/memory_array_reg[1][17][0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][20][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][20][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.558     1.441    at/memory/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  at/memory/memory_array_reg[3][20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  at/memory/memory_array_reg[3][20][6]/Q
                         net (fo=3, routed)           0.092     1.674    at/memory/memory_array_reg[3][20][6]_0[6]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.719 r  at/memory/memory_array[2][20][6]_i_2/O
                         net (fo=1, routed)           0.000     1.719    at/memory/memory_array[2][20][6]_i_2_n_0
    SLICE_X8Y30          FDCE                                         r  at/memory/memory_array_reg[2][20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.826     1.953    at/memory/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  at/memory/memory_array_reg[2][20][6]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X8Y30          FDCE (Hold_fdce_C_D)         0.121     1.575    at/memory/memory_array_reg[2][20][6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][15][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][15][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.559     1.442    at/memory/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  at/memory/memory_array_reg[2][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  at/memory/memory_array_reg[2][15][5]/Q
                         net (fo=3, routed)           0.099     1.682    at/memory/memory_array_reg[2][15][6]_0[5]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.727 r  at/memory/memory_array[1][15][5]_i_1/O
                         net (fo=1, routed)           0.000     1.727    at/memory/memory_array[1][15][5]_i_1_n_0
    SLICE_X30Y13         FDCE                                         r  at/memory/memory_array_reg[1][15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    at/memory/clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  at/memory/memory_array_reg[1][15][5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y13         FDCE (Hold_fdce_C_D)         0.120     1.575    at/memory/memory_array_reg[1][15][5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][29][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][29][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.588     1.471    at/memory/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  at/memory/memory_array_reg[2][29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  at/memory/memory_array_reg[2][29][4]/Q
                         net (fo=3, routed)           0.099     1.711    at/memory/memory_array_reg[2][29][6]_0[4]
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  at/memory/memory_array[1][29][4]_i_1/O
                         net (fo=1, routed)           0.000     1.756    at/memory/memory_array[1][29][4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  at/memory/memory_array_reg[1][29][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.857     1.984    at/memory/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  at/memory/memory_array_reg[1][29][4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.120     1.604    at/memory/memory_array_reg[1][29][4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][14][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][14][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    at/memory/clk_IBUF_BUFG
    SLICE_X31Y10         FDCE                                         r  at/memory/memory_array_reg[2][14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  at/memory/memory_array_reg[2][14][2]/Q
                         net (fo=3, routed)           0.099     1.684    at/memory/memory_array_reg[2][14][6]_0[2]
    SLICE_X30Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  at/memory/memory_array[1][14][2]_i_1/O
                         net (fo=1, routed)           0.000     1.729    at/memory/memory_array[1][14][2]_i_1_n_0
    SLICE_X30Y10         FDCE                                         r  at/memory/memory_array_reg[1][14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.830     1.957    at/memory/clk_IBUF_BUFG
    SLICE_X30Y10         FDCE                                         r  at/memory/memory_array_reg[1][14][2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y10         FDCE (Hold_fdce_C_D)         0.120     1.577    at/memory/memory_array_reg[1][14][2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][20][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][20][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.558     1.441    at/memory/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  at/memory/memory_array_reg[3][20][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  at/memory/memory_array_reg[3][20][2]/Q
                         net (fo=3, routed)           0.099     1.681    at/memory/memory_array_reg[3][20][6]_0[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.726 r  at/memory/memory_array[2][20][2]_i_1/O
                         net (fo=1, routed)           0.000     1.726    at/memory/memory_array[2][20][2]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  at/memory/memory_array_reg[2][20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.826     1.953    at/memory/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  at/memory/memory_array_reg[2][20][2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X8Y30          FDCE (Hold_fdce_C_D)         0.120     1.574    at/memory/memory_array_reg[2][20][2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 4.997ns (45.245%)  route 6.048ns (54.755%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[6]/Q
                         net (fo=109, routed)         1.416     1.835    display/Q[6]
    SLICE_X7Y3           LUT4 (Prop_lut4_I1_O)        0.325     2.160 r  display/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.814     2.974    display/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.326     3.300 r  display/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.300    display/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X9Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     3.517 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.818     7.335    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    11.045 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.045    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.017ns  (logic 4.813ns (43.683%)  route 6.204ns (56.317%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[9]/Q
                         net (fo=9, routed)           1.018     1.536    display/sel0__0[1]
    SLICE_X7Y2           LUT5 (Prop_lut5_I0_O)        0.124     1.660 r  display/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.660    display/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     1.872 r  display/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.298     2.170    display/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.299     2.469 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.009     3.478    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124     3.602 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.880     7.481    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.017 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.017    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.346ns (41.491%)  route 6.129ns (58.509%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[6]/Q
                         net (fo=109, routed)         1.434     1.853    display/Q[6]
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.299     2.152 r  display/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.797     2.949    display/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X4Y2           LUT4 (Prop_lut4_I1_O)        0.124     3.073 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.898     6.971    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.475 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.475    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 4.233ns (40.829%)  route 6.135ns (59.171%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          1.437     1.893    display/ps[1]
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.124     2.017 r  display/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.034     3.051    display/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.175 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.664     6.839    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.368 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.368    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.304ns  (logic 4.215ns (40.903%)  route 6.090ns (59.097%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=23, routed)          1.245     1.701    display/ps[0]
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  display/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.803     2.628    display/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.124     2.752 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.042     6.794    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.304 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.304    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 4.471ns (44.198%)  route 5.645ns (55.802%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[7]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[7]/Q
                         net (fo=9, routed)           1.367     1.823    display/Q[7]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.153     1.976 f  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.588     2.564    display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.331     2.895 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.691     6.585    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.117 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.117    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.836ns (48.741%)  route 5.086ns (51.259%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=109, routed)         0.978     1.434    display/Q[2]
    SLICE_X9Y1           LUT4 (Prop_lut4_I0_O)        0.152     1.586 r  display/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.571     2.157    display/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I5_O)        0.326     2.483 r  display/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.483    display/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I0_O)      0.209     2.692 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.537     6.229    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.693     9.922 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.922    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 4.318ns (45.088%)  route 5.259ns (54.912%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=23, routed)          1.413     1.869    display/ps[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.150     2.019 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.846     5.865    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     9.578 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.578    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.103ns (43.715%)  route 5.283ns (56.285%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=23, routed)          1.413     1.869    display/ps[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     1.993 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.870     5.863    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.386 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.386    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.949ns  (logic 4.083ns (45.626%)  route 4.866ns (54.374%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          0.706     1.162    display/ps[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.124     1.286 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.160     5.446    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.949 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.949    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/rx_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.141ns (59.939%)  route 0.094ns (40.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[17]/C
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[17]/Q
                         net (fo=1, routed)           0.094     0.235    rx_data[17]
    SLICE_X7Y3           FDRE                                         r  tx_utf8_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[20]/C
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[20]/Q
                         net (fo=1, routed)           0.100     0.241    rx_inst/utf8_buffer[20]
    SLICE_X6Y1           FDRE                                         r  rx_inst/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/utf8_buffer_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[2]/C
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[2]/Q
                         net (fo=2, routed)           0.066     0.207    rx_inst/utf8_buffer[2]
    SLICE_X5Y1           LUT5 (Prop_lut5_I4_O)        0.045     0.252 r  rx_inst/utf8_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     0.252    rx_inst/utf8_buffer[10]_i_1_n_0
    SLICE_X5Y1           FDCE                                         r  rx_inst/utf8_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.111     0.252    rx_inst/utf8_buffer[8]
    SLICE_X6Y1           FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[18]/C
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[18]/Q
                         net (fo=1, routed)           0.116     0.257    rx_inst/utf8_buffer[18]
    SLICE_X4Y2           FDRE                                         r  rx_inst/rx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[7]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[7]/Q
                         net (fo=8, routed)           0.077     0.218    rx_inst/rx_shift_reg[7]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.045     0.263 r  rx_inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.263    rx_inst/rx_shift_reg[6]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  rx_inst/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[22]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[22]/Q
                         net (fo=1, routed)           0.115     0.263    rx_data[22]
    SLICE_X7Y2           FDRE                                         r  tx_utf8_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[8]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.116     0.264    rx_data[8]
    SLICE_X7Y2           FDRE                                         r  tx_utf8_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[12]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_data_reg[12]/Q
                         net (fo=1, routed)           0.110     0.274    rx_data[12]
    SLICE_X6Y2           FDRE                                         r  tx_utf8_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[13]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_data_reg[13]/Q
                         net (fo=1, routed)           0.110     0.274    rx_data[13]
    SLICE_X6Y2           FDRE                                         r  tx_utf8_data_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.986ns (67.394%)  route 1.929ns (32.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.929     7.542    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.072 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.072    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 3.953ns (67.780%)  route 1.879ns (32.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.627     5.148    vga/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.879     7.483    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.980 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.980    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 4.013ns (70.533%)  route 1.677ns (29.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.677     7.346    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.841 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.841    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.958ns (69.778%)  route 1.714ns (30.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.714     7.323    rgb_reg_reg[11]_lopt_replica_7_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.825 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.825    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.959ns (69.783%)  route 1.714ns (30.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.629     5.150    vga/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.714     7.321    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.824 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.824    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.980ns (70.369%)  route 1.676ns (29.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.813 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.975ns (70.348%)  route 1.676ns (29.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.808 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.808    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.981ns (70.421%)  route 1.672ns (29.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.672     7.280    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.805 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.805    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.977ns (70.401%)  route 1.672ns (29.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     7.282    rgb_reg_reg[11]_lopt_replica_6_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.803 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 3.961ns (70.273%)  route 1.676ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.795 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.795    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.100     1.713    vga/Q[1]
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/h_count_next_0[4]
    SLICE_X6Y34          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.111     1.724    vga/w_x[8]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga/h_count_next_0[8]
    SLICE_X6Y33          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.115     1.728    vga/w_x[9]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga/h_count_next_0[9]
    SLICE_X4Y34          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[7]/Q
                         net (fo=16, routed)          0.132     1.745    vga/w_x[7]
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga/h_count_next_0[5]
    SLICE_X4Y34          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.190ns (58.768%)  route 0.133ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[7]/Q
                         net (fo=16, routed)          0.133     1.746    vga/w_x[7]
    SLICE_X4Y34          LUT4 (Prop_lut4_I0_O)        0.049     1.795 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/h_count_next_0[7]
    SLICE_X4Y34          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.209ns (62.956%)  route 0.123ns (37.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.123     1.757    vga/w_y[6]
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.802    vga/v_count_next[9]_i_2_n_0
    SLICE_X5Y33          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.146     1.759    vga/Q[0]
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga/h_count_next_0[2]
    SLICE_X6Y34          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.146     1.759    vga/Q[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I3_O)        0.048     1.807 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga/h_count_next_0[3]
    SLICE_X6Y34          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.150     1.763    vga/Q[0]
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/h_count_next_0[1]
    SLICE_X6Y34          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.213ns (57.498%)  route 0.157ns (42.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.157     1.792    vga/w_y[6]
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.049     1.841 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/v_count_next[6]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2973 Endpoints
Min Delay          2973 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][17][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.367ns  (logic 1.215ns (9.825%)  route 11.152ns (90.175%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.355    10.168 r  at/memory/memory_array[3][31][0]_i_1/O
                         net (fo=32, routed)          2.199    12.367    at/memory/memory_array[0]
    SLICE_X15Y21         FDCE                                         r  at/memory/memory_array_reg[3][17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.438     4.779    at/memory/clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  at/memory/memory_array_reg[3][17][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][14][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.359ns  (logic 1.215ns (9.831%)  route 11.144ns (90.169%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.355    10.168 r  at/memory/memory_array[3][31][0]_i_1/O
                         net (fo=32, routed)          2.191    12.359    at/memory/memory_array[0]
    SLICE_X35Y6          FDCE                                         r  at/memory/memory_array_reg[3][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.444     4.785    at/memory/clk_IBUF_BUFG
    SLICE_X35Y6          FDCE                                         r  at/memory/memory_array_reg[3][14][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][13][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.246ns  (logic 1.209ns (9.873%)  route 11.037ns (90.127%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.349    10.162 r  at/memory/memory_array[3][31][4]_i_1/O
                         net (fo=32, routed)          2.084    12.246    at/memory/memory_array[4]
    SLICE_X33Y8          FDCE                                         r  at/memory/memory_array_reg[3][13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.444     4.785    at/memory/clk_IBUF_BUFG
    SLICE_X33Y8          FDCE                                         r  at/memory/memory_array_reg[3][13][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[1][23][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.165ns  (logic 1.215ns (9.988%)  route 10.950ns (90.012%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         3.130    11.810    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.355    12.165 r  at/memory/memory_array[1][23][6]_i_2/O
                         net (fo=1, routed)           0.000    12.165    at/memory/memory_array[1][23][6]_i_2_n_0
    SLICE_X2Y32          FDCE                                         r  at/memory/memory_array_reg[1][23][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.511     4.852    at/memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  at/memory/memory_array_reg[1][23][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][14][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.157ns  (logic 1.209ns (9.945%)  route 10.948ns (90.055%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.349    10.162 r  at/memory/memory_array[3][31][4]_i_1/O
                         net (fo=32, routed)          1.995    12.157    at/memory/memory_array[4]
    SLICE_X31Y11         FDCE                                         r  at/memory/memory_array_reg[3][14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.442     4.783    at/memory/clk_IBUF_BUFG
    SLICE_X31Y11         FDCE                                         r  at/memory/memory_array_reg[3][14][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][9][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.118ns  (logic 1.215ns (10.027%)  route 10.903ns (89.973%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.355    10.168 r  at/memory/memory_array[3][31][0]_i_1/O
                         net (fo=32, routed)          1.950    12.118    at/memory/memory_array[0]
    SLICE_X28Y4          FDCE                                         r  at/memory/memory_array_reg[3][9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.447     4.788    at/memory/clk_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  at/memory/memory_array_reg[3][9][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][24][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.107ns  (logic 1.215ns (10.036%)  route 10.892ns (89.964%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         3.072    11.752    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.355    12.107 r  at/memory/memory_array[0][24][6]_i_2/O
                         net (fo=1, routed)           0.000    12.107    at/memory/memory_array[0][24][6]_i_2_n_0
    SLICE_X0Y29          FDCE                                         r  at/memory/memory_array_reg[0][24][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.508     4.849    at/memory/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  at/memory/memory_array_reg[0][24][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][23][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.096ns  (logic 1.215ns (10.045%)  route 10.881ns (89.955%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         3.061    11.741    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I1_O)        0.355    12.096 r  at/memory/memory_array[2][23][4]_i_1/O
                         net (fo=1, routed)           0.000    12.096    at/memory/memory_array[2][23][4]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  at/memory/memory_array_reg[2][23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.509     4.850    at/memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  at/memory/memory_array_reg[2][23][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][23][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.091ns  (logic 1.215ns (10.049%)  route 10.876ns (89.951%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         3.056    11.736    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I1_O)        0.355    12.091 r  at/memory/memory_array[2][23][3]_i_1/O
                         net (fo=1, routed)           0.000    12.091    at/memory/memory_array[2][23][3]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  at/memory/memory_array_reg[2][23][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.509     4.850    at/memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  at/memory/memory_array_reg[2][23][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[3][10][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.086ns  (logic 1.215ns (10.053%)  route 10.871ns (89.947%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=109, routed)         6.717     7.173    at/memory/memory_array_reg[2][31][6]_1[0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I2_O)        0.124     7.297 f  at/memory/row[31]_i_18/O
                         net (fo=1, routed)           0.264     7.561    at/memory/row[31]_i_18_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.685 f  at/memory/row[31]_i_8/O
                         net (fo=2, routed)           0.839     8.524    at/memory/row[31]_i_8_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.156     8.680 f  at/memory/memory_array[3][31][6]_i_8/O
                         net (fo=711, routed)         1.133     9.813    at/memory/memory_array[3][31][6]_i_8_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.355    10.168 r  at/memory/memory_array[3][31][0]_i_1/O
                         net (fo=32, routed)          1.917    12.086    at/memory/memory_array[0]
    SLICE_X31Y5          FDCE                                         r  at/memory/memory_array_reg[3][10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.445     4.786    at/memory/clk_IBUF_BUFG
    SLICE_X31Y5          FDCE                                         r  at/memory/memory_array_reg[3][10][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.114     0.242    vga/v_count_next[8]
    SLICE_X5Y34          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=8, routed)           0.117     0.258    vga/v_count_next[5]
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=8, routed)           0.117     0.258    vga/v_count_next[5]
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[5]_rep__3/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[9]
    SLICE_X5Y34          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[4]
    SLICE_X3Y33          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[5]
    SLICE_X4Y33          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next[4]
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[2]
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.682%)  route 0.165ns (56.318%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.165     0.293    vga/v_count_next[6]
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.161     0.302    vga/v_count_next[1]
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[1]/C





