// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module aes_main_encrypt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        statemt_address0,
        statemt_ce0,
        statemt_we0,
        statemt_d0,
        statemt_q0,
        statemt_address1,
        statemt_ce1,
        statemt_we1,
        statemt_d1,
        statemt_q1,
        key_address0,
        key_ce0,
        key_q0,
        word_address0,
        word_ce0,
        word_we0,
        word_d0,
        word_q0,
        word_address1,
        word_ce1,
        word_q1,
        Sbox_address0,
        Sbox_ce0,
        Sbox_q0,
        Sbox_address1,
        Sbox_ce1,
        Sbox_q1,
        Rcon0_address0,
        Rcon0_ce0,
        Rcon0_q0
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] statemt_address0;
output   statemt_ce0;
output   statemt_we0;
output  [31:0] statemt_d0;
input  [31:0] statemt_q0;
output  [4:0] statemt_address1;
output   statemt_ce1;
output   statemt_we1;
output  [31:0] statemt_d1;
input  [31:0] statemt_q1;
output  [4:0] key_address0;
output   key_ce0;
input  [31:0] key_q0;
output  [8:0] word_address0;
output   word_ce0;
output   word_we0;
output  [31:0] word_d0;
input  [31:0] word_q0;
output  [8:0] word_address1;
output   word_ce1;
input  [31:0] word_q1;
output  [7:0] Sbox_address0;
output   Sbox_ce0;
input  [7:0] Sbox_q0;
output  [7:0] Sbox_address1;
output   Sbox_ce1;
input  [7:0] Sbox_q1;
output  [4:0] Rcon0_address0;
output   Rcon0_ce0;
input  [7:0] Rcon0_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] statemt_address0;
reg statemt_ce0;
reg statemt_we0;
reg[31:0] statemt_d0;
reg[4:0] statemt_address1;
reg statemt_ce1;
reg statemt_we1;
reg[31:0] statemt_d1;
reg key_ce0;
reg[8:0] word_address0;
reg word_ce0;
reg word_we0;
reg[31:0] word_d0;
reg[8:0] word_address1;
reg word_ce1;
reg[7:0] Sbox_address0;
reg Sbox_ce0;
reg[7:0] Sbox_address1;
reg Sbox_ce1;
reg Rcon0_ce0;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_506;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_494_p2;
reg   [31:0] reg_511;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire   [31:0] grp_fu_500_p2;
reg   [31:0] reg_516;
reg   [2:0] j_4_reg_1619;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln554_fu_535_p2;
reg   [2:0] add_ln554_reg_1627;
wire   [3:0] tmp_2_fu_545_p3;
reg   [3:0] tmp_2_reg_1632;
wire   [2:0] add_ln557_fu_564_p2;
reg   [2:0] add_ln557_reg_1647;
wire    ap_CS_fsm_state3;
wire   [5:0] add_ln571_fu_649_p2;
reg   [5:0] add_ln571_reg_1663;
wire    ap_CS_fsm_state5;
wire   [8:0] zext_ln571_2_fu_655_p1;
reg   [8:0] zext_ln571_2_reg_1668;
reg   [31:0] temp_2_1_reg_1700;
wire   [0:0] icmp_ln570_fu_957_p2;
reg   [0:0] icmp_ln570_reg_1720;
wire   [31:0] temp_1_2_fu_1207_p3;
reg   [31:0] temp_1_2_reg_1736;
wire   [31:0] temp_0_2_fu_1215_p3;
reg   [31:0] temp_0_2_reg_1741;
wire   [8:0] zext_ln501_fu_1223_p1;
reg   [8:0] zext_ln501_reg_1746;
wire    ap_CS_fsm_state8;
wire   [31:0] temp_2_2_fu_1234_p3;
reg   [31:0] temp_2_2_reg_1751;
wire   [31:0] temp_3_fu_1240_p3;
reg   [31:0] temp_3_reg_1756;
wire   [8:0] zext_ln592_fu_1252_p1;
reg   [8:0] zext_ln592_reg_1761;
wire   [2:0] add_ln592_fu_1266_p2;
reg   [2:0] add_ln592_reg_1769;
wire    ap_CS_fsm_state9;
wire   [8:0] add_ln594_1_fu_1308_p2;
reg   [8:0] add_ln594_1_reg_1779;
wire   [31:0] tmp_fu_1313_p6;
reg   [31:0] tmp_reg_1784;
reg   [2:0] j_6_reg_1789;
wire    ap_CS_fsm_state11;
wire   [3:0] shl_ln_fu_1384_p3;
reg   [3:0] shl_ln_reg_1808;
reg   [4:0] statemt_addr_reg_1814;
reg   [4:0] statemt_addr_1_reg_1819;
reg   [4:0] statemt_addr_2_reg_1841;
reg   [4:0] statemt_addr_3_reg_1846;
reg   [3:0] i_4_reg_1851;
wire    ap_CS_fsm_state15;
wire   [5:0] zext_ln471_1_cast_fu_1506_p3;
reg   [5:0] zext_ln471_1_cast_reg_1869;
wire    ap_CS_fsm_state20;
wire   [3:0] shl_ln471_1_fu_1538_p3;
reg   [3:0] shl_ln471_1_reg_1884;
reg   [4:0] statemt_addr_4_reg_1890;
reg   [4:0] statemt_addr_5_reg_1895;
reg   [4:0] statemt_addr_6_reg_1910;
reg   [4:0] statemt_addr_7_reg_1915;
wire    grp_ByteSub_ShiftRow_fu_461_ap_start;
wire    grp_ByteSub_ShiftRow_fu_461_ap_done;
wire    grp_ByteSub_ShiftRow_fu_461_ap_idle;
wire    grp_ByteSub_ShiftRow_fu_461_ap_ready;
wire   [4:0] grp_ByteSub_ShiftRow_fu_461_statemt_address0;
wire    grp_ByteSub_ShiftRow_fu_461_statemt_ce0;
wire    grp_ByteSub_ShiftRow_fu_461_statemt_we0;
wire   [31:0] grp_ByteSub_ShiftRow_fu_461_statemt_d0;
wire   [4:0] grp_ByteSub_ShiftRow_fu_461_statemt_address1;
wire    grp_ByteSub_ShiftRow_fu_461_statemt_ce1;
wire    grp_ByteSub_ShiftRow_fu_461_statemt_we1;
wire   [31:0] grp_ByteSub_ShiftRow_fu_461_statemt_d1;
wire    grp_MixColumn_AddRoundKey_fu_469_ap_start;
wire    grp_MixColumn_AddRoundKey_fu_469_ap_done;
wire    grp_MixColumn_AddRoundKey_fu_469_ap_idle;
wire    grp_MixColumn_AddRoundKey_fu_469_ap_ready;
wire   [4:0] grp_MixColumn_AddRoundKey_fu_469_statemt_address0;
wire    grp_MixColumn_AddRoundKey_fu_469_statemt_ce0;
wire    grp_MixColumn_AddRoundKey_fu_469_statemt_we0;
wire   [31:0] grp_MixColumn_AddRoundKey_fu_469_statemt_d0;
wire   [4:0] grp_MixColumn_AddRoundKey_fu_469_statemt_address1;
wire    grp_MixColumn_AddRoundKey_fu_469_statemt_ce1;
wire    grp_MixColumn_AddRoundKey_fu_469_statemt_we1;
wire   [31:0] grp_MixColumn_AddRoundKey_fu_469_statemt_d1;
wire   [8:0] grp_MixColumn_AddRoundKey_fu_469_word_address0;
wire    grp_MixColumn_AddRoundKey_fu_469_word_ce0;
wire   [8:0] grp_MixColumn_AddRoundKey_fu_469_word_address1;
wire    grp_MixColumn_AddRoundKey_fu_469_word_ce1;
reg   [2:0] i_reg_438;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln554_fu_529_p2;
reg   [2:0] i_2_reg_450;
wire    ap_CS_fsm_state10;
reg    grp_ByteSub_ShiftRow_fu_461_ap_start_reg;
wire   [0:0] icmp_ln110_fu_1469_p2;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state19;
reg    grp_MixColumn_AddRoundKey_fu_469_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln559_fu_579_p1;
wire   [0:0] icmp_ln557_fu_558_p2;
wire   [63:0] zext_ln559_3_fu_635_p1;
wire   [63:0] zext_ln571_5_fu_669_p1;
wire   [0:0] icmp_ln565_fu_643_p2;
wire   [63:0] zext_ln572_fu_680_p1;
wire   [63:0] zext_ln573_fu_699_p1;
wire   [63:0] zext_ln571_1_fu_690_p1;
wire   [63:0] zext_ln571_8_fu_818_p1;
wire   [63:0] zext_ln571_fu_838_p1;
wire   [63:0] zext_ln572_4_fu_949_p1;
wire   [63:0] zext_ln573_4_fu_1091_p1;
wire   [63:0] zext_ln574_2_fu_1202_p1;
wire   [63:0] zext_ln594_1_fu_1303_p1;
wire   [0:0] icmp_ln592_fu_1260_p2;
wire   [63:0] zext_ln594_2_fu_1333_p1;
wire   [63:0] zext_ln469_fu_1358_p1;
wire   [0:0] icmp_ln469_fu_1346_p2;
wire   [63:0] zext_ln472_2_fu_1375_p1;
wire   [63:0] zext_ln471_fu_1392_p1;
wire   [63:0] zext_ln472_fu_1403_p1;
wire   [63:0] zext_ln473_2_fu_1429_p1;
wire   [63:0] zext_ln474_2_fu_1441_p1;
wire   [63:0] zext_ln473_fu_1451_p1;
wire   [63:0] zext_ln474_fu_1461_p1;
wire   [63:0] zext_ln471_1_fu_1514_p1;
wire   [0:0] icmp_ln469_1_fu_1494_p2;
wire   [63:0] zext_ln472_3_fu_1529_p1;
wire   [63:0] zext_ln471_2_fu_1546_p1;
wire   [63:0] zext_ln472_1_fu_1557_p1;
wire   [63:0] zext_ln473_3_fu_1576_p1;
wire   [63:0] zext_ln474_3_fu_1587_p1;
wire   [63:0] zext_ln473_1_fu_1597_p1;
wire   [63:0] zext_ln474_1_fu_1607_p1;
reg   [2:0] j_fu_148;
reg   [5:0] j_1_fu_152;
wire   [5:0] add_ln565_fu_1323_p2;
reg   [2:0] j_2_fu_156;
wire   [2:0] add_ln469_fu_1352_p2;
reg   [3:0] i_1_fu_160;
wire   [3:0] i_5_fu_1475_p2;
reg   [2:0] j_3_fu_164;
wire   [2:0] add_ln469_1_fu_1500_p2;
wire   [31:0] xor_ln594_fu_1337_p2;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state23;
wire   [1:0] empty_fu_541_p1;
wire   [3:0] zext_ln557_fu_570_p1;
wire   [3:0] add_ln559_fu_574_p2;
wire   [9:0] tmp_13_fu_588_p3;
wire   [5:0] tmp_14_fu_600_p3;
wire   [10:0] zext_ln559_1_fu_596_p1;
wire   [10:0] zext_ln559_2_fu_608_p1;
wire   [10:0] sub_ln559_fu_612_p2;
wire   [5:0] tmp_22_cast_fu_618_p4;
wire   [8:0] tmp_15_fu_628_p3;
wire   [7:0] zext_ln571_4_fu_659_p1;
wire   [7:0] add_ln571_2_fu_663_p2;
wire   [8:0] add_ln572_fu_674_p2;
wire   [8:0] add_ln573_fu_694_p2;
wire   [7:0] trunc_ln572_fu_704_p1;
wire   [7:0] sub_ln571_fu_712_p2;
wire   [3:0] trunc_ln571_2_fu_718_p4;
wire   [0:0] grp_fu_478_p3;
wire   [3:0] sub_ln571_1_fu_728_p2;
wire   [3:0] tmp_3_fu_734_p4;
wire   [3:0] select_ln571_fu_744_p3;
wire   [3:0] trunc_ln571_1_fu_760_p1;
wire   [4:0] p_and_f1_fu_764_p3;
wire   [3:0] sub_ln571_2_fu_776_p2;
wire   [4:0] p_and_t1_fu_782_p3;
wire   [5:0] zext_ln571_7_fu_790_p1;
wire   [5:0] sub_ln571_3_fu_794_p2;
wire   [5:0] zext_ln571_6_fu_772_p1;
wire   [5:0] select_ln571_1_fu_800_p3;
wire   [7:0] tmp_4_fu_752_p3;
wire  signed [7:0] sext_ln571_fu_808_p1;
wire   [7:0] add_ln571_3_fu_812_p2;
wire   [3:0] trunc_ln571_4_fu_823_p4;
wire   [3:0] add_ln571_1_fu_832_p2;
wire   [7:0] trunc_ln573_fu_708_p1;
wire   [7:0] sub_ln572_fu_843_p2;
wire   [3:0] trunc_ln572_2_fu_849_p4;
wire   [0:0] grp_fu_486_p3;
wire   [3:0] sub_ln572_1_fu_859_p2;
wire   [3:0] tmp_7_fu_865_p4;
wire   [3:0] select_ln572_fu_875_p3;
wire   [3:0] trunc_ln572_1_fu_891_p1;
wire   [4:0] p_and_f2_fu_895_p3;
wire   [3:0] sub_ln572_2_fu_907_p2;
wire   [4:0] p_and_t2_fu_913_p3;
wire   [5:0] zext_ln572_3_fu_921_p1;
wire   [5:0] sub_ln572_3_fu_925_p2;
wire   [5:0] zext_ln572_2_fu_903_p1;
wire   [5:0] select_ln572_1_fu_931_p3;
wire   [7:0] tmp_8_fu_883_p3;
wire  signed [7:0] sext_ln572_fu_939_p1;
wire   [7:0] add_ln572_1_fu_943_p2;
wire   [1:0] empty_28_fu_954_p1;
wire   [7:0] temp_0_fu_971_p2;
wire   [7:0] trunc_ln574_fu_963_p1;
wire   [7:0] sub_ln573_fu_985_p2;
wire   [3:0] trunc_ln573_2_fu_991_p4;
wire   [3:0] sub_ln573_1_fu_1001_p2;
wire   [3:0] tmp_s_fu_1007_p4;
wire   [3:0] select_ln573_fu_1017_p3;
wire   [3:0] trunc_ln573_1_fu_1033_p1;
wire   [4:0] p_and_f4_fu_1037_p3;
wire   [3:0] sub_ln573_2_fu_1049_p2;
wire   [4:0] p_and_t6_fu_1055_p3;
wire   [5:0] zext_ln573_3_fu_1063_p1;
wire   [5:0] sub_ln573_3_fu_1067_p2;
wire   [5:0] zext_ln573_2_fu_1045_p1;
wire   [5:0] select_ln573_1_fu_1073_p3;
wire   [7:0] tmp_9_fu_1025_p3;
wire  signed [7:0] sext_ln573_fu_1081_p1;
wire   [7:0] add_ln573_1_fu_1085_p2;
wire   [7:0] trunc_ln571_fu_967_p1;
wire   [7:0] sub_ln574_fu_1096_p2;
wire   [3:0] trunc_ln574_2_fu_1102_p4;
wire   [3:0] sub_ln574_1_fu_1112_p2;
wire   [3:0] tmp_11_fu_1118_p4;
wire   [3:0] select_ln574_fu_1128_p3;
wire   [3:0] trunc_ln574_1_fu_1144_p1;
wire   [4:0] p_and_f_fu_1148_p3;
wire   [3:0] sub_ln574_2_fu_1160_p2;
wire   [4:0] p_and_t_fu_1166_p3;
wire   [5:0] zext_ln574_1_fu_1174_p1;
wire   [5:0] sub_ln574_3_fu_1178_p2;
wire   [5:0] zext_ln574_fu_1156_p1;
wire   [5:0] select_ln574_1_fu_1184_p3;
wire   [7:0] tmp_12_fu_1136_p3;
wire  signed [7:0] sext_ln574_fu_1192_p1;
wire   [7:0] add_ln574_fu_1196_p2;
wire   [31:0] zext_ln572_1_fu_981_p1;
wire   [31:0] zext_ln571_3_fu_977_p1;
wire   [31:0] zext_ln573_1_fu_1226_p1;
wire   [31:0] zext_ln577_fu_1230_p1;
wire   [5:0] empty_29_fu_1247_p2;
wire   [1:0] trunc_ln592_fu_1256_p1;
wire   [5:0] tmp_19_fu_1280_p3;
wire   [8:0] tmp_18_fu_1272_p3;
wire   [8:0] zext_ln594_fu_1288_p1;
wire   [8:0] sub_ln594_fu_1292_p2;
wire   [8:0] add_ln594_fu_1298_p2;
wire   [3:0] tmp_16_fu_1363_p3;
wire  signed [6:0] sext_ln472_fu_1371_p1;
wire   [1:0] trunc_ln471_fu_1380_p1;
wire   [3:0] or_ln472_fu_1397_p2;
wire   [4:0] tmp_17_fu_1418_p3;
wire  signed [7:0] sext_ln473_fu_1425_p1;
wire   [8:0] tmp_26_cast_fu_1434_p3;
wire   [3:0] or_ln473_fu_1446_p2;
wire   [3:0] or_ln474_fu_1456_p2;
wire   [7:0] zext_ln471_4_fu_1519_p1;
wire   [7:0] add_ln472_fu_1523_p2;
wire   [1:0] trunc_ln471_1_fu_1534_p1;
wire   [3:0] or_ln472_1_fu_1551_p2;
wire   [8:0] zext_ln471_3_fu_1567_p1;
wire   [8:0] add_ln473_fu_1570_p2;
wire   [8:0] add_ln474_fu_1581_p2;
wire   [3:0] or_ln473_1_fu_1592_p2;
wire   [3:0] or_ln474_1_fu_1602_p2;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_ByteSub_ShiftRow_fu_461_ap_start_reg = 1'b0;
#0 grp_MixColumn_AddRoundKey_fu_469_ap_start_reg = 1'b0;
#0 j_fu_148 = 3'd0;
#0 j_1_fu_152 = 6'd0;
#0 j_2_fu_156 = 3'd0;
#0 i_1_fu_160 = 4'd0;
#0 j_3_fu_164 = 3'd0;
end

aes_main_ByteSub_ShiftRow grp_ByteSub_ShiftRow_fu_461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ByteSub_ShiftRow_fu_461_ap_start),
    .ap_done(grp_ByteSub_ShiftRow_fu_461_ap_done),
    .ap_idle(grp_ByteSub_ShiftRow_fu_461_ap_idle),
    .ap_ready(grp_ByteSub_ShiftRow_fu_461_ap_ready),
    .statemt_address0(grp_ByteSub_ShiftRow_fu_461_statemt_address0),
    .statemt_ce0(grp_ByteSub_ShiftRow_fu_461_statemt_ce0),
    .statemt_we0(grp_ByteSub_ShiftRow_fu_461_statemt_we0),
    .statemt_d0(grp_ByteSub_ShiftRow_fu_461_statemt_d0),
    .statemt_q0(statemt_q0),
    .statemt_address1(grp_ByteSub_ShiftRow_fu_461_statemt_address1),
    .statemt_ce1(grp_ByteSub_ShiftRow_fu_461_statemt_ce1),
    .statemt_we1(grp_ByteSub_ShiftRow_fu_461_statemt_we1),
    .statemt_d1(grp_ByteSub_ShiftRow_fu_461_statemt_d1),
    .statemt_q1(statemt_q1)
);

aes_main_MixColumn_AddRoundKey grp_MixColumn_AddRoundKey_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MixColumn_AddRoundKey_fu_469_ap_start),
    .ap_done(grp_MixColumn_AddRoundKey_fu_469_ap_done),
    .ap_idle(grp_MixColumn_AddRoundKey_fu_469_ap_idle),
    .ap_ready(grp_MixColumn_AddRoundKey_fu_469_ap_ready),
    .statemt_address0(grp_MixColumn_AddRoundKey_fu_469_statemt_address0),
    .statemt_ce0(grp_MixColumn_AddRoundKey_fu_469_statemt_ce0),
    .statemt_we0(grp_MixColumn_AddRoundKey_fu_469_statemt_we0),
    .statemt_d0(grp_MixColumn_AddRoundKey_fu_469_statemt_d0),
    .statemt_q0(statemt_q0),
    .statemt_address1(grp_MixColumn_AddRoundKey_fu_469_statemt_address1),
    .statemt_ce1(grp_MixColumn_AddRoundKey_fu_469_statemt_ce1),
    .statemt_we1(grp_MixColumn_AddRoundKey_fu_469_statemt_we1),
    .statemt_d1(grp_MixColumn_AddRoundKey_fu_469_statemt_d1),
    .statemt_q1(statemt_q1),
    .n(i_4_reg_1851),
    .word_address0(grp_MixColumn_AddRoundKey_fu_469_word_address0),
    .word_ce0(grp_MixColumn_AddRoundKey_fu_469_word_ce0),
    .word_q0(word_q0),
    .word_address1(grp_MixColumn_AddRoundKey_fu_469_word_address1),
    .word_ce1(grp_MixColumn_AddRoundKey_fu_469_word_ce1),
    .word_q1(word_q1)
);

aes_main_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U7(
    .din0(temp_0_2_reg_1741),
    .din1(temp_1_2_reg_1736),
    .din2(temp_2_2_reg_1751),
    .din3(temp_3_reg_1756),
    .din4(trunc_ln592_fu_1256_p1),
    .dout(tmp_fu_1313_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ByteSub_ShiftRow_fu_461_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln110_fu_1469_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln110_fu_1469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
            grp_ByteSub_ShiftRow_fu_461_ap_start_reg <= 1'b1;
        end else if ((grp_ByteSub_ShiftRow_fu_461_ap_ready == 1'b1)) begin
            grp_ByteSub_ShiftRow_fu_461_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MixColumn_AddRoundKey_fu_469_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_MixColumn_AddRoundKey_fu_469_ap_start_reg <= 1'b1;
        end else if ((grp_MixColumn_AddRoundKey_fu_469_ap_ready == 1'b1)) begin
            grp_MixColumn_AddRoundKey_fu_469_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln469_fu_1346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        i_1_fu_160 <= 4'd1;
    end else if (((icmp_ln110_fu_1469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        i_1_fu_160 <= i_5_fu_1475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_2_reg_450 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_2_reg_450 <= add_ln592_reg_1769;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln554_fu_529_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_438 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_438 <= add_ln557_reg_1647;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln554_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_1_fu_152 <= 6'd4;
    end else if (((icmp_ln592_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        j_1_fu_152 <= add_ln565_fu_1323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln565_fu_643_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        j_2_fu_156 <= 3'd0;
    end else if (((icmp_ln469_fu_1346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        j_2_fu_156 <= add_ln469_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_1469_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        j_3_fu_164 <= 3'd0;
    end else if (((icmp_ln469_1_fu_1494_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        j_3_fu_164 <= add_ln469_1_fu_1500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_148 <= 3'd0;
    end else if (((icmp_ln557_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_fu_148 <= add_ln554_reg_1627;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_506 <= word_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_506 <= word_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln554_reg_1627 <= add_ln554_fu_535_p2;
        j_4_reg_1619 <= j_fu_148;
        tmp_2_reg_1632[3 : 2] <= tmp_2_fu_545_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln557_reg_1647 <= add_ln557_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln571_reg_1663 <= add_ln571_fu_649_p2;
        zext_ln571_2_reg_1668[5 : 0] <= zext_ln571_2_fu_655_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln592_reg_1769 <= add_ln592_fu_1266_p2;
        add_ln594_1_reg_1779 <= add_ln594_1_fu_1308_p2;
        tmp_reg_1784 <= tmp_fu_1313_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_4_reg_1851 <= i_1_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln570_reg_1720 <= icmp_ln570_fu_957_p2;
        temp_0_2_reg_1741 <= temp_0_2_fu_1215_p3;
        temp_1_2_reg_1736 <= temp_1_2_fu_1207_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        j_6_reg_1789 <= j_2_fu_156;
        shl_ln_reg_1808[3 : 2] <= shl_ln_fu_1384_p3[3 : 2];
        statemt_addr_1_reg_1819[3 : 2] <= zext_ln472_fu_1403_p1[3 : 2];
        statemt_addr_reg_1814[3 : 2] <= zext_ln471_fu_1392_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_511 <= grp_fu_494_p2;
        reg_516 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        shl_ln471_1_reg_1884[3 : 2] <= shl_ln471_1_fu_1538_p3[3 : 2];
        statemt_addr_4_reg_1890[3 : 2] <= zext_ln471_2_fu_1546_p1[3 : 2];
        statemt_addr_5_reg_1895[3 : 2] <= zext_ln472_1_fu_1557_p1[3 : 2];
        zext_ln471_1_cast_reg_1869[2 : 0] <= zext_ln471_1_cast_fu_1506_p3[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_addr_2_reg_1841[3 : 2] <= zext_ln473_fu_1451_p1[3 : 2];
        statemt_addr_3_reg_1846[3 : 2] <= zext_ln474_fu_1461_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        statemt_addr_6_reg_1910[3 : 2] <= zext_ln473_1_fu_1597_p1[3 : 2];
        statemt_addr_7_reg_1915[3 : 2] <= zext_ln474_1_fu_1607_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_2_1_reg_1700 <= word_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_2_2_reg_1751 <= temp_2_2_fu_1234_p3;
        temp_3_reg_1756 <= temp_3_fu_1240_p3;
        zext_ln501_reg_1746[5 : 0] <= zext_ln501_fu_1223_p1[5 : 0];
        zext_ln592_reg_1761[5 : 0] <= zext_ln592_fu_1252_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Rcon0_ce0 = 1'b1;
    end else begin
        Rcon0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Sbox_address0 = zext_ln574_2_fu_1202_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Sbox_address0 = zext_ln572_4_fu_949_p1;
    end else begin
        Sbox_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Sbox_address1 = zext_ln573_4_fu_1091_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Sbox_address1 = zext_ln571_8_fu_818_p1;
    end else begin
        Sbox_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        Sbox_ce0 = 1'b1;
    end else begin
        Sbox_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        Sbox_ce1 = 1'b1;
    end else begin
        Sbox_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_ByteSub_ShiftRow_fu_461_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_MixColumn_AddRoundKey_fu_469_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ByteSub_ShiftRow_fu_461_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln469_1_fu_1494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln469_1_fu_1494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        key_ce0 = 1'b1;
    end else begin
        key_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        statemt_address0 = statemt_addr_7_reg_1915;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        statemt_address0 = statemt_addr_5_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        statemt_address0 = zext_ln474_1_fu_1607_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        statemt_address0 = zext_ln472_1_fu_1557_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        statemt_address0 = statemt_addr_3_reg_1846;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        statemt_address0 = statemt_addr_1_reg_1819;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_address0 = zext_ln474_fu_1461_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_address0 = zext_ln472_fu_1403_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_address0 = grp_MixColumn_AddRoundKey_fu_469_statemt_address0;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_address0 = grp_ByteSub_ShiftRow_fu_461_statemt_address0;
    end else begin
        statemt_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        statemt_address1 = statemt_addr_6_reg_1910;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        statemt_address1 = statemt_addr_4_reg_1890;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        statemt_address1 = zext_ln473_1_fu_1597_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        statemt_address1 = zext_ln471_2_fu_1546_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        statemt_address1 = statemt_addr_2_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        statemt_address1 = statemt_addr_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_address1 = zext_ln473_fu_1451_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_address1 = zext_ln471_fu_1392_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_address1 = grp_MixColumn_AddRoundKey_fu_469_statemt_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_address1 = grp_ByteSub_ShiftRow_fu_461_statemt_address1;
    end else begin
        statemt_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        statemt_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_ce0 = grp_MixColumn_AddRoundKey_fu_469_statemt_ce0;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_ce0 = grp_ByteSub_ShiftRow_fu_461_statemt_ce0;
    end else begin
        statemt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        statemt_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_ce1 = grp_MixColumn_AddRoundKey_fu_469_statemt_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_ce1 = grp_ByteSub_ShiftRow_fu_461_statemt_ce1;
    end else begin
        statemt_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13))) begin
        statemt_d0 = reg_516;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_d0 = grp_MixColumn_AddRoundKey_fu_469_statemt_d0;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_d0 = grp_ByteSub_ShiftRow_fu_461_statemt_d0;
    end else begin
        statemt_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13))) begin
        statemt_d1 = reg_511;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_d1 = grp_MixColumn_AddRoundKey_fu_469_statemt_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_d1 = grp_ByteSub_ShiftRow_fu_461_statemt_d1;
    end else begin
        statemt_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13))) begin
        statemt_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_we0 = grp_MixColumn_AddRoundKey_fu_469_statemt_we0;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_we0 = grp_ByteSub_ShiftRow_fu_461_statemt_we0;
    end else begin
        statemt_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13))) begin
        statemt_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        statemt_we1 = grp_MixColumn_AddRoundKey_fu_469_statemt_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        statemt_we1 = grp_ByteSub_ShiftRow_fu_461_statemt_we1;
    end else begin
        statemt_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        word_address0 = zext_ln473_3_fu_1576_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_address0 = zext_ln471_1_fu_1514_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_address0 = zext_ln473_2_fu_1429_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_address0 = zext_ln469_fu_1358_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        word_address0 = zext_ln594_2_fu_1333_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_address0 = zext_ln573_fu_699_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_address0 = zext_ln572_fu_680_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_address0 = zext_ln559_3_fu_635_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_address0 = grp_MixColumn_AddRoundKey_fu_469_word_address0;
    end else begin
        word_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        word_address1 = zext_ln474_3_fu_1587_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_address1 = zext_ln472_3_fu_1529_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_address1 = zext_ln474_2_fu_1441_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_address1 = zext_ln472_2_fu_1375_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        word_address1 = zext_ln594_1_fu_1303_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_address1 = zext_ln571_1_fu_690_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_address1 = zext_ln571_5_fu_669_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_address1 = grp_MixColumn_AddRoundKey_fu_469_word_address1;
    end else begin
        word_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12))) begin
        word_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_ce0 = grp_MixColumn_AddRoundKey_fu_469_word_ce0;
    end else begin
        word_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12))) begin
        word_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_ce1 = grp_MixColumn_AddRoundKey_fu_469_word_ce1;
    end else begin
        word_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        word_d0 = xor_ln594_fu_1337_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_d0 = key_q0;
    end else begin
        word_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4))) begin
        word_we0 = 1'b1;
    end else begin
        word_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln554_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln557_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln565_fu_643_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln592_fu_1260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln469_fu_1346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln110_fu_1469_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_ByteSub_ShiftRow_fu_461_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_MixColumn_AddRoundKey_fu_469_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_ByteSub_ShiftRow_fu_461_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln469_1_fu_1494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Rcon0_address0 = zext_ln571_fu_838_p1;

assign add_ln469_1_fu_1500_p2 = (j_3_fu_164 + 3'd1);

assign add_ln469_fu_1352_p2 = (j_2_fu_156 + 3'd1);

assign add_ln472_fu_1523_p2 = (zext_ln471_4_fu_1519_p1 + 8'd120);

assign add_ln473_fu_1570_p2 = (zext_ln471_3_fu_1567_p1 + 9'd240);

assign add_ln474_fu_1581_p2 = ($signed(zext_ln471_3_fu_1567_p1) + $signed(9'd360));

assign add_ln554_fu_535_p2 = (j_fu_148 + 3'd1);

assign add_ln557_fu_564_p2 = (i_reg_438 + 3'd1);

assign add_ln559_fu_574_p2 = (zext_ln557_fu_570_p1 + tmp_2_reg_1632);

assign add_ln565_fu_1323_p2 = (j_1_fu_152 + 6'd1);

assign add_ln571_1_fu_832_p2 = ($signed(trunc_ln571_4_fu_823_p4) + $signed(4'd15));

assign add_ln571_2_fu_663_p2 = (zext_ln571_4_fu_659_p1 + 8'd120);

assign add_ln571_3_fu_812_p2 = ($signed(tmp_4_fu_752_p3) + $signed(sext_ln571_fu_808_p1));

assign add_ln571_fu_649_p2 = ($signed(j_1_fu_152) + $signed(6'd63));

assign add_ln572_1_fu_943_p2 = ($signed(tmp_8_fu_883_p3) + $signed(sext_ln572_fu_939_p1));

assign add_ln572_fu_674_p2 = (zext_ln571_2_fu_655_p1 + 9'd240);

assign add_ln573_1_fu_1085_p2 = ($signed(tmp_9_fu_1025_p3) + $signed(sext_ln573_fu_1081_p1));

assign add_ln573_fu_694_p2 = ($signed(zext_ln571_2_reg_1668) + $signed(9'd360));

assign add_ln574_fu_1196_p2 = ($signed(tmp_12_fu_1136_p3) + $signed(sext_ln574_fu_1192_p1));

assign add_ln592_fu_1266_p2 = (i_2_reg_450 + 3'd1);

assign add_ln594_1_fu_1308_p2 = (sub_ln594_fu_1292_p2 + zext_ln501_reg_1746);

assign add_ln594_fu_1298_p2 = (sub_ln594_fu_1292_p2 + zext_ln592_reg_1761);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_28_fu_954_p1 = j_1_fu_152[1:0];

assign empty_29_fu_1247_p2 = ($signed(j_1_fu_152) + $signed(6'd60));

assign empty_fu_541_p1 = j_fu_148[1:0];

assign grp_ByteSub_ShiftRow_fu_461_ap_start = grp_ByteSub_ShiftRow_fu_461_ap_start_reg;

assign grp_MixColumn_AddRoundKey_fu_469_ap_start = grp_MixColumn_AddRoundKey_fu_469_ap_start_reg;

assign grp_fu_478_p3 = word_q1[32'd31];

assign grp_fu_486_p3 = word_q0[32'd31];

assign grp_fu_494_p2 = (word_q0 ^ statemt_q1);

assign grp_fu_500_p2 = (word_q1 ^ statemt_q0);

assign i_5_fu_1475_p2 = (i_1_fu_160 + 4'd1);

assign icmp_ln110_fu_1469_p2 = ((i_1_fu_160 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln469_1_fu_1494_p2 = ((j_3_fu_164 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln469_fu_1346_p2 = ((j_2_fu_156 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln554_fu_529_p2 = ((j_fu_148 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln557_fu_558_p2 = ((i_reg_438 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_643_p2 = ((j_1_fu_152 == 6'd44) ? 1'b1 : 1'b0);

assign icmp_ln570_fu_957_p2 = ((empty_28_fu_954_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_fu_1260_p2 = ((i_2_reg_450 == 3'd4) ? 1'b1 : 1'b0);

assign key_address0 = zext_ln559_fu_579_p1;

assign or_ln472_1_fu_1551_p2 = (shl_ln471_1_fu_1538_p3 | 4'd1);

assign or_ln472_fu_1397_p2 = (shl_ln_fu_1384_p3 | 4'd1);

assign or_ln473_1_fu_1592_p2 = (shl_ln471_1_reg_1884 | 4'd2);

assign or_ln473_fu_1446_p2 = (shl_ln_reg_1808 | 4'd2);

assign or_ln474_1_fu_1602_p2 = (shl_ln471_1_reg_1884 | 4'd3);

assign or_ln474_fu_1456_p2 = (shl_ln_reg_1808 | 4'd3);

assign p_and_f1_fu_764_p3 = {{1'd0}, {trunc_ln571_1_fu_760_p1}};

assign p_and_f2_fu_895_p3 = {{1'd0}, {trunc_ln572_1_fu_891_p1}};

assign p_and_f4_fu_1037_p3 = {{1'd0}, {trunc_ln573_1_fu_1033_p1}};

assign p_and_f_fu_1148_p3 = {{1'd0}, {trunc_ln574_1_fu_1144_p1}};

assign p_and_t1_fu_782_p3 = {{1'd0}, {sub_ln571_2_fu_776_p2}};

assign p_and_t2_fu_913_p3 = {{1'd0}, {sub_ln572_2_fu_907_p2}};

assign p_and_t6_fu_1055_p3 = {{1'd0}, {sub_ln573_2_fu_1049_p2}};

assign p_and_t_fu_1166_p3 = {{1'd0}, {sub_ln574_2_fu_1160_p2}};

assign select_ln571_1_fu_800_p3 = ((grp_fu_478_p3[0:0] == 1'b1) ? sub_ln571_3_fu_794_p2 : zext_ln571_6_fu_772_p1);

assign select_ln571_fu_744_p3 = ((grp_fu_478_p3[0:0] == 1'b1) ? sub_ln571_1_fu_728_p2 : tmp_3_fu_734_p4);

assign select_ln572_1_fu_931_p3 = ((grp_fu_486_p3[0:0] == 1'b1) ? sub_ln572_3_fu_925_p2 : zext_ln572_2_fu_903_p1);

assign select_ln572_fu_875_p3 = ((grp_fu_486_p3[0:0] == 1'b1) ? sub_ln572_1_fu_859_p2 : tmp_7_fu_865_p4);

assign select_ln573_1_fu_1073_p3 = ((grp_fu_486_p3[0:0] == 1'b1) ? sub_ln573_3_fu_1067_p2 : zext_ln573_2_fu_1045_p1);

assign select_ln573_fu_1017_p3 = ((grp_fu_486_p3[0:0] == 1'b1) ? sub_ln573_1_fu_1001_p2 : tmp_s_fu_1007_p4);

assign select_ln574_1_fu_1184_p3 = ((grp_fu_478_p3[0:0] == 1'b1) ? sub_ln574_3_fu_1178_p2 : zext_ln574_fu_1156_p1);

assign select_ln574_fu_1128_p3 = ((grp_fu_478_p3[0:0] == 1'b1) ? sub_ln574_1_fu_1112_p2 : tmp_11_fu_1118_p4);

assign sext_ln472_fu_1371_p1 = $signed(tmp_16_fu_1363_p3);

assign sext_ln473_fu_1425_p1 = $signed(tmp_17_fu_1418_p3);

assign sext_ln571_fu_808_p1 = $signed(select_ln571_1_fu_800_p3);

assign sext_ln572_fu_939_p1 = $signed(select_ln572_1_fu_931_p3);

assign sext_ln573_fu_1081_p1 = $signed(select_ln573_1_fu_1073_p3);

assign sext_ln574_fu_1192_p1 = $signed(select_ln574_1_fu_1184_p3);

assign shl_ln471_1_fu_1538_p3 = {{trunc_ln471_1_fu_1534_p1}, {2'd0}};

assign shl_ln_fu_1384_p3 = {{trunc_ln471_fu_1380_p1}, {2'd0}};

assign sub_ln559_fu_612_p2 = (zext_ln559_1_fu_596_p1 - zext_ln559_2_fu_608_p1);

assign sub_ln571_1_fu_728_p2 = (4'd0 - trunc_ln571_2_fu_718_p4);

assign sub_ln571_2_fu_776_p2 = (4'd0 - trunc_ln571_1_fu_760_p1);

assign sub_ln571_3_fu_794_p2 = (6'd0 - zext_ln571_7_fu_790_p1);

assign sub_ln571_fu_712_p2 = (8'd0 - trunc_ln572_fu_704_p1);

assign sub_ln572_1_fu_859_p2 = (4'd0 - trunc_ln572_2_fu_849_p4);

assign sub_ln572_2_fu_907_p2 = (4'd0 - trunc_ln572_1_fu_891_p1);

assign sub_ln572_3_fu_925_p2 = (6'd0 - zext_ln572_3_fu_921_p1);

assign sub_ln572_fu_843_p2 = (8'd0 - trunc_ln573_fu_708_p1);

assign sub_ln573_1_fu_1001_p2 = (4'd0 - trunc_ln573_2_fu_991_p4);

assign sub_ln573_2_fu_1049_p2 = (4'd0 - trunc_ln573_1_fu_1033_p1);

assign sub_ln573_3_fu_1067_p2 = (6'd0 - zext_ln573_3_fu_1063_p1);

assign sub_ln573_fu_985_p2 = (8'd0 - trunc_ln574_fu_963_p1);

assign sub_ln574_1_fu_1112_p2 = (4'd0 - trunc_ln574_2_fu_1102_p4);

assign sub_ln574_2_fu_1160_p2 = (4'd0 - trunc_ln574_1_fu_1144_p1);

assign sub_ln574_3_fu_1178_p2 = (6'd0 - zext_ln574_1_fu_1174_p1);

assign sub_ln574_fu_1096_p2 = (8'd0 - trunc_ln571_fu_967_p1);

assign sub_ln594_fu_1292_p2 = (tmp_18_fu_1272_p3 - zext_ln594_fu_1288_p1);

assign temp_0_2_fu_1215_p3 = ((icmp_ln570_fu_957_p2[0:0] == 1'b1) ? zext_ln571_3_fu_977_p1 : word_q1);

assign temp_0_fu_971_p2 = (Sbox_q1 ^ Rcon0_q0);

assign temp_1_2_fu_1207_p3 = ((icmp_ln570_fu_957_p2[0:0] == 1'b1) ? zext_ln572_1_fu_981_p1 : reg_506);

assign temp_2_2_fu_1234_p3 = ((icmp_ln570_reg_1720[0:0] == 1'b1) ? zext_ln573_1_fu_1226_p1 : temp_2_1_reg_1700);

assign temp_3_fu_1240_p3 = ((icmp_ln570_reg_1720[0:0] == 1'b1) ? zext_ln577_fu_1230_p1 : reg_506);

assign tmp_11_fu_1118_p4 = {{word_q1[7:4]}};

assign tmp_12_fu_1136_p3 = {{select_ln574_fu_1128_p3}, {4'd0}};

assign tmp_13_fu_588_p3 = {{i_reg_438}, {7'd0}};

assign tmp_14_fu_600_p3 = {{i_reg_438}, {3'd0}};

assign tmp_15_fu_628_p3 = {{tmp_22_cast_fu_618_p4}, {j_4_reg_1619}};

assign tmp_16_fu_1363_p3 = {{1'd1}, {j_2_fu_156}};

assign tmp_17_fu_1418_p3 = {{2'd2}, {j_6_reg_1789}};

assign tmp_18_fu_1272_p3 = {{trunc_ln592_fu_1256_p1}, {7'd0}};

assign tmp_19_fu_1280_p3 = {{i_2_reg_450}, {3'd0}};

assign tmp_22_cast_fu_618_p4 = {{sub_ln559_fu_612_p2[8:3]}};

assign tmp_26_cast_fu_1434_p3 = {{6'd45}, {j_6_reg_1789}};

assign tmp_2_fu_545_p3 = {{empty_fu_541_p1}, {2'd0}};

assign tmp_3_fu_734_p4 = {{word_q1[7:4]}};

assign tmp_4_fu_752_p3 = {{select_ln571_fu_744_p3}, {4'd0}};

assign tmp_7_fu_865_p4 = {{word_q0[7:4]}};

assign tmp_8_fu_883_p3 = {{select_ln572_fu_875_p3}, {4'd0}};

assign tmp_9_fu_1025_p3 = {{select_ln573_fu_1017_p3}, {4'd0}};

assign tmp_s_fu_1007_p4 = {{word_q0[7:4]}};

assign trunc_ln471_1_fu_1534_p1 = j_3_fu_164[1:0];

assign trunc_ln471_fu_1380_p1 = j_2_fu_156[1:0];

assign trunc_ln571_1_fu_760_p1 = word_q1[3:0];

assign trunc_ln571_2_fu_718_p4 = {{sub_ln571_fu_712_p2[7:4]}};

assign trunc_ln571_4_fu_823_p4 = {{j_1_fu_152[5:2]}};

assign trunc_ln571_fu_967_p1 = word_q1[7:0];

assign trunc_ln572_1_fu_891_p1 = word_q0[3:0];

assign trunc_ln572_2_fu_849_p4 = {{sub_ln572_fu_843_p2[7:4]}};

assign trunc_ln572_fu_704_p1 = word_q1[7:0];

assign trunc_ln573_1_fu_1033_p1 = word_q0[3:0];

assign trunc_ln573_2_fu_991_p4 = {{sub_ln573_fu_985_p2[7:4]}};

assign trunc_ln573_fu_708_p1 = word_q0[7:0];

assign trunc_ln574_1_fu_1144_p1 = word_q1[3:0];

assign trunc_ln574_2_fu_1102_p4 = {{sub_ln574_fu_1096_p2[7:4]}};

assign trunc_ln574_fu_963_p1 = word_q0[7:0];

assign trunc_ln592_fu_1256_p1 = i_2_reg_450[1:0];

assign xor_ln594_fu_1337_p2 = (word_q1 ^ tmp_reg_1784);

assign zext_ln469_fu_1358_p1 = j_2_fu_156;

assign zext_ln471_1_cast_fu_1506_p3 = {{3'd5}, {j_3_fu_164}};

assign zext_ln471_1_fu_1514_p1 = zext_ln471_1_cast_fu_1506_p3;

assign zext_ln471_2_fu_1546_p1 = shl_ln471_1_fu_1538_p3;

assign zext_ln471_3_fu_1567_p1 = zext_ln471_1_cast_reg_1869;

assign zext_ln471_4_fu_1519_p1 = zext_ln471_1_cast_fu_1506_p3;

assign zext_ln471_fu_1392_p1 = shl_ln_fu_1384_p3;

assign zext_ln472_1_fu_1557_p1 = or_ln472_1_fu_1551_p2;

assign zext_ln472_2_fu_1375_p1 = $unsigned(sext_ln472_fu_1371_p1);

assign zext_ln472_3_fu_1529_p1 = add_ln472_fu_1523_p2;

assign zext_ln472_fu_1403_p1 = or_ln472_fu_1397_p2;

assign zext_ln473_1_fu_1597_p1 = or_ln473_1_fu_1592_p2;

assign zext_ln473_2_fu_1429_p1 = $unsigned(sext_ln473_fu_1425_p1);

assign zext_ln473_3_fu_1576_p1 = add_ln473_fu_1570_p2;

assign zext_ln473_fu_1451_p1 = or_ln473_fu_1446_p2;

assign zext_ln474_1_fu_1607_p1 = or_ln474_1_fu_1602_p2;

assign zext_ln474_2_fu_1441_p1 = tmp_26_cast_fu_1434_p3;

assign zext_ln474_3_fu_1587_p1 = add_ln474_fu_1581_p2;

assign zext_ln474_fu_1461_p1 = or_ln474_fu_1456_p2;

assign zext_ln501_fu_1223_p1 = j_1_fu_152;

assign zext_ln557_fu_570_p1 = i_reg_438;

assign zext_ln559_1_fu_596_p1 = tmp_13_fu_588_p3;

assign zext_ln559_2_fu_608_p1 = tmp_14_fu_600_p3;

assign zext_ln559_3_fu_635_p1 = tmp_15_fu_628_p3;

assign zext_ln559_fu_579_p1 = add_ln559_fu_574_p2;

assign zext_ln571_1_fu_690_p1 = add_ln571_reg_1663;

assign zext_ln571_2_fu_655_p1 = add_ln571_fu_649_p2;

assign zext_ln571_3_fu_977_p1 = temp_0_fu_971_p2;

assign zext_ln571_4_fu_659_p1 = add_ln571_fu_649_p2;

assign zext_ln571_5_fu_669_p1 = add_ln571_2_fu_663_p2;

assign zext_ln571_6_fu_772_p1 = p_and_f1_fu_764_p3;

assign zext_ln571_7_fu_790_p1 = p_and_t1_fu_782_p3;

assign zext_ln571_8_fu_818_p1 = add_ln571_3_fu_812_p2;

assign zext_ln571_fu_838_p1 = add_ln571_1_fu_832_p2;

assign zext_ln572_1_fu_981_p1 = Sbox_q0;

assign zext_ln572_2_fu_903_p1 = p_and_f2_fu_895_p3;

assign zext_ln572_3_fu_921_p1 = p_and_t2_fu_913_p3;

assign zext_ln572_4_fu_949_p1 = add_ln572_1_fu_943_p2;

assign zext_ln572_fu_680_p1 = add_ln572_fu_674_p2;

assign zext_ln573_1_fu_1226_p1 = Sbox_q1;

assign zext_ln573_2_fu_1045_p1 = p_and_f4_fu_1037_p3;

assign zext_ln573_3_fu_1063_p1 = p_and_t6_fu_1055_p3;

assign zext_ln573_4_fu_1091_p1 = add_ln573_1_fu_1085_p2;

assign zext_ln573_fu_699_p1 = add_ln573_fu_694_p2;

assign zext_ln574_1_fu_1174_p1 = p_and_t_fu_1166_p3;

assign zext_ln574_2_fu_1202_p1 = add_ln574_fu_1196_p2;

assign zext_ln574_fu_1156_p1 = p_and_f_fu_1148_p3;

assign zext_ln577_fu_1230_p1 = Sbox_q0;

assign zext_ln592_fu_1252_p1 = empty_29_fu_1247_p2;

assign zext_ln594_1_fu_1303_p1 = add_ln594_fu_1298_p2;

assign zext_ln594_2_fu_1333_p1 = add_ln594_1_reg_1779;

assign zext_ln594_fu_1288_p1 = tmp_19_fu_1280_p3;

always @ (posedge ap_clk) begin
    tmp_2_reg_1632[1:0] <= 2'b00;
    zext_ln571_2_reg_1668[8:6] <= 3'b000;
    zext_ln501_reg_1746[8:6] <= 3'b000;
    zext_ln592_reg_1761[8:6] <= 3'b000;
    shl_ln_reg_1808[1:0] <= 2'b00;
    statemt_addr_reg_1814[1:0] <= 2'b00;
    statemt_addr_reg_1814[4] <= 1'b0;
    statemt_addr_1_reg_1819[1:0] <= 2'b01;
    statemt_addr_1_reg_1819[4] <= 1'b0;
    statemt_addr_2_reg_1841[1:0] <= 2'b10;
    statemt_addr_2_reg_1841[4] <= 1'b0;
    statemt_addr_3_reg_1846[1:0] <= 2'b11;
    statemt_addr_3_reg_1846[4] <= 1'b0;
    zext_ln471_1_cast_reg_1869[5:3] <= 3'b101;
    shl_ln471_1_reg_1884[1:0] <= 2'b00;
    statemt_addr_4_reg_1890[1:0] <= 2'b00;
    statemt_addr_4_reg_1890[4] <= 1'b0;
    statemt_addr_5_reg_1895[1:0] <= 2'b01;
    statemt_addr_5_reg_1895[4] <= 1'b0;
    statemt_addr_6_reg_1910[1:0] <= 2'b10;
    statemt_addr_6_reg_1910[4] <= 1'b0;
    statemt_addr_7_reg_1915[1:0] <= 2'b11;
    statemt_addr_7_reg_1915[4] <= 1'b0;
end

endmodule //aes_main_encrypt
