{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631131158792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631131158793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:59:18 2021 " "Processing started: Thu Sep 09 02:59:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631131158793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631131158793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631131158793 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631131159303 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(62) " "Verilog HDL Module Instantiation warning at testVGA.v(62): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1631131159353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X hvsync_generator.v(94) " "Verilog HDL Declaration information at hvsync_generator.v(94): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631131159358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/altera/13.0sp1/testVGA/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/testVGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lookup_Alphabet.v(21) " "Verilog HDL information at Lookup_Alphabet.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631131159369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_Buffer " "Found entity 1: Frame_Buffer" {  } { { "Frame_Buffer.v" "" { Text "C:/altera/13.0sp1/testVGA/Frame_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet_array.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet_array " "Found entity 1: Lookup_Alphabet_array" {  } { { "Lookup_Alphabet_array.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631131159375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631131159375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631131159416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red testVGA.v(29) " "Verilog HDL or VHDL warning at testVGA.v(29): object \"red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159417 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green testVGA.v(30) " "Verilog HDL or VHDL warning at testVGA.v(30): object \"green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159417 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue testVGA.v(31) " "Verilog HDL or VHDL warning at testVGA.v(31): object \"blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159417 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countPosition testVGA.v(33) " "Verilog HDL or VHDL warning at testVGA.v(33): object \"countPosition\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159417 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_red testVGA.v(39) " "Verilog HDL or VHDL warning at testVGA.v(39): object \"c_red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_blue testVGA.v(40) " "Verilog HDL or VHDL warning at testVGA.v(40): object \"c_blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_green testVGA.v(41) " "Verilog HDL or VHDL warning at testVGA.v(41): object \"c_green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blank testVGA.v(66) " "Verilog HDL or VHDL warning at testVGA.v(66): object \"Blank\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset testVGA.v(67) " "Verilog HDL or VHDL warning at testVGA.v(67): object \"reset\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"R\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"G\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"B\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159418 "|testVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631131159420 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dis0x0 hvsync_generator.v(97) " "Verilog HDL warning at hvsync_generator.v(97): object dis0x0 used but never assigned" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1631131159421 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posx hvsync_generator.v(342) " "Verilog HDL or VHDL warning at hvsync_generator.v(342): object \"posx\" assigned a value but never read" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159714 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posy hvsync_generator.v(343) " "Verilog HDL or VHDL warning at hvsync_generator.v(343): object \"posy\" assigned a value but never read" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631131159714 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(41) " "Verilog HDL assignment warning at hvsync_generator.v(41): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159739 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(50) " "Verilog HDL assignment warning at hvsync_generator.v(50): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159739 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 hvsync_generator.v(284) " "Verilog HDL assignment warning at hvsync_generator.v(284): truncated value with size 32 to match size of target (25)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159740 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hvsync_generator.v(287) " "Verilog HDL assignment warning at hvsync_generator.v(287): truncated value with size 32 to match size of target (8)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159741 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 hvsync_generator.v(349) " "Verilog HDL assignment warning at hvsync_generator.v(349): truncated value with size 32 to match size of target (7)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159751 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hvsync_generator.v(574) " "Verilog HDL assignment warning at hvsync_generator.v(574): truncated value with size 8 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631131159755 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dis0x0\[0\] 0 hvsync_generator.v(97) " "Net \"dis0x0\[0\]\" at hvsync_generator.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631131160014 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "countPos hvsync_generator.v(12) " "Output port \"countPos\" at hvsync_generator.v(12) has no driver" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631131160021 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "framebuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"framebuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1631131160067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer hvsync_generator:hvsync\|Debouncer:Deboun " "Elaborating entity \"Debouncer\" for hierarchy \"hvsync_generator:hvsync\|Debouncer:Deboun\"" {  } { { "hvsync_generator.v" "Deboun" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631131160115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631131160119 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(23) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(23): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(43) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(43): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(65) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(65): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(86) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(86): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(107) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(107): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(128) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(128): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(149) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(149): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(170) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(170): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(191) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(191): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(212) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(212): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(232) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(232): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(252) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(252): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(272) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(272): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(292) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(292): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(312) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(312): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160123 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(332) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(332): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160124 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(352) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(352): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160124 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(372) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(372): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160124 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(392) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(392): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160125 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(412) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(412): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160125 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(432) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(432): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160125 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(452) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(452): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160126 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(472) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(472): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160126 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(492) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(492): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160126 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(512) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(512): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160126 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(532) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(532): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160126 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(553) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(553): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 553 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(573) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(573): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(593) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(593): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 593 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(613) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(613): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(633) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(633): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(653) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(653): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 653 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(673) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(673): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(693) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(693): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 693 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(713) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(713): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 713 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(733) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(733): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160127 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160128 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160129 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160130 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160131 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160132 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160133 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160134 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160135 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160136 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631131160137 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631131162348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631131164226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631131164336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_r " "No output dependent on input pin \"sw_r\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_g " "No output dependent on input pin \"sw_g\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_g"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_b " "No output dependent on input pin \"sw_b\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p1 " "No output dependent on input pin \"sw_p1\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_p1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p2 " "No output dependent on input pin \"sw_p2\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_p2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p3 " "No output dependent on input pin \"sw_p3\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_p3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cc " "No output dependent on input pin \"sw_cc\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cp " "No output dependent on input pin \"sw_cp\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631131164403 "|testVGA|sw_cp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631131164403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631131164404 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631131164404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "644 " "Implemented 644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631131164404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631131164404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631131164438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:59:24 2021 " "Processing ended: Thu Sep 09 02:59:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631131164438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631131164438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631131164438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631131164438 ""}
