
BMSv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004748  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080048d4  080048d4  000058d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004914  08004914  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  08004914  08004914  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004914  08004914  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004914  08004914  00005914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004918  08004918  00005918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800491c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000010  0800492c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  0800492c  0000616c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb83  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ade  00000000  00000000  00014bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  000176a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092a  00000000  00000000  000182f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000233e4  00000000  00000000  00018c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c4d  00000000  00000000  0003c006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca6bd  00000000  00000000  0004dc53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118310  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f9c  00000000  00000000  00118354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011b2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080048bc 	.word	0x080048bc

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	080048bc 	.word	0x080048bc

080001cc <BQ_Init>:
/**
 * @brief bq40z80 initialization
 * @param i2c i2c pointer
 */
void BQ_Init(I2C_HandleTypeDef *i2c)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
    BMS_1.bq_i2c = i2c;
 80001d4:	4a30      	ldr	r2, [pc, #192]	@ (8000298 <BQ_Init+0xcc>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	6013      	str	r3, [r2, #0]
    if(i2c == &hi2c1){
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a2f      	ldr	r2, [pc, #188]	@ (800029c <BQ_Init+0xd0>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d10b      	bne.n	80001fa <BQ_Init+0x2e>
    	__HAL_RCC_I2C1_CLK_ENABLE();
 80001e2:	4b2f      	ldr	r3, [pc, #188]	@ (80002a0 <BQ_Init+0xd4>)
 80001e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001e6:	4a2e      	ldr	r2, [pc, #184]	@ (80002a0 <BQ_Init+0xd4>)
 80001e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80001ee:	4b2c      	ldr	r3, [pc, #176]	@ (80002a0 <BQ_Init+0xd4>)
 80001f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80001f6:	60bb      	str	r3, [r7, #8]
 80001f8:	68bb      	ldr	r3, [r7, #8]

//    ("[BQ] Started", 12);
//    if (USE_SCANNER == 1)
//    {
#ifdef USE_SCANNER
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(i2c, bq_deviceAddress << 1, 3, 100);
 80001fa:	4b2a      	ldr	r3, [pc, #168]	@ (80002a4 <BQ_Init+0xd8>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	005b      	lsls	r3, r3, #1
 8000200:	b299      	uxth	r1, r3
 8000202:	2364      	movs	r3, #100	@ 0x64
 8000204:	2203      	movs	r2, #3
 8000206:	6878      	ldr	r0, [r7, #4]
 8000208:	f001 ff8a 	bl	8002120 <HAL_I2C_IsDeviceReady>
 800020c:	4603      	mov	r3, r0
 800020e:	73fb      	strb	r3, [r7, #15]
	while (ret != HAL_OK)
 8000210:	e012      	b.n	8000238 <BQ_Init+0x6c>
	{
//            ("[BQ] device not founded", 23);
		ret = HAL_I2C_IsDeviceReady(i2c, bq_deviceAddress << 1, 3, 100);
 8000212:	4b24      	ldr	r3, [pc, #144]	@ (80002a4 <BQ_Init+0xd8>)
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	005b      	lsls	r3, r3, #1
 8000218:	b299      	uxth	r1, r3
 800021a:	2364      	movs	r3, #100	@ 0x64
 800021c:	2203      	movs	r2, #3
 800021e:	6878      	ldr	r0, [r7, #4]
 8000220:	f001 ff7e 	bl	8002120 <HAL_I2C_IsDeviceReady>
 8000224:	4603      	mov	r3, r0
 8000226:	73fb      	strb	r3, [r7, #15]
		HAL_Delay(1000);
 8000228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800022c:	f001 f986 	bl	800153c <HAL_Delay>
	#ifdef debug
		if(ret == HAL_ERROR){
 8000230:	7bfb      	ldrb	r3, [r7, #15]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d100      	bne.n	8000238 <BQ_Init+0x6c>
			__asm("nop");
 8000236:	bf00      	nop
	while (ret != HAL_OK)
 8000238:	7bfb      	ldrb	r3, [r7, #15]
 800023a:	2b00      	cmp	r3, #0
 800023c:	d1e9      	bne.n	8000212 <BQ_Init+0x46>
#endif
//    }

    

    HAL_Delay(1500);
 800023e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000242:	f001 f97b 	bl	800153c <HAL_Delay>
    BQAction_UpdateData(&BMS_1);
 8000246:	4814      	ldr	r0, [pc, #80]	@ (8000298 <BQ_Init+0xcc>)
 8000248:	f000 fa86 	bl	8000758 <BQAction_UpdateData>
    BQAction_TryUnsealedDevice(&BMS_1);
 800024c:	4812      	ldr	r0, [pc, #72]	@ (8000298 <BQ_Init+0xcc>)
 800024e:	f000 fa50 	bl	80006f2 <BQAction_TryUnsealedDevice>

    BQAction_SetManufacturingAllFet(&BMS_1, false);
 8000252:	2100      	movs	r1, #0
 8000254:	4810      	ldr	r0, [pc, #64]	@ (8000298 <BQ_Init+0xcc>)
 8000256:	f000 f942 	bl	80004de <BQAction_SetManufacturingAllFet>
    BQAction_SetManufacturingFuse(&BMS_1, false);
 800025a:	2100      	movs	r1, #0
 800025c:	480e      	ldr	r0, [pc, #56]	@ (8000298 <BQ_Init+0xcc>)
 800025e:	f000 f954 	bl	800050a <BQAction_SetManufacturingFuse>
    BQAction_SetCalibration(&BMS_1, false);
 8000262:	2100      	movs	r1, #0
 8000264:	480c      	ldr	r0, [pc, #48]	@ (8000298 <BQ_Init+0xcc>)
 8000266:	f000 f966 	bl	8000536 <BQAction_SetCalibration>
    BQAction_SetManufacturingGauging(&BMS_1, true);
 800026a:	2101      	movs	r1, #1
 800026c:	480a      	ldr	r0, [pc, #40]	@ (8000298 <BQ_Init+0xcc>)
 800026e:	f000 f978 	bl	8000562 <BQAction_SetManufacturingGauging>
    BQAction_SetManufacturingPF(&BMS_1, true);
 8000272:	2101      	movs	r1, #1
 8000274:	4808      	ldr	r0, [pc, #32]	@ (8000298 <BQ_Init+0xcc>)
 8000276:	f000 f98a 	bl	800058e <BQAction_SetManufacturingPF>
    BQAction_SetManufacturingLF(&BMS_1, true);
 800027a:	2101      	movs	r1, #1
 800027c:	4806      	ldr	r0, [pc, #24]	@ (8000298 <BQ_Init+0xcc>)
 800027e:	f000 f99c 	bl	80005ba <BQAction_SetManufacturingLF>
    BQAction_SetLed(&BMS_1, false);
 8000282:	2100      	movs	r1, #0
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <BQ_Init+0xcc>)
 8000286:	f000 f914 	bl	80004b2 <BQAction_SetLed>

    BQAction_UpdateData(&BMS_1);
 800028a:	4803      	ldr	r0, [pc, #12]	@ (8000298 <BQ_Init+0xcc>)
 800028c:	f000 fa64 	bl	8000758 <BQAction_UpdateData>
    //BQ_ForceUpdateFlash();

    //BQ_BoundaryCellVoltage voltages = BQ_GetBoundaryCellVoltage();

//    ("[BQ] initialized", 16);
}
 8000290:	bf00      	nop
 8000292:	3710      	adds	r7, #16
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	2000002c 	.word	0x2000002c
 800029c:	20000110 	.word	0x20000110
 80002a0:	40021000 	.word	0x40021000
 80002a4:	20000000 	.word	0x20000000

080002a8 <BQ_WriteMABlockCommand>:
/**
 * @brief send command to ManufacturerBlockAccess()
 * @param command command to send
 */
void BQ_WriteMABlockCommand(BQ_data* BMS, uint16_t command)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b086      	sub	sp, #24
 80002ac:	af02      	add	r7, sp, #8
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	460b      	mov	r3, r1
 80002b2:	807b      	strh	r3, [r7, #2]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002b4:	2344      	movs	r3, #68	@ 0x44
 80002b6:	733b      	strb	r3, [r7, #12]
 80002b8:	2302      	movs	r3, #2
 80002ba:	737b      	strb	r3, [r7, #13]
 80002bc:	887b      	ldrh	r3, [r7, #2]
 80002be:	b2db      	uxtb	r3, r3
 80002c0:	73bb      	strb	r3, [r7, #14]
 80002c2:	887b      	ldrh	r3, [r7, #2]
 80002c4:	0a1b      	lsrs	r3, r3, #8
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(BMS->bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	6818      	ldr	r0, [r3, #0]
 80002d0:	4b07      	ldr	r3, [pc, #28]	@ (80002f0 <BQ_WriteMABlockCommand+0x48>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	005b      	lsls	r3, r3, #1
 80002d6:	b299      	uxth	r1, r3
 80002d8:	f107 020c 	add.w	r2, r7, #12
 80002dc:	2364      	movs	r3, #100	@ 0x64
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2304      	movs	r3, #4
 80002e2:	f001 fd0f 	bl	8001d04 <HAL_I2C_Master_Transmit>
}
 80002e6:	bf00      	nop
 80002e8:	3710      	adds	r7, #16
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	20000000 	.word	0x20000000

080002f4 <BQ_ReadMABlockCommand>:
 * @param command command from read
 * @param receive array to receive
 * @param size array size
 */
void BQ_ReadMABlockCommand(BQ_data* BMS, uint16_t command, uint8_t *receive, uint8_t size)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b092      	sub	sp, #72	@ 0x48
 80002f8:	af02      	add	r7, sp, #8
 80002fa:	60f8      	str	r0, [r7, #12]
 80002fc:	607a      	str	r2, [r7, #4]
 80002fe:	461a      	mov	r2, r3
 8000300:	460b      	mov	r3, r1
 8000302:	817b      	strh	r3, [r7, #10]
 8000304:	4613      	mov	r3, r2
 8000306:	727b      	strb	r3, [r7, #9]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 8000308:	2344      	movs	r3, #68	@ 0x44
 800030a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800030e:	2302      	movs	r3, #2
 8000310:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8000314:	897b      	ldrh	r3, [r7, #10]
 8000316:	b2db      	uxtb	r3, r3
 8000318:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800031c:	897b      	ldrh	r3, [r7, #10]
 800031e:	0a1b      	lsrs	r3, r3, #8
 8000320:	b29b      	uxth	r3, r3
 8000322:	b2db      	uxtb	r3, r3
 8000324:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    HAL_I2C_Master_Transmit(BMS->bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	6818      	ldr	r0, [r3, #0]
 800032c:	4b27      	ldr	r3, [pc, #156]	@ (80003cc <BQ_ReadMABlockCommand+0xd8>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	b299      	uxth	r1, r3
 8000334:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000338:	2364      	movs	r3, #100	@ 0x64
 800033a:	9300      	str	r3, [sp, #0]
 800033c:	2304      	movs	r3, #4
 800033e:	f001 fce1 	bl	8001d04 <HAL_I2C_Master_Transmit>

    // send 0x44, then receive size
    uint8_t addr[2] = {0x44, 2 + size};
 8000342:	2344      	movs	r3, #68	@ 0x44
 8000344:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000348:	7a7b      	ldrb	r3, [r7, #9]
 800034a:	3302      	adds	r3, #2
 800034c:	b2db      	uxtb	r3, r3
 800034e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    HAL_I2C_Master_Transmit(BMS->bq_i2c, bq_deviceAddress << 1, addr, 2, 100);
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	6818      	ldr	r0, [r3, #0]
 8000356:	4b1d      	ldr	r3, [pc, #116]	@ (80003cc <BQ_ReadMABlockCommand+0xd8>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	b299      	uxth	r1, r3
 800035e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000362:	2364      	movs	r3, #100	@ 0x64
 8000364:	9300      	str	r3, [sp, #0]
 8000366:	2302      	movs	r3, #2
 8000368:	f001 fccc 	bl	8001d04 <HAL_I2C_Master_Transmit>

    uint8_t result[35] = {0};
 800036c:	2300      	movs	r3, #0
 800036e:	613b      	str	r3, [r7, #16]
 8000370:	f107 0314 	add.w	r3, r7, #20
 8000374:	221f      	movs	r2, #31
 8000376:	2100      	movs	r1, #0
 8000378:	4618      	mov	r0, r3
 800037a:	f004 fa73 	bl	8004864 <memset>
    HAL_I2C_Master_Receive(BMS->bq_i2c, bq_deviceAddress << 1, result, 35, 100);
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	6818      	ldr	r0, [r3, #0]
 8000382:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <BQ_ReadMABlockCommand+0xd8>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	005b      	lsls	r3, r3, #1
 8000388:	b299      	uxth	r1, r3
 800038a:	f107 0210 	add.w	r2, r7, #16
 800038e:	2364      	movs	r3, #100	@ 0x64
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	2323      	movs	r3, #35	@ 0x23
 8000394:	f001 fdce 	bl	8001f34 <HAL_I2C_Master_Receive>

    for (int i = 0; i < size; i++)
 8000398:	2300      	movs	r3, #0
 800039a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800039c:	e00c      	b.n	80003b8 <BQ_ReadMABlockCommand+0xc4>
    {
        receive[i] = result[i + 3];
 800039e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80003a0:	1cda      	adds	r2, r3, #3
 80003a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80003a4:	6879      	ldr	r1, [r7, #4]
 80003a6:	440b      	add	r3, r1
 80003a8:	3240      	adds	r2, #64	@ 0x40
 80003aa:	443a      	add	r2, r7
 80003ac:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 80003b0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 80003b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80003b4:	3301      	adds	r3, #1
 80003b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80003b8:	7a7b      	ldrb	r3, [r7, #9]
 80003ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80003bc:	429a      	cmp	r2, r3
 80003be:	dbee      	blt.n	800039e <BQ_ReadMABlockCommand+0xaa>
    }
}
 80003c0:	bf00      	nop
 80003c2:	bf00      	nop
 80003c4:	3740      	adds	r7, #64	@ 0x40
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	20000000 	.word	0x20000000

080003d0 <BQ_ReadCommandAsShort>:
 * @brief reading from ManufacturerBlockAccess() as uint16_t
 * @param command command to read
 * @return 16bit value from command
 */
uint16_t BQ_ReadCommandAsShort(BQ_data* BMS, uint16_t command)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	460b      	mov	r3, r1
 80003da:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    BQ_ReadMABlockCommand(BMS, command, buf, 2);
 80003dc:	f107 020c 	add.w	r2, r7, #12
 80003e0:	8879      	ldrh	r1, [r7, #2]
 80003e2:	2302      	movs	r3, #2
 80003e4:	6878      	ldr	r0, [r7, #4]
 80003e6:	f7ff ff85 	bl	80002f4 <BQ_ReadMABlockCommand>

    uint16_t result = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	81fb      	strh	r3, [r7, #14]

    result = result | buf[0];
 80003ee:	7b3b      	ldrb	r3, [r7, #12]
 80003f0:	461a      	mov	r2, r3
 80003f2:	89fb      	ldrh	r3, [r7, #14]
 80003f4:	4313      	orrs	r3, r2
 80003f6:	81fb      	strh	r3, [r7, #14]
    result = result | (buf[1] << 8);
 80003f8:	7b7b      	ldrb	r3, [r7, #13]
 80003fa:	021b      	lsls	r3, r3, #8
 80003fc:	b21a      	sxth	r2, r3
 80003fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000402:	4313      	orrs	r3, r2
 8000404:	b21b      	sxth	r3, r3
 8000406:	81fb      	strh	r3, [r7, #14]

    return result;
 8000408:	89fb      	ldrh	r3, [r7, #14]
}
 800040a:	4618      	mov	r0, r3
 800040c:	3710      	adds	r7, #16
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <BQ_ReadCommandAsInt>:
 * @brief reading from ManufacturerBlockAccess() as uint32_t
 * @param command command to read
 * @return 32bit value from command
 */
uint32_t BQ_ReadCommandAsInt(BQ_data* BMS, uint16_t command)
{
 8000412:	b580      	push	{r7, lr}
 8000414:	b084      	sub	sp, #16
 8000416:	af00      	add	r7, sp, #0
 8000418:	6078      	str	r0, [r7, #4]
 800041a:	460b      	mov	r3, r1
 800041c:	807b      	strh	r3, [r7, #2]
    uint8_t buf[4];

    BQ_ReadMABlockCommand(BMS, command, buf, 4);
 800041e:	f107 0208 	add.w	r2, r7, #8
 8000422:	8879      	ldrh	r1, [r7, #2]
 8000424:	2304      	movs	r3, #4
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	f7ff ff64 	bl	80002f4 <BQ_ReadMABlockCommand>

    uint32_t result = 0;
 800042c:	2300      	movs	r3, #0
 800042e:	60fb      	str	r3, [r7, #12]

    result = result | (buf[0]);
 8000430:	7a3b      	ldrb	r3, [r7, #8]
 8000432:	461a      	mov	r2, r3
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	4313      	orrs	r3, r2
 8000438:	60fb      	str	r3, [r7, #12]
    result = result | (buf[1] << 8);
 800043a:	7a7b      	ldrb	r3, [r7, #9]
 800043c:	021b      	lsls	r3, r3, #8
 800043e:	68fa      	ldr	r2, [r7, #12]
 8000440:	4313      	orrs	r3, r2
 8000442:	60fb      	str	r3, [r7, #12]
    result = result | (buf[2] << 16);
 8000444:	7abb      	ldrb	r3, [r7, #10]
 8000446:	041b      	lsls	r3, r3, #16
 8000448:	68fa      	ldr	r2, [r7, #12]
 800044a:	4313      	orrs	r3, r2
 800044c:	60fb      	str	r3, [r7, #12]
    result = result | (buf[3] << 24);
 800044e:	7afb      	ldrb	r3, [r7, #11]
 8000450:	061b      	lsls	r3, r3, #24
 8000452:	68fa      	ldr	r2, [r7, #12]
 8000454:	4313      	orrs	r3, r2
 8000456:	60fb      	str	r3, [r7, #12]

    return result;
 8000458:	68fb      	ldr	r3, [r7, #12]
}
 800045a:	4618      	mov	r0, r3
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}

08000462 <BQ_ReadCommandAsLInt>:

uint32_t BQ_ReadCommandAsLInt(BQ_data* BMS, uint16_t command){
 8000462:	b580      	push	{r7, lr}
 8000464:	b084      	sub	sp, #16
 8000466:	af00      	add	r7, sp, #0
 8000468:	6078      	str	r0, [r7, #4]
 800046a:	460b      	mov	r3, r1
 800046c:	807b      	strh	r3, [r7, #2]
	uint8_t buf[4];

	    BQ_ReadMABlockCommand(BMS, command, buf, 4);
 800046e:	f107 0208 	add.w	r2, r7, #8
 8000472:	8879      	ldrh	r1, [r7, #2]
 8000474:	2304      	movs	r3, #4
 8000476:	6878      	ldr	r0, [r7, #4]
 8000478:	f7ff ff3c 	bl	80002f4 <BQ_ReadMABlockCommand>

	    uint32_t result = 0;
 800047c:	2300      	movs	r3, #0
 800047e:	60fb      	str	r3, [r7, #12]

	    result = result | (buf[3]);
 8000480:	7afb      	ldrb	r3, [r7, #11]
 8000482:	461a      	mov	r2, r3
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	4313      	orrs	r3, r2
 8000488:	60fb      	str	r3, [r7, #12]
	    result = result | (buf[2] << 8);
 800048a:	7abb      	ldrb	r3, [r7, #10]
 800048c:	021b      	lsls	r3, r3, #8
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	4313      	orrs	r3, r2
 8000492:	60fb      	str	r3, [r7, #12]
	    result = result | (buf[1] << 16);
 8000494:	7a7b      	ldrb	r3, [r7, #9]
 8000496:	041b      	lsls	r3, r3, #16
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	4313      	orrs	r3, r2
 800049c:	60fb      	str	r3, [r7, #12]
	    result = result | (buf[0] << 24);
 800049e:	7a3b      	ldrb	r3, [r7, #8]
 80004a0:	061b      	lsls	r3, r3, #24
 80004a2:	68fa      	ldr	r2, [r7, #12]
 80004a4:	4313      	orrs	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

	    return result;
 80004a8:	68fb      	ldr	r3, [r7, #12]
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3710      	adds	r7, #16
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <BQAction_SetLed>:
/**
 * @brief setting led
 * @param active true - set on, false - set off
 */
void BQAction_SetLed(BQ_data* BMS, bool active)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	b082      	sub	sp, #8
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	6078      	str	r0, [r7, #4]
 80004ba:	460b      	mov	r3, r1
 80004bc:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_opStatus.bits.led != active)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	795b      	ldrb	r3, [r3, #5]
 80004c2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	78fa      	ldrb	r2, [r7, #3]
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d003      	beq.n	80004d6 <BQAction_SetLed+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LED_TOGGLE);
 80004ce:	212b      	movs	r1, #43	@ 0x2b
 80004d0:	6878      	ldr	r0, [r7, #4]
 80004d2:	f7ff fee9 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <BQAction_SetManufacturingAllFet>:
/**
 * @brief setting ManufacturingStatus()[FET_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingAllFet(BQ_data* BMS, bool active)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b082      	sub	sp, #8
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	6078      	str	r0, [r7, #4]
 80004e6:	460b      	mov	r3, r1
 80004e8:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingAllFetEnabled(BMS) != active)
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f000 fb86 	bl	8000bfc <BQ_IsManufacturingAllFetEnabled>
 80004f0:	4603      	mov	r3, r0
 80004f2:	461a      	mov	r2, r3
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d003      	beq.n	8000502 <BQAction_SetManufacturingAllFet+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FET_CONTROL);
 80004fa:	2122      	movs	r1, #34	@ 0x22
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff fed3 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <BQAction_SetManufacturingFuse>:
/**
 * @brief setting ManufacturingStatus()[FUSE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingFuse(BQ_data* BMS, bool active)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b082      	sub	sp, #8
 800050e:	af00      	add	r7, sp, #0
 8000510:	6078      	str	r0, [r7, #4]
 8000512:	460b      	mov	r3, r1
 8000514:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingFuseEnabled(BMS) != active)
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f000 fba6 	bl	8000c68 <BQ_IsManufacturingFuseEnabled>
 800051c:	4603      	mov	r3, r0
 800051e:	461a      	mov	r2, r3
 8000520:	78fb      	ldrb	r3, [r7, #3]
 8000522:	4293      	cmp	r3, r2
 8000524:	d003      	beq.n	800052e <BQAction_SetManufacturingFuse+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FUSE);
 8000526:	2126      	movs	r1, #38	@ 0x26
 8000528:	6878      	ldr	r0, [r7, #4]
 800052a:	f7ff febd 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 800052e:	bf00      	nop
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}

08000536 <BQAction_SetCalibration>:
/**
 * @brief setting ManufacturingStatus()[CAL_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetCalibration(BQ_data* BMS, bool active)
{
 8000536:	b580      	push	{r7, lr}
 8000538:	b082      	sub	sp, #8
 800053a:	af00      	add	r7, sp, #0
 800053c:	6078      	str	r0, [r7, #4]
 800053e:	460b      	mov	r3, r1
 8000540:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingCalibrationEnabled(BMS) != active)
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f000 fbb4 	bl	8000cb0 <BQ_IsManufacturingCalibrationEnabled>
 8000548:	4603      	mov	r3, r0
 800054a:	461a      	mov	r2, r3
 800054c:	78fb      	ldrb	r3, [r7, #3]
 800054e:	4293      	cmp	r3, r2
 8000550:	d003      	beq.n	800055a <BQAction_SetCalibration+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CALIBRATION_MODE);
 8000552:	212d      	movs	r1, #45	@ 0x2d
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	f7ff fea7 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <BQAction_SetManufacturingGauging>:
/**
 * @brief setting ManufacturingStatus()[GAUGE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingGauging(BQ_data* BMS, bool active)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	b082      	sub	sp, #8
 8000566:	af00      	add	r7, sp, #0
 8000568:	6078      	str	r0, [r7, #4]
 800056a:	460b      	mov	r3, r1
 800056c:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingGaugingEnabled(BMS) != active)
 800056e:	6878      	ldr	r0, [r7, #4]
 8000570:	f000 fb32 	bl	8000bd8 <BQ_IsManufacturingGaugingEnabled>
 8000574:	4603      	mov	r3, r0
 8000576:	461a      	mov	r2, r3
 8000578:	78fb      	ldrb	r3, [r7, #3]
 800057a:	4293      	cmp	r3, r2
 800057c:	d003      	beq.n	8000586 <BQAction_SetManufacturingGauging+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_GAUGING);
 800057e:	2121      	movs	r1, #33	@ 0x21
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff fe91 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <BQAction_SetManufacturingPF>:
/**
 * @brief setting ManufacturingStatus()[PF_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingPF(BQ_data* BMS, bool active)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	b082      	sub	sp, #8
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingPermanentFailureEnabled(BMS) != active)
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f000 fb52 	bl	8000c44 <BQ_IsManufacturingPermanentFailureEnabled>
 80005a0:	4603      	mov	r3, r0
 80005a2:	461a      	mov	r2, r3
 80005a4:	78fb      	ldrb	r3, [r7, #3]
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <BQAction_SetManufacturingPF+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PERMANENT_FAILURE);
 80005aa:	2124      	movs	r1, #36	@ 0x24
 80005ac:	6878      	ldr	r0, [r7, #4]
 80005ae:	f7ff fe7b 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}

080005ba <BQAction_SetManufacturingLF>:
/**
 * @brief setting ManufacturingStatus()[LF_EN] lifetime
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingLF(BQ_data* BMS, bool active)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	b082      	sub	sp, #8
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
 80005c2:	460b      	mov	r3, r1
 80005c4:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingLifetimeEnabled(BMS) != active)
 80005c6:	6878      	ldr	r0, [r7, #4]
 80005c8:	f000 fb2a 	bl	8000c20 <BQ_IsManufacturingLifetimeEnabled>
 80005cc:	4603      	mov	r3, r0
 80005ce:	461a      	mov	r2, r3
 80005d0:	78fb      	ldrb	r3, [r7, #3]
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d003      	beq.n	80005de <BQAction_SetManufacturingLF+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LIFETIME_DATA_COLLECTION);
 80005d6:	2123      	movs	r1, #35	@ 0x23
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f7ff fe65 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <BQAction_EnableDischarging>:
/**
 * @brief enable discharge fet and disable the rest
 * @param none
 */
bool BQAction_EnableDischarging(BQ_data* BMS)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b082      	sub	sp, #8
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
    if (BQ_GetChargeMode(BMS) == DISCHARGE){
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f000 fa50 	bl	8000a94 <BQ_GetChargeMode>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d101      	bne.n	80005fe <BQAction_EnableDischarging+0x18>
        return false;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e041      	b.n	8000682 <BQAction_EnableDischarging+0x9c>
    }

    // turn off unused fets
    if (BQ_IsChargeFetTestEnabled(BMS)){
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 fac6 	bl	8000b90 <BQ_IsChargeFetTestEnabled>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d003      	beq.n	8000612 <BQAction_EnableDischarging+0x2c>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CHG_FET_TOGGLE);
 800060a:	211f      	movs	r1, #31
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	f7ff fe4b 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
    if (BQ_IsPreDischargeFetTestEnabled(BMS)){
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f000 fb3a 	bl	8000c8c <BQ_IsPreDischargeFetTestEnabled>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d003      	beq.n	8000626 <BQAction_EnableDischarging+0x40>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PDSG_FET_TOGGLE);
 800061e:	211c      	movs	r1, #28
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f7ff fe41 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
    if (BQ_IsPreChargeFetTestEnabled(BMS)){
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f000 faa0 	bl	8000b6c <BQ_IsPreChargeFetTestEnabled>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d003      	beq.n	800063a <BQAction_EnableDischarging+0x54>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PCHG_FET_TOGGLE);
 8000632:	211e      	movs	r1, #30
 8000634:	6878      	ldr	r0, [r7, #4]
 8000636:	f7ff fe37 	bl	80002a8 <BQ_WriteMABlockCommand>
    }

    // turn on discharge
    if (!BQ_IsDischargeFetTestEnabled(BMS)){
 800063a:	6878      	ldr	r0, [r7, #4]
 800063c:	f000 faba 	bl	8000bb4 <BQ_IsDischargeFetTestEnabled>
 8000640:	4603      	mov	r3, r0
 8000642:	f083 0301 	eor.w	r3, r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d003      	beq.n	8000654 <BQAction_EnableDischarging+0x6e>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 800064c:	2120      	movs	r1, #32
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff fe2a 	bl	80002a8 <BQ_WriteMABlockCommand>
    }

    HAL_Delay(1500);
 8000654:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000658:	f000 ff70 	bl	800153c <HAL_Delay>

    if (BQ_GetChargeMode(BMS) != CHARGE){
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f000 fa19 	bl	8000a94 <BQ_GetChargeMode>
 8000662:	4603      	mov	r3, r0
 8000664:	2b01      	cmp	r3, #1
 8000666:	d001      	beq.n	800066c <BQAction_EnableDischarging+0x86>
        return true;
 8000668:	2301      	movs	r3, #1
 800066a:	e00a      	b.n	8000682 <BQAction_EnableDischarging+0x9c>
    }else{
        // turn off discharge
        if (BQ_IsDischargeFetTestEnabled(BMS)){
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f000 faa1 	bl	8000bb4 <BQ_IsDischargeFetTestEnabled>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d003      	beq.n	8000680 <BQAction_EnableDischarging+0x9a>
            BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 8000678:	2120      	movs	r1, #32
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f7ff fe14 	bl	80002a8 <BQ_WriteMABlockCommand>
        }
        return false;
 8000680:	2300      	movs	r3, #0
    }
}
 8000682:	4618      	mov	r0, r3
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <BQAction_DisableFets>:
/**
 * @brief disable all fets
 * @param none
 */
bool BQAction_DisableFets(BQ_data* BMS)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f000 f8d0 	bl	8000838 <BQAction_UpdateOpStatus>
    if (BQ_IsChargeFetTestEnabled(BMS)){
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 fa79 	bl	8000b90 <BQ_IsChargeFetTestEnabled>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <BQAction_DisableFets+0x22>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CHG_FET_TOGGLE);
 80006a4:	211f      	movs	r1, #31
 80006a6:	6878      	ldr	r0, [r7, #4]
 80006a8:	f7ff fdfe 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
    if (BQ_IsDischargeFetTestEnabled(BMS)){
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f000 fa81 	bl	8000bb4 <BQ_IsDischargeFetTestEnabled>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <BQAction_DisableFets+0x36>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_DSG_FET_TOGGLE);
 80006b8:	2120      	movs	r1, #32
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f7ff fdf4 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
    if (BQ_IsPreChargeFetTestEnabled(BMS)){
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f000 fa53 	bl	8000b6c <BQ_IsPreChargeFetTestEnabled>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d003      	beq.n	80006d4 <BQAction_DisableFets+0x4a>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PCHG_FET_TOGGLE);
 80006cc:	211e      	movs	r1, #30
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff fdea 	bl	80002a8 <BQ_WriteMABlockCommand>
    }
    if (BQ_IsPreDischargeFetTestEnabled(BMS)){
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f000 fad9 	bl	8000c8c <BQ_IsPreDischargeFetTestEnabled>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d003      	beq.n	80006e8 <BQAction_DisableFets+0x5e>
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PDSG_FET_TOGGLE);
 80006e0:	211c      	movs	r1, #28
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff fde0 	bl	80002a8 <BQ_WriteMABlockCommand>
    }

    return true;
 80006e8:	2301      	movs	r3, #1
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <BQAction_TryUnsealedDevice>:
/**
 * @brief change sealed mode to unsealed
 * @param none
 **/
void BQAction_TryUnsealedDevice(BQ_data* BMS)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b084      	sub	sp, #16
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
//    bool isSealed = false;

    BQAction_UpdateOpStatus(BMS);
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f000 f89c 	bl	8000838 <BQAction_UpdateOpStatus>
    SECURITY_MODE securityMode = BQ_GetSecurityMode(BMS);
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f000 f98c 	bl	8000a1e <BQ_GetSecurityMode>
 8000706:	4603      	mov	r3, r0
 8000708:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 800070a:	e019      	b.n	8000740 <BQAction_TryUnsealedDevice+0x4e>
    {
//        isSealed = true;
//        ("[BQ] Security mode - Sealed", 27);

        BQ_WriteMABlockCommand(BMS, 0x0414);
 800070c:	f240 4114 	movw	r1, #1044	@ 0x414
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff fdc9 	bl	80002a8 <BQ_WriteMABlockCommand>
        HAL_Delay(500);
 8000716:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800071a:	f000 ff0f 	bl	800153c <HAL_Delay>
        BQ_WriteMABlockCommand(BMS, 0x3672);
 800071e:	f243 6172 	movw	r1, #13938	@ 0x3672
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f7ff fdc0 	bl	80002a8 <BQ_WriteMABlockCommand>
        HAL_Delay(3000);
 8000728:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800072c:	f000 ff06 	bl	800153c <HAL_Delay>
        BQAction_UpdateOpStatus(BMS);
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f000 f881 	bl	8000838 <BQAction_UpdateOpStatus>
        securityMode = BQ_GetSecurityMode(BMS);
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f000 f971 	bl	8000a1e <BQ_GetSecurityMode>
 800073c:	4603      	mov	r3, r0
 800073e:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d0e2      	beq.n	800070c <BQAction_TryUnsealedDevice+0x1a>
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	2b03      	cmp	r3, #3
 800074a:	d0df      	beq.n	800070c <BQAction_TryUnsealedDevice+0x1a>
    // print only if the device was previously sealeded
//    if (isSealed){
//        ("[BQ] successfully unsealed", 27);
//    }

}
 800074c:	bf00      	nop
 800074e:	bf00      	nop
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
	...

08000758 <BQAction_UpdateData>:
/**
 * @brief updating statuses, flags
 * @param none
 */
void BQAction_UpdateData(BQ_data* BMS)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08c      	sub	sp, #48	@ 0x30
 800075c:	af04      	add	r7, sp, #16
 800075e:	6078      	str	r0, [r7, #4]
    uint16_t manStatus = BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS);
 8000760:	2157      	movs	r1, #87	@ 0x57
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff fe34 	bl	80003d0 <BQ_ReadCommandAsShort>
 8000768:	4603      	mov	r3, r0
 800076a:	83fb      	strh	r3, [r7, #30]
    uint32_t chargeStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_CHARGING_STATUS);
 800076c:	2155      	movs	r1, #85	@ 0x55
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff fe4f 	bl	8000412 <BQ_ReadCommandAsInt>
 8000774:	61b8      	str	r0, [r7, #24]
    uint32_t operationStatus = BQ_ReadCommandAsLInt(BMS, BQ40Z80_MFA_OPERATION_STATUS);
 8000776:	2154      	movs	r1, #84	@ 0x54
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff fe72 	bl	8000462 <BQ_ReadCommandAsLInt>
 800077e:	6178      	str	r0, [r7, #20]
    BMS->BQ_opStatus.all= operationStatus;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	697a      	ldr	r2, [r7, #20]
 8000784:	605a      	str	r2, [r3, #4]
    uint32_t gaugStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_GAUGING_STATUS);
 8000786:	2156      	movs	r1, #86	@ 0x56
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff fe42 	bl	8000412 <BQ_ReadCommandAsInt>
 800078e:	6138      	str	r0, [r7, #16]

    uint16_t batteryMode = I2CHelper_ReadRegisterAsShort(BMS->bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryMode);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a23      	ldr	r2, [pc, #140]	@ (8000824 <BQAction_UpdateData+0xcc>)
 8000796:	7811      	ldrb	r1, [r2, #0]
 8000798:	2203      	movs	r2, #3
 800079a:	4618      	mov	r0, r3
 800079c:	f000 fbea 	bl	8000f74 <I2CHelper_ReadRegisterAsShort>
 80007a0:	4603      	mov	r3, r0
 80007a2:	81fb      	strh	r3, [r7, #14]
    uint16_t batteryStatus = I2CHelper_ReadRegisterAsShort(BMS->bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryStatus);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <BQAction_UpdateData+0xcc>)
 80007aa:	7811      	ldrb	r1, [r2, #0]
 80007ac:	2216      	movs	r2, #22
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 fbe0 	bl	8000f74 <I2CHelper_ReadRegisterAsShort>
 80007b4:	4603      	mov	r3, r0
 80007b6:	81bb      	strh	r3, [r7, #12]
    uint8_t gpioStatus = I2CHelper_ReadRegisterAsChar(BMS->bq_i2c, bq_deviceAddress, BQ40Z80_SBS_GPIORead);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a19      	ldr	r2, [pc, #100]	@ (8000824 <BQAction_UpdateData+0xcc>)
 80007be:	7811      	ldrb	r1, [r2, #0]
 80007c0:	2248      	movs	r2, #72	@ 0x48
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fbfb 	bl	8000fbe <I2CHelper_ReadRegisterAsChar>
 80007c8:	4603      	mov	r3, r0
 80007ca:	72fb      	strb	r3, [r7, #11]

    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
 80007cc:	2320      	movs	r3, #32
 80007ce:	4a16      	ldr	r2, [pc, #88]	@ (8000828 <BQAction_UpdateData+0xd0>)
 80007d0:	2171      	movs	r1, #113	@ 0x71
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f7ff fd8e 	bl	80002f4 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_2, BMS_1.BQ_daStatus2, 16);
 80007d8:	2310      	movs	r3, #16
 80007da:	4a14      	ldr	r2, [pc, #80]	@ (800082c <BQAction_UpdateData+0xd4>)
 80007dc:	2172      	movs	r1, #114	@ 0x72
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff fd88 	bl	80002f4 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_3, BMS_1.BQ_daStatus3, 18);
 80007e4:	2312      	movs	r3, #18
 80007e6:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <BQAction_UpdateData+0xd8>)
 80007e8:	217b      	movs	r1, #123	@ 0x7b
 80007ea:	6878      	ldr	r0, [r7, #4]
 80007ec:	f7ff fd82 	bl	80002f4 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_OUTPUT_CADC_CAL, BMS_1.BQ_outCal, 32);
 80007f0:	2320      	movs	r3, #32
 80007f2:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <BQAction_UpdateData+0xdc>)
 80007f4:	f24f 0181 	movw	r1, #61569	@ 0xf081
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff fd7b 	bl	80002f4 <BQ_ReadMABlockCommand>
    BQ_ParseAllFlags(BMS, operationStatus, batteryMode, batteryStatus, gpioStatus, manStatus, chargeStatus, gaugStatus);
 80007fe:	89b9      	ldrh	r1, [r7, #12]
 8000800:	89fa      	ldrh	r2, [r7, #14]
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	9303      	str	r3, [sp, #12]
 8000806:	69bb      	ldr	r3, [r7, #24]
 8000808:	9302      	str	r3, [sp, #8]
 800080a:	8bfb      	ldrh	r3, [r7, #30]
 800080c:	9301      	str	r3, [sp, #4]
 800080e:	7afb      	ldrb	r3, [r7, #11]
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	460b      	mov	r3, r1
 8000814:	6979      	ldr	r1, [r7, #20]
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f000 f860 	bl	80008dc <BQ_ParseAllFlags>
}
 800081c:	bf00      	nop
 800081e:	3720      	adds	r7, #32
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000000 	.word	0x20000000
 8000828:	200000ac 	.word	0x200000ac
 800082c:	200000cc 	.word	0x200000cc
 8000830:	200000dc 	.word	0x200000dc
 8000834:	200000ee 	.word	0x200000ee

08000838 <BQAction_UpdateOpStatus>:
/**
 * @brief update dastatus1, OperationStatus flags and ManufacturingStatus flags
 * @param none
 */
void BQAction_UpdateOpStatus(BQ_data* BMS)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
 8000840:	2320      	movs	r3, #32
 8000842:	4a0d      	ldr	r2, [pc, #52]	@ (8000878 <BQAction_UpdateOpStatus+0x40>)
 8000844:	2171      	movs	r1, #113	@ 0x71
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f7ff fd54 	bl	80002f4 <BQ_ReadMABlockCommand>
    BQ_ParseOperationStatus(BMS, BQ_ReadCommandAsLInt(BMS, BQ40Z80_MFA_OPERATION_STATUS));
 800084c:	2154      	movs	r1, #84	@ 0x54
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f7ff fe07 	bl	8000462 <BQ_ReadCommandAsLInt>
 8000854:	4603      	mov	r3, r0
 8000856:	4619      	mov	r1, r3
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f000 f86e 	bl	800093a <BQ_ParseOperationStatus>
    BQ_ParseManufacturingStatus(BMS, BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS));
 800085e:	2157      	movs	r1, #87	@ 0x57
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff fdb5 	bl	80003d0 <BQ_ReadCommandAsShort>
 8000866:	4603      	mov	r3, r0
 8000868:	4619      	mov	r1, r3
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f000 f8b5 	bl	80009da <BQ_ParseManufacturingStatus>
}
 8000870:	bf00      	nop
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200000ac 	.word	0x200000ac

0800087c <decimalToBinary>:
 * @param value decimal value
 * @param array array to write
 * @param count array size
 */
void decimalToBinary(uint32_t value, uint8_t *array, uint8_t count)
{
 800087c:	b480      	push	{r7}
 800087e:	b087      	sub	sp, #28
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	4613      	mov	r3, r2
 8000888:	71fb      	strb	r3, [r7, #7]
	uint8_t currentCount = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 800088e:	e00e      	b.n	80008ae <decimalToBinary+0x32>
	{
		array[currentCount] = value % 2;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	b2da      	uxtb	r2, r3
 8000894:	7dfb      	ldrb	r3, [r7, #23]
 8000896:	68b9      	ldr	r1, [r7, #8]
 8000898:	440b      	add	r3, r1
 800089a:	f002 0201 	and.w	r2, r2, #1
 800089e:	b2d2      	uxtb	r2, r2
 80008a0:	701a      	strb	r2, [r3, #0]
		value /= 2;
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
		currentCount++;
 80008a8:	7dfb      	ldrb	r3, [r7, #23]
 80008aa:	3301      	adds	r3, #1
 80008ac:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d1ed      	bne.n	8000890 <decimalToBinary+0x14>
	}

	while (currentCount < count)
 80008b4:	e007      	b.n	80008c6 <decimalToBinary+0x4a>
	{
		array[currentCount] = 0;
 80008b6:	7dfb      	ldrb	r3, [r7, #23]
 80008b8:	68ba      	ldr	r2, [r7, #8]
 80008ba:	4413      	add	r3, r2
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
		currentCount++;
 80008c0:	7dfb      	ldrb	r3, [r7, #23]
 80008c2:	3301      	adds	r3, #1
 80008c4:	75fb      	strb	r3, [r7, #23]
	while (currentCount < count)
 80008c6:	7dfa      	ldrb	r2, [r7, #23]
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d3f3      	bcc.n	80008b6 <decimalToBinary+0x3a>
	}
}
 80008ce:	bf00      	nop
 80008d0:	bf00      	nop
 80008d2:	371c      	adds	r7, #28
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <BQ_ParseAllFlags>:
					  uint16_t batteryMode,
					  uint8_t gpio,
					  uint16_t manStatus,
					  uint32_t chargeStatus,
					  uint32_t gaugStatus)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	4611      	mov	r1, r2
 80008e8:	461a      	mov	r2, r3
 80008ea:	460b      	mov	r3, r1
 80008ec:	80fb      	strh	r3, [r7, #6]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80bb      	strh	r3, [r7, #4]
	BQ_ParseOperationStatus(BMS, opStatus);
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	68f8      	ldr	r0, [r7, #12]
 80008f6:	f000 f820 	bl	800093a <BQ_ParseOperationStatus>
	BQ_ParseChargeStatus(BMS, chargeStatus);
 80008fa:	6a39      	ldr	r1, [r7, #32]
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f82a 	bl	8000956 <BQ_ParseChargeStatus>
	BQ_ParseGaugeStatus(BMS, gaugStatus);
 8000902:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000904:	68f8      	ldr	r0, [r7, #12]
 8000906:	f000 f836 	bl	8000976 <BQ_ParseGaugeStatus>
	BQ_ParseBatteryStatus(BMS, batteryStatus);
 800090a:	88fb      	ldrh	r3, [r7, #6]
 800090c:	4619      	mov	r1, r3
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f000 f841 	bl	8000996 <BQ_ParseBatteryStatus>
	BQ_ParseManufacturingStatus(BMS, manStatus);
 8000914:	8bbb      	ldrh	r3, [r7, #28]
 8000916:	4619      	mov	r1, r3
 8000918:	68f8      	ldr	r0, [r7, #12]
 800091a:	f000 f85e 	bl	80009da <BQ_ParseManufacturingStatus>
	BQ_ParseBatteryMode(BMS, batteryMode);
 800091e:	88bb      	ldrh	r3, [r7, #4]
 8000920:	4619      	mov	r1, r3
 8000922:	68f8      	ldr	r0, [r7, #12]
 8000924:	f000 f848 	bl	80009b8 <BQ_ParseBatteryMode>
	BQ_ParseGpio(BMS, gpio);
 8000928:	7e3b      	ldrb	r3, [r7, #24]
 800092a:	4619      	mov	r1, r3
 800092c:	68f8      	ldr	r0, [r7, #12]
 800092e:	f000 f865 	bl	80009fc <BQ_ParseGpio>
}
 8000932:	bf00      	nop
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <BQ_ParseOperationStatus>:
void BQ_ParseOperationStatus(BQ_data* BMS, uint32_t raw)
{
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
 8000942:	6039      	str	r1, [r7, #0]
	//convert to binary array and save in BQ_opStatus
	//	decimalToBinary(raw, BMS.BQ_opStatus, 32);
	BMS->BQ_opStatus.all = raw;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	605a      	str	r2, [r3, #4]
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <BQ_ParseChargeStatus>:

void BQ_ParseChargeStatus(BQ_data* BMS, uint32_t raw)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
 800095e:	6039      	str	r1, [r7, #0]
	//convert to binary array and save in BQ_chargeStatus
	decimalToBinary(raw, BMS->BQ_chargeStatus, 32);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3308      	adds	r3, #8
 8000964:	2220      	movs	r2, #32
 8000966:	4619      	mov	r1, r3
 8000968:	6838      	ldr	r0, [r7, #0]
 800096a:	f7ff ff87 	bl	800087c <decimalToBinary>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <BQ_ParseGaugeStatus>:

void BQ_ParseGaugeStatus(BQ_data* BMS, uint32_t raw)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	6039      	str	r1, [r7, #0]
	//convert to binary array and save in BQ_gaugeStatus
	decimalToBinary(raw, BMS->BQ_gaugeStatus, 32);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3328      	adds	r3, #40	@ 0x28
 8000984:	2220      	movs	r2, #32
 8000986:	4619      	mov	r1, r3
 8000988:	6838      	ldr	r0, [r7, #0]
 800098a:	f7ff ff77 	bl	800087c <decimalToBinary>
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <BQ_ParseBatteryStatus>:

void BQ_ParseBatteryStatus(BQ_data* BMS, uint16_t raw)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
 800099e:	460b      	mov	r3, r1
 80009a0:	807b      	strh	r3, [r7, #2]
	//convert to binary array and save in BQ_batteryStatus
	decimalToBinary(raw, BMS->BQ_batteryStatus, 16);
 80009a2:	8878      	ldrh	r0, [r7, #2]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3348      	adds	r3, #72	@ 0x48
 80009a8:	2210      	movs	r2, #16
 80009aa:	4619      	mov	r1, r3
 80009ac:	f7ff ff66 	bl	800087c <decimalToBinary>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <BQ_ParseBatteryMode>:

void BQ_ParseBatteryMode(BQ_data* BMS, uint16_t raw)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	807b      	strh	r3, [r7, #2]
	//convert to binary array and save in BQ_batteryMode
	decimalToBinary(raw, BMS->BQ_batteryMode, 16);
 80009c4:	8878      	ldrh	r0, [r7, #2]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	3358      	adds	r3, #88	@ 0x58
 80009ca:	2210      	movs	r2, #16
 80009cc:	4619      	mov	r1, r3
 80009ce:	f7ff ff55 	bl	800087c <decimalToBinary>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <BQ_ParseManufacturingStatus>:

void BQ_ParseManufacturingStatus(BQ_data* BMS, uint16_t raw)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b082      	sub	sp, #8
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
 80009e2:	460b      	mov	r3, r1
 80009e4:	807b      	strh	r3, [r7, #2]
	decimalToBinary(raw, BMS->BQ_manufacturingStatus, 16);
 80009e6:	8878      	ldrh	r0, [r7, #2]
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3368      	adds	r3, #104	@ 0x68
 80009ec:	2210      	movs	r2, #16
 80009ee:	4619      	mov	r1, r3
 80009f0:	f7ff ff44 	bl	800087c <decimalToBinary>
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <BQ_ParseGpio>:

void BQ_ParseGpio(BQ_data* BMS, uint8_t raw)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
	//convert to binary array and save in BQ_gpio
	decimalToBinary(raw, BMS->BQ_gpio, 8);
 8000a08:	78f8      	ldrb	r0, [r7, #3]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	3378      	adds	r3, #120	@ 0x78
 8000a0e:	2208      	movs	r2, #8
 8000a10:	4619      	mov	r1, r3
 8000a12:	f7ff ff33 	bl	800087c <decimalToBinary>
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <BQ_GetSecurityMode>:
/**
 * @brief get security mode from BQ_opStatus
 * @return SECURITY_MODE
 */
SECURITY_MODE BQ_GetSecurityMode(BQ_data* BMS)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
    if (BMS->BQ_opStatus.bits.sec1 && BMS->BQ_opStatus.bits.sec0){
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	799b      	ldrb	r3, [r3, #6]
 8000a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d008      	beq.n	8000a46 <BQ_GetSecurityMode+0x28>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	799b      	ldrb	r3, [r3, #6]
 8000a38:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <BQ_GetSecurityMode+0x28>
        return SEALED;//11
 8000a42:	2300      	movs	r3, #0
 8000a44:	e020      	b.n	8000a88 <BQ_GetSecurityMode+0x6a>
    }else if (BMS->BQ_opStatus.bits.sec1 && !BMS->BQ_opStatus.bits.sec0){
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	799b      	ldrb	r3, [r3, #6]
 8000a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d008      	beq.n	8000a66 <BQ_GetSecurityMode+0x48>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	799b      	ldrb	r3, [r3, #6]
 8000a58:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d101      	bne.n	8000a66 <BQ_GetSecurityMode+0x48>
        return UNSEALED;//10
 8000a62:	2301      	movs	r3, #1
 8000a64:	e010      	b.n	8000a88 <BQ_GetSecurityMode+0x6a>
    }else if (!BMS->BQ_opStatus.bits.sec1 && BMS->BQ_opStatus.bits.sec0){
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	799b      	ldrb	r3, [r3, #6]
 8000a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d108      	bne.n	8000a86 <BQ_GetSecurityMode+0x68>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	799b      	ldrb	r3, [r3, #6]
 8000a78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <BQ_GetSecurityMode+0x68>
        return FULL_ACCESS;//01
 8000a82:	2302      	movs	r3, #2
 8000a84:	e000      	b.n	8000a88 <BQ_GetSecurityMode+0x6a>
    }else{
        return RESERVED;//00
 8000a86:	2303      	movs	r3, #3
    }
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <BQ_GetChargeMode>:
/**
 * @brief get charge from BQ_opStatus
 * @return CHARGE, DISCHARGE or RELAX
 */
CHARGE_MODE BQ_GetChargeMode(BQ_data* BMS)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff fecb 	bl	8000838 <BQAction_UpdateOpStatus>
    uint16_t packVoltage = BMS->BQ_daStatus1[10] | (BMS->BQ_daStatus1[11] << 8);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8000aa8:	b21a      	sxth	r2, r3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8000ab0:	021b      	lsls	r3, r3, #8
 8000ab2:	b21b      	sxth	r3, r3
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	b21b      	sxth	r3, r3
 8000ab8:	81fb      	strh	r3, [r7, #14]
    uint16_t current = I2CHelper_ReadRegisterAsShort(BMS->bq_i2c, bq_deviceAddress, BQ40Z80_SBS_Current);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a2a      	ldr	r2, [pc, #168]	@ (8000b68 <BQ_GetChargeMode+0xd4>)
 8000ac0:	7811      	ldrb	r1, [r2, #0]
 8000ac2:	220a      	movs	r2, #10
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 fa55 	bl	8000f74 <I2CHelper_ReadRegisterAsShort>
 8000aca:	4603      	mov	r3, r0
 8000acc:	81bb      	strh	r3, [r7, #12]

    if (packVoltage > 1000 && BMS->BQ_opStatus.bits.chg && BMS->BQ_opStatus.bits.pchg && BQ_IsChargeFetTestEnabled(BMS) && current > 0 && current < 30000){
 8000ace:	89fb      	ldrh	r3, [r7, #14]
 8000ad0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ad4:	d91d      	bls.n	8000b12 <BQ_GetChargeMode+0x7e>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	79db      	ldrb	r3, [r3, #7]
 8000ada:	f003 0320 	and.w	r3, r3, #32
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d016      	beq.n	8000b12 <BQ_GetChargeMode+0x7e>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	79db      	ldrb	r3, [r3, #7]
 8000ae8:	f003 0310 	and.w	r3, r3, #16
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d00f      	beq.n	8000b12 <BQ_GetChargeMode+0x7e>
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f000 f84c 	bl	8000b90 <BQ_IsChargeFetTestEnabled>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d009      	beq.n	8000b12 <BQ_GetChargeMode+0x7e>
 8000afe:	89bb      	ldrh	r3, [r7, #12]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d006      	beq.n	8000b12 <BQ_GetChargeMode+0x7e>
 8000b04:	89bb      	ldrh	r3, [r7, #12]
 8000b06:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d801      	bhi.n	8000b12 <BQ_GetChargeMode+0x7e>
        return CHARGE;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e025      	b.n	8000b5e <BQ_GetChargeMode+0xca>
    }else if (packVoltage > 1000 && BMS->BQ_opStatus.bits.xdsg && BMS->BQ_opStatus.bits.dsg && BQ_IsDischargeFetTestEnabled(BMS) && 65535 - current > 0 && current > 30000){
 8000b12:	89fb      	ldrh	r3, [r7, #14]
 8000b14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b18:	d920      	bls.n	8000b5c <BQ_GetChargeMode+0xc8>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	799b      	ldrb	r3, [r3, #6]
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d019      	beq.n	8000b5c <BQ_GetChargeMode+0xc8>
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	79db      	ldrb	r3, [r3, #7]
 8000b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d012      	beq.n	8000b5c <BQ_GetChargeMode+0xc8>
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f000 f83c 	bl	8000bb4 <BQ_IsDischargeFetTestEnabled>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d00c      	beq.n	8000b5c <BQ_GetChargeMode+0xc8>
 8000b42:	89bb      	ldrh	r3, [r7, #12]
 8000b44:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 8000b48:	33ff      	adds	r3, #255	@ 0xff
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	dd06      	ble.n	8000b5c <BQ_GetChargeMode+0xc8>
 8000b4e:	89bb      	ldrh	r3, [r7, #12]
 8000b50:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d901      	bls.n	8000b5c <BQ_GetChargeMode+0xc8>
        return DISCHARGE;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	e000      	b.n	8000b5e <BQ_GetChargeMode+0xca>
    }else{
        return RELAX;
 8000b5c:	2300      	movs	r3, #0
    }
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000000 	.word	0x20000000

08000b6c <BQ_IsPreChargeFetTestEnabled>:
//{
//    return BMS.BQ_opStatus.bits.led;
//}

bool BQ_IsPreChargeFetTestEnabled(BQ_data* BMS)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[0];
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	bf14      	ite	ne
 8000b7e:	2301      	movne	r3, #1
 8000b80:	2300      	moveq	r3, #0
 8000b82:	b2db      	uxtb	r3, r3
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <BQ_IsChargeFetTestEnabled>:

bool BQ_IsChargeFetTestEnabled(BQ_data* BMS)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[1];
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	bf14      	ite	ne
 8000ba2:	2301      	movne	r3, #1
 8000ba4:	2300      	moveq	r3, #0
 8000ba6:	b2db      	uxtb	r3, r3
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <BQ_IsDischargeFetTestEnabled>:

bool BQ_IsDischargeFetTestEnabled(BQ_data* BMS)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[2];
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	bf14      	ite	ne
 8000bc6:	2301      	movne	r3, #1
 8000bc8:	2300      	moveq	r3, #0
 8000bca:	b2db      	uxtb	r3, r3
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <BQ_IsManufacturingGaugingEnabled>:

bool BQ_IsManufacturingGaugingEnabled(BQ_data* BMS)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[3];
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	bf14      	ite	ne
 8000bea:	2301      	movne	r3, #1
 8000bec:	2300      	moveq	r3, #0
 8000bee:	b2db      	uxtb	r3, r3
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <BQ_IsManufacturingAllFetEnabled>:
/**
 * @brief function shows fet control
 * @return 0 if fet control enabled, 1 if fet control disabled
 */
bool BQ_IsManufacturingAllFetEnabled(BQ_data* BMS)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[4];
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	bf14      	ite	ne
 8000c0e:	2301      	movne	r3, #1
 8000c10:	2300      	moveq	r3, #0
 8000c12:	b2db      	uxtb	r3, r3
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <BQ_IsManufacturingLifetimeEnabled>:

bool BQ_IsManufacturingLifetimeEnabled(BQ_data* BMS)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[5];
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	bf14      	ite	ne
 8000c32:	2301      	movne	r3, #1
 8000c34:	2300      	moveq	r3, #0
 8000c36:	b2db      	uxtb	r3, r3
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <BQ_IsManufacturingPermanentFailureEnabled>:

bool BQ_IsManufacturingPermanentFailureEnabled(BQ_data* BMS)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[6];
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	bf14      	ite	ne
 8000c56:	2301      	movne	r3, #1
 8000c58:	2300      	moveq	r3, #0
 8000c5a:	b2db      	uxtb	r3, r3
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <BQ_IsManufacturingFuseEnabled>:

bool BQ_IsManufacturingFuseEnabled(BQ_data* BMS)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[8];
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	bf14      	ite	ne
 8000c7a:	2301      	movne	r3, #1
 8000c7c:	2300      	moveq	r3, #0
 8000c7e:	b2db      	uxtb	r3, r3
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <BQ_IsPreDischargeFetTestEnabled>:

bool BQ_IsPreDischargeFetTestEnabled(BQ_data* BMS)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[13];
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	bf14      	ite	ne
 8000c9e:	2301      	movne	r3, #1
 8000ca0:	2300      	moveq	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <BQ_IsManufacturingCalibrationEnabled>:

bool BQ_IsManufacturingCalibrationEnabled(BQ_data* BMS)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
    return BMS->BQ_manufacturingStatus[15];
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bf14      	ite	ne
 8000cc2:	2301      	movne	r3, #1
 8000cc4:	2300      	moveq	r3, #0
 8000cc6:	b2db      	uxtb	r3, r3
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08a      	sub	sp, #40	@ 0x28
 8000cd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cea:	4b49      	ldr	r3, [pc, #292]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cee:	4a48      	ldr	r2, [pc, #288]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000cf0:	f043 0304 	orr.w	r3, r3, #4
 8000cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf6:	4b46      	ldr	r3, [pc, #280]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfa:	f003 0304 	and.w	r3, r3, #4
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d02:	4b43      	ldr	r3, [pc, #268]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d06:	4a42      	ldr	r2, [pc, #264]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0e:	4b40      	ldr	r3, [pc, #256]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	4a3c      	ldr	r2, [pc, #240]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d26:	4b3a      	ldr	r3, [pc, #232]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	4b37      	ldr	r3, [pc, #220]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	4a36      	ldr	r2, [pc, #216]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d38:	f043 0302 	orr.w	r3, r3, #2
 8000d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3e:	4b34      	ldr	r3, [pc, #208]	@ (8000e10 <MX_GPIO_Init+0x13c>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	607b      	str	r3, [r7, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	21b0      	movs	r1, #176	@ 0xb0
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d52:	f000 fef1 	bl	8001b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d5c:	482d      	ldr	r0, [pc, #180]	@ (8000e14 <MX_GPIO_Init+0x140>)
 8000d5e:	f000 feeb 	bl	8001b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d68:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	4827      	ldr	r0, [pc, #156]	@ (8000e18 <MX_GPIO_Init+0x144>)
 8000d7a:	f000 fd63 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d7e:	230c      	movs	r3, #12
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d8e:	2307      	movs	r3, #7
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9c:	f000 fd52 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8000da0:	23b0      	movs	r3, #176	@ 0xb0
 8000da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dba:	f000 fd43 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000dbe:	2340      	movs	r3, #64	@ 0x40
 8000dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd4:	f000 fd36 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000dd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ddc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	2301      	movs	r3, #1
 8000de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4619      	mov	r1, r3
 8000df0:	4808      	ldr	r0, [pc, #32]	@ (8000e14 <MX_GPIO_Init+0x140>)
 8000df2:	f000 fd27 	bl	8001844 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 12, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	210c      	movs	r1, #12
 8000dfa:	2028      	movs	r0, #40	@ 0x28
 8000dfc:	f000 fc9d 	bl	800173a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e00:	2028      	movs	r0, #40	@ 0x28
 8000e02:	f000 fcb6 	bl	8001772 <HAL_NVIC_EnableIRQ>

}
 8000e06:	bf00      	nop
 8000e08:	3728      	adds	r7, #40	@ 0x28
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000
 8000e14:	48000400 	.word	0x48000400
 8000e18:	48000800 	.word	0x48000800

08000e1c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e20:	4b1b      	ldr	r3, [pc, #108]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e22:	4a1c      	ldr	r2, [pc, #112]	@ (8000e94 <MX_I2C1_Init+0x78>)
 8000e24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000e26:	4b1a      	ldr	r3, [pc, #104]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e28:	4a1b      	ldr	r2, [pc, #108]	@ (8000e98 <MX_I2C1_Init+0x7c>)
 8000e2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e2c:	4b18      	ldr	r3, [pc, #96]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e32:	4b17      	ldr	r3, [pc, #92]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e38:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e3e:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e44:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e4a:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e56:	480e      	ldr	r0, [pc, #56]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e58:	f000 feb8 	bl	8001bcc <HAL_I2C_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e62:	f000 fa3c 	bl	80012de <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e66:	2100      	movs	r1, #0
 8000e68:	4809      	ldr	r0, [pc, #36]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e6a:	f002 fac3 	bl	80033f4 <HAL_I2CEx_ConfigAnalogFilter>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e74:	f000 fa33 	bl	80012de <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4805      	ldr	r0, [pc, #20]	@ (8000e90 <MX_I2C1_Init+0x74>)
 8000e7c:	f002 fb05 	bl	800348a <HAL_I2CEx_ConfigDigitalFilter>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e86:	f000 fa2a 	bl	80012de <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000110 	.word	0x20000110
 8000e94:	40005400 	.word	0x40005400
 8000e98:	10909cec 	.word	0x10909cec

08000e9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0a2      	sub	sp, #136	@ 0x88
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2260      	movs	r2, #96	@ 0x60
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f003 fcd1 	bl	8004864 <memset>
  if(i2cHandle->Instance==I2C1)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a28      	ldr	r2, [pc, #160]	@ (8000f68 <HAL_I2C_MspInit+0xcc>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d148      	bne.n	8000f5e <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ecc:	2340      	movs	r3, #64	@ 0x40
 8000ece:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f003 f987 	bl	80041ec <HAL_RCCEx_PeriphCLKConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000ee4:	f000 f9fb 	bl	80012de <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee8:	4b20      	ldr	r3, [pc, #128]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eec:	4a1f      	ldr	r2, [pc, #124]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000eee:	f043 0302 	orr.w	r3, r3, #2
 8000ef2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000f00:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000f04:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f06:	2312      	movs	r3, #18
 8000f08:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f14:	2304      	movs	r3, #4
 8000f16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4813      	ldr	r0, [pc, #76]	@ (8000f70 <HAL_I2C_MspInit+0xd4>)
 8000f22:	f000 fc8f 	bl	8001844 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f26:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f2a:	4a10      	ldr	r2, [pc, #64]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000f2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <HAL_I2C_MspInit+0xd0>)
 8000f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	210a      	movs	r1, #10
 8000f42:	201f      	movs	r0, #31
 8000f44:	f000 fbf9 	bl	800173a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000f48:	201f      	movs	r0, #31
 8000f4a:	f000 fc12 	bl	8001772 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2109      	movs	r1, #9
 8000f52:	2020      	movs	r0, #32
 8000f54:	f000 fbf1 	bl	800173a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000f58:	2020      	movs	r0, #32
 8000f5a:	f000 fc0a 	bl	8001772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f5e:	bf00      	nop
 8000f60:	3788      	adds	r7, #136	@ 0x88
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40005400 	.word	0x40005400
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000400 	.word	0x48000400

08000f74 <I2CHelper_ReadRegisterAsShort>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint16_t I2CHelper_ReadRegisterAsShort(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	70fb      	strb	r3, [r7, #3]
 8000f80:	4613      	mov	r3, r2
 8000f82:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];
	I2CHelper_ReadRegister(i2c, device, address, buf, 2);
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	78ba      	ldrb	r2, [r7, #2]
 8000f8a:	78f9      	ldrb	r1, [r7, #3]
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	9000      	str	r0, [sp, #0]
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 f82a 	bl	8000fea <I2CHelper_ReadRegister>
	uint16_t result = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	81fb      	strh	r3, [r7, #14]

	result = result | buf[0];
 8000f9a:	7b3b      	ldrb	r3, [r7, #12]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	81fb      	strh	r3, [r7, #14]
	result = result | (buf[1] << 8);
 8000fa4:	7b7b      	ldrb	r3, [r7, #13]
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	81fb      	strh	r3, [r7, #14]

	return result;
 8000fb4:	89fb      	ldrh	r3, [r7, #14]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <I2CHelper_ReadRegisterAsChar>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint8_t I2CHelper_ReadRegisterAsChar(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b086      	sub	sp, #24
 8000fc2:	af02      	add	r7, sp, #8
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	70fb      	strb	r3, [r7, #3]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[1];
	I2CHelper_ReadRegister(i2c, device, address, buf, 1);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	78ba      	ldrb	r2, [r7, #2]
 8000fd4:	78f9      	ldrb	r1, [r7, #3]
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	9000      	str	r0, [sp, #0]
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 f805 	bl	8000fea <I2CHelper_ReadRegister>

	return buf[0];
 8000fe0:	7b3b      	ldrb	r3, [r7, #12]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <I2CHelper_ReadRegister>:
 * @param address where to read
 * @param receive_buffer array to write
 * @param size receive_buffer size
 */
void I2CHelper_ReadRegister(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address, uint8_t *receive_buffer, uint8_t size)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b086      	sub	sp, #24
 8000fee:	af02      	add	r7, sp, #8
 8000ff0:	60f8      	str	r0, [r7, #12]
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	72fb      	strb	r3, [r7, #11]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(i2c, device << 1, &address, 1, 100);
 8000ffc:	7afb      	ldrb	r3, [r7, #11]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	b299      	uxth	r1, r3
 8001004:	f107 020a 	add.w	r2, r7, #10
 8001008:	2364      	movs	r3, #100	@ 0x64
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2301      	movs	r3, #1
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f000 fe78 	bl	8001d04 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(i2c, device << 1, receive_buffer, size, 100);
 8001014:	7afb      	ldrb	r3, [r7, #11]
 8001016:	b29b      	uxth	r3, r3
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	b299      	uxth	r1, r3
 800101c:	7e3b      	ldrb	r3, [r7, #24]
 800101e:	b29b      	uxth	r3, r3
 8001020:	2264      	movs	r2, #100	@ 0x64
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	68f8      	ldr	r0, [r7, #12]
 8001028:	f000 ff84 	bl	8001f34 <HAL_I2C_Master_Receive>
}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
bool status;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == B1_Pin){
 800103e:	88fb      	ldrh	r3, [r7, #6]
 8001040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001044:	d113      	bne.n	800106e <HAL_GPIO_EXTI_Callback+0x3a>
	  status = !status;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <HAL_GPIO_EXTI_Callback+0x44>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	bf14      	ite	ne
 800104e:	2301      	movne	r3, #1
 8001050:	2300      	moveq	r3, #0
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f083 0301 	eor.w	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	b2da      	uxtb	r2, r3
 8001060:	4b05      	ldr	r3, [pc, #20]	@ (8001078 <HAL_GPIO_EXTI_Callback+0x44>)
 8001062:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001064:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001068:	4804      	ldr	r0, [pc, #16]	@ (800107c <HAL_GPIO_EXTI_Callback+0x48>)
 800106a:	f000 fd7d 	bl	8001b68 <HAL_GPIO_TogglePin>
  }
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000164 	.word	0x20000164
 800107c:	48000400 	.word	0x48000400

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	@ 0x28
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001086:	f000 f9dd 	bl	8001444 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108a:	f000 f8d7 	bl	800123c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108e:	f7ff fe21 	bl	8000cd4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001092:	f7ff fec3 	bl	8000e1c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2C_Init(&hi2c1);
 8001096:	4865      	ldr	r0, [pc, #404]	@ (800122c <main+0x1ac>)
 8001098:	f000 fd98 	bl	8001bcc <HAL_I2C_Init>
  HAL_I2C_MspInit(&hi2c1);
 800109c:	4863      	ldr	r0, [pc, #396]	@ (800122c <main+0x1ac>)
 800109e:	f7ff fefd 	bl	8000e9c <HAL_I2C_MspInit>
  status = false;
 80010a2:	4b63      	ldr	r3, [pc, #396]	@ (8001230 <main+0x1b0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
  uint16_t voltage = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
  int16_t current = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint8_t percentage[2] = {0};
 80010b0:	2300      	movs	r3, #0
 80010b2:	843b      	strh	r3, [r7, #32]
  uint16_t cells[6] = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
  bool fun[5] = {0};
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	711a      	strb	r2, [r3, #4]
  uint8_t test[11] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	f8c3 2003 	str.w	r2, [r3, #3]
  BQ_Init(&hi2c1);
 80010d8:	4854      	ldr	r0, [pc, #336]	@ (800122c <main+0x1ac>)
 80010da:	f7ff f877 	bl	80001cc <BQ_Init>
  BQ_ReadMABlockCommand(&BMS_1, BQ40Z80_MFA_FIRMWARE_VERSION, test, 6);
 80010de:	463a      	mov	r2, r7
 80010e0:	2306      	movs	r3, #6
 80010e2:	2102      	movs	r1, #2
 80010e4:	4853      	ldr	r0, [pc, #332]	@ (8001234 <main+0x1b4>)
 80010e6:	f7ff f905 	bl	80002f4 <BQ_ReadMABlockCommand>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(200);
 80010ea:	20c8      	movs	r0, #200	@ 0xc8
 80010ec:	f000 fa26 	bl	800153c <HAL_Delay>
	  BQAction_UpdateData(&BMS_1);
 80010f0:	4850      	ldr	r0, [pc, #320]	@ (8001234 <main+0x1b4>)
 80010f2:	f7ff fb31 	bl	8000758 <BQAction_UpdateData>
//	  BQ_ReadMABlockCommand(BMS_1, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_2, 16);
//	  BQ_ReadMABlockCommand(BMS_1, BQ40Z80_MFA_DA_STATUS_3, BMS_1.BQ_daStatus3, 18);
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_OUTPUT_CADC_CAL, BQ_outCal, 32);
	  voltage = I2CHelper_ReadRegisterAsShort(BMS_1.bq_i2c, bq_deviceAddress, BQ40Z80_SBS_Voltage);//works 0x09
 80010f6:	4b4f      	ldr	r3, [pc, #316]	@ (8001234 <main+0x1b4>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a4f      	ldr	r2, [pc, #316]	@ (8001238 <main+0x1b8>)
 80010fc:	7811      	ldrb	r1, [r2, #0]
 80010fe:	2209      	movs	r2, #9
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff37 	bl	8000f74 <I2CHelper_ReadRegisterAsShort>
 8001106:	4603      	mov	r3, r0
 8001108:	84fb      	strh	r3, [r7, #38]	@ 0x26
	  current = I2CHelper_ReadRegisterAsShort(BMS_1.bq_i2c, bq_deviceAddress, BQ40Z80_SBS_Current);//TODO fix 1A = -400
 800110a:	4b4a      	ldr	r3, [pc, #296]	@ (8001234 <main+0x1b4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a4a      	ldr	r2, [pc, #296]	@ (8001238 <main+0x1b8>)
 8001110:	7811      	ldrb	r1, [r2, #0]
 8001112:	220a      	movs	r2, #10
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff2d 	bl	8000f74 <I2CHelper_ReadRegisterAsShort>
 800111a:	4603      	mov	r3, r0
 800111c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	  percentage[0] = I2CHelper_ReadRegisterAsChar(BMS_1.bq_i2c, bq_deviceAddress, BQ40Z80_SBS_RelativeStateOfCharge);
 800111e:	4b45      	ldr	r3, [pc, #276]	@ (8001234 <main+0x1b4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a45      	ldr	r2, [pc, #276]	@ (8001238 <main+0x1b8>)
 8001124:	7811      	ldrb	r1, [r2, #0]
 8001126:	220d      	movs	r2, #13
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff ff48 	bl	8000fbe <I2CHelper_ReadRegisterAsChar>
 800112e:	4603      	mov	r3, r0
 8001130:	f887 3020 	strb.w	r3, [r7, #32]
	  percentage[1] = I2CHelper_ReadRegisterAsChar(BMS_1.bq_i2c, bq_deviceAddress, BQ40Z80_SBS_AbsoluteStateOfCharge);
 8001134:	4b3f      	ldr	r3, [pc, #252]	@ (8001234 <main+0x1b4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a3f      	ldr	r2, [pc, #252]	@ (8001238 <main+0x1b8>)
 800113a:	7811      	ldrb	r1, [r2, #0]
 800113c:	220e      	movs	r2, #14
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff3d 	bl	8000fbe <I2CHelper_ReadRegisterAsChar>
 8001144:	4603      	mov	r3, r0
 8001146:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	  // -----separated cells-----
	  cells[0] = BMS_1.BQ_daStatus1[0] | (BMS_1.BQ_daStatus1[1] << 8);
 800114a:	4b3a      	ldr	r3, [pc, #232]	@ (8001234 <main+0x1b4>)
 800114c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001150:	b21a      	sxth	r2, r3
 8001152:	4b38      	ldr	r3, [pc, #224]	@ (8001234 <main+0x1b4>)
 8001154:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21b      	sxth	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	b21b      	sxth	r3, r3
 8001160:	b29b      	uxth	r3, r3
 8001162:	82bb      	strh	r3, [r7, #20]
	  cells[1] = BMS_1.BQ_daStatus1[2] | (BMS_1.BQ_daStatus1[3] << 8);
 8001164:	4b33      	ldr	r3, [pc, #204]	@ (8001234 <main+0x1b4>)
 8001166:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800116a:	b21a      	sxth	r2, r3
 800116c:	4b31      	ldr	r3, [pc, #196]	@ (8001234 <main+0x1b4>)
 800116e:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21b      	sxth	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b21b      	sxth	r3, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	82fb      	strh	r3, [r7, #22]
	  cells[2] = BMS_1.BQ_daStatus1[4] | (BMS_1.BQ_daStatus1[5] << 8);
 800117e:	4b2d      	ldr	r3, [pc, #180]	@ (8001234 <main+0x1b4>)
 8001180:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8001184:	b21a      	sxth	r2, r3
 8001186:	4b2b      	ldr	r3, [pc, #172]	@ (8001234 <main+0x1b4>)
 8001188:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21b      	sxth	r3, r3
 8001190:	4313      	orrs	r3, r2
 8001192:	b21b      	sxth	r3, r3
 8001194:	b29b      	uxth	r3, r3
 8001196:	833b      	strh	r3, [r7, #24]
	  cells[3] = BMS_1.BQ_daStatus1[6] | (BMS_1.BQ_daStatus1[7] << 8);
 8001198:	4b26      	ldr	r3, [pc, #152]	@ (8001234 <main+0x1b4>)
 800119a:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800119e:	b21a      	sxth	r2, r3
 80011a0:	4b24      	ldr	r3, [pc, #144]	@ (8001234 <main+0x1b4>)
 80011a2:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	837b      	strh	r3, [r7, #26]
	  cells[4] = BMS_1.BQ_daStatus3[0] | (BMS_1.BQ_daStatus3[1] << 8);
 80011b2:	4b20      	ldr	r3, [pc, #128]	@ (8001234 <main+0x1b4>)
 80011b4:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80011b8:	b21a      	sxth	r2, r3
 80011ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001234 <main+0x1b4>)
 80011bc:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	83bb      	strh	r3, [r7, #28]
	  cells[5] = BMS_1.BQ_daStatus3[6] | (BMS_1.BQ_daStatus3[7] << 8);
 80011cc:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <main+0x1b4>)
 80011ce:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <main+0x1b4>)
 80011d6:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 80011da:	021b      	lsls	r3, r3, #8
 80011dc:	b21b      	sxth	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b21b      	sxth	r3, r3
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	83fb      	strh	r3, [r7, #30]

	  // -----toggle fets--------
	  if(status){
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <main+0x1b0>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d003      	beq.n	80011f6 <main+0x176>
		  BQAction_EnableDischarging(&BMS_1);
 80011ee:	4811      	ldr	r0, [pc, #68]	@ (8001234 <main+0x1b4>)
 80011f0:	f7ff f9f9 	bl	80005e6 <BQAction_EnableDischarging>
 80011f4:	e002      	b.n	80011fc <main+0x17c>
	  }else{
		  BQAction_DisableFets(&BMS_1);
 80011f6:	480f      	ldr	r0, [pc, #60]	@ (8001234 <main+0x1b4>)
 80011f8:	f7ff fa47 	bl	800068a <BQAction_DisableFets>
	  }
	  fun[0] = BMS_1.BQ_opStatus.bits.pdsg;
 80011fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001234 <main+0x1b4>)
 80011fe:	79db      	ldrb	r3, [r3, #7]
 8001200:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	bf14      	ite	ne
 800120a:	2301      	movne	r3, #1
 800120c:	2300      	moveq	r3, #0
 800120e:	b2db      	uxtb	r3, r3
 8001210:	733b      	strb	r3, [r7, #12]
	  fun[1] = BMS_1.BQ_opStatus.bits.xdsg;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <main+0x1b4>)
 8001214:	799b      	ldrb	r3, [r3, #6]
 8001216:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	bf14      	ite	ne
 8001220:	2301      	movne	r3, #1
 8001222:	2300      	moveq	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	737b      	strb	r3, [r7, #13]
	  HAL_Delay(200);
 8001228:	e75f      	b.n	80010ea <main+0x6a>
 800122a:	bf00      	nop
 800122c:	20000110 	.word	0x20000110
 8001230:	20000164 	.word	0x20000164
 8001234:	2000002c 	.word	0x2000002c
 8001238:	20000000 	.word	0x20000000

0800123c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b096      	sub	sp, #88	@ 0x58
 8001240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	2244      	movs	r2, #68	@ 0x44
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fb0a 	bl	8004864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001250:	463b      	mov	r3, r7
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800125e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001262:	f002 f96d 	bl	8003540 <HAL_PWREx_ControlVoltageScaling>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800126c:	f000 f837 	bl	80012de <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001270:	2302      	movs	r3, #2
 8001272:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001274:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001278:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800127a:	2310      	movs	r3, #16
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127e:	2302      	movs	r3, #2
 8001280:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001282:	2302      	movs	r3, #2
 8001284:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001286:	2301      	movs	r3, #1
 8001288:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800128a:	230a      	movs	r3, #10
 800128c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800128e:	2307      	movs	r3, #7
 8001290:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001292:	2302      	movs	r3, #2
 8001294:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001296:	2302      	movs	r3, #2
 8001298:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 f9a4 	bl	80035ec <HAL_RCC_OscConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012aa:	f000 f818 	bl	80012de <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ae:	230f      	movs	r3, #15
 80012b0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b2:	2303      	movs	r3, #3
 80012b4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012c2:	463b      	mov	r3, r7
 80012c4:	2104      	movs	r1, #4
 80012c6:	4618      	mov	r0, r3
 80012c8:	f002 fda4 	bl	8003e14 <HAL_RCC_ClockConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012d2:	f000 f804 	bl	80012de <Error_Handler>
  }
}
 80012d6:	bf00      	nop
 80012d8:	3758      	adds	r7, #88	@ 0x58
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e2:	b672      	cpsid	i
}
 80012e4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e6:	bf00      	nop
 80012e8:	e7fd      	b.n	80012e6 <Error_Handler+0x8>
	...

080012ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <HAL_MspInit+0x44>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001330 <HAL_MspInit+0x44>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <HAL_MspInit+0x44>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <HAL_MspInit+0x44>)
 800130c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800130e:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <HAL_MspInit+0x44>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001314:	6593      	str	r3, [r2, #88]	@ 0x58
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_MspInit+0x44>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <NMI_Handler+0x4>

0800133c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <HardFault_Handler+0x4>

08001344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <MemManage_Handler+0x4>

0800134c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <BusFault_Handler+0x4>

08001354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <UsageFault_Handler+0x4>

0800135c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800138a:	f000 f8b7 	bl	80014fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001398:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <I2C1_EV_IRQHandler+0x10>)
 800139a:	f000 ffad 	bl	80022f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000110 	.word	0x20000110

080013a8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80013ac:	4802      	ldr	r0, [pc, #8]	@ (80013b8 <I2C1_ER_IRQHandler+0x10>)
 80013ae:	f000 ffbd 	bl	800232c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000110 	.word	0x20000110

080013bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013c4:	f000 fbea 	bl	8001b9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}

080013cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <SystemInit+0x20>)
 80013d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013d6:	4a05      	ldr	r2, [pc, #20]	@ (80013ec <SystemInit+0x20>)
 80013d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001428 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f4:	f7ff ffea 	bl	80013cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480c      	ldr	r0, [pc, #48]	@ (800142c <LoopForever+0x6>)
  ldr r1, =_edata
 80013fa:	490d      	ldr	r1, [pc, #52]	@ (8001430 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LoopForever+0xe>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001410:	4c0a      	ldr	r4, [pc, #40]	@ (800143c <LoopForever+0x16>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f003 fa29 	bl	8004874 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001422:	f7ff fe2d 	bl	8001080 <main>

08001426 <LoopForever>:

LoopForever:
    b LoopForever
 8001426:	e7fe      	b.n	8001426 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001428:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800142c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001430:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001434:	0800491c 	.word	0x0800491c
  ldr r2, =_sbss
 8001438:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800143c:	2000016c 	.word	0x2000016c

08001440 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001440:	e7fe      	b.n	8001440 <ADC1_IRQHandler>
	...

08001444 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800144a:	2300      	movs	r3, #0
 800144c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800144e:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <HAL_Init+0x3c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a0b      	ldr	r2, [pc, #44]	@ (8001480 <HAL_Init+0x3c>)
 8001454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001458:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145a:	2003      	movs	r0, #3
 800145c:	f000 f962 	bl	8001724 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001460:	2000      	movs	r0, #0
 8001462:	f000 f80f 	bl	8001484 <HAL_InitTick>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d002      	beq.n	8001472 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	71fb      	strb	r3, [r7, #7]
 8001470:	e001      	b.n	8001476 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001472:	f7ff ff3b 	bl	80012ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001476:	79fb      	ldrb	r3, [r7, #7]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40022000 	.word	0x40022000

08001484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800148c:	2300      	movs	r3, #0
 800148e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <HAL_InitTick+0x6c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d023      	beq.n	80014e0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <HAL_InitTick+0x70>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <HAL_InitTick+0x6c>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 f96d 	bl	800178e <HAL_SYSTICK_Config>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10f      	bne.n	80014da <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d809      	bhi.n	80014d4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c0:	2200      	movs	r2, #0
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f000 f937 	bl	800173a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <HAL_InitTick+0x74>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	e007      	b.n	80014e4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]
 80014d8:	e004      	b.n	80014e4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	73fb      	strb	r3, [r7, #15]
 80014de:	e001      	b.n	80014e4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000000c 	.word	0x2000000c
 80014f4:	20000004 	.word	0x20000004
 80014f8:	20000008 	.word	0x20000008

080014fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_IncTick+0x20>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_IncTick+0x24>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4413      	add	r3, r2
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <HAL_IncTick+0x24>)
 800150e:	6013      	str	r3, [r2, #0]
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	2000000c 	.word	0x2000000c
 8001520:	20000168 	.word	0x20000168

08001524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return uwTick;
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <HAL_GetTick+0x14>)
 800152a:	681b      	ldr	r3, [r3, #0]
}
 800152c:	4618      	mov	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000168 	.word	0x20000168

0800153c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff ffee 	bl	8001524 <HAL_GetTick>
 8001548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001554:	d005      	beq.n	8001562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001556:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <HAL_Delay+0x44>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001562:	bf00      	nop
 8001564:	f7ff ffde 	bl	8001524 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8f7      	bhi.n	8001564 <HAL_Delay+0x28>
  {
  }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2000000c 	.word	0x2000000c

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	@ (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	4907      	ldr	r1, [pc, #28]	@ (8001620 <__NVIC_EnableIRQ+0x38>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	490c      	ldr	r1, [pc, #48]	@ (8001670 <__NVIC_SetPriority+0x4c>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4908      	ldr	r1, [pc, #32]	@ (8001674 <__NVIC_SetPriority+0x50>)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	3b04      	subs	r3, #4
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	@ 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c0:	f04f 31ff 	mov.w	r1, #4294967295
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43d9      	mvns	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	4313      	orrs	r3, r2
         );
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	@ 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3b01      	subs	r3, #1
 80016ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016f0:	d301      	bcc.n	80016f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00f      	b.n	8001716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001720 <SysTick_Config+0x40>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fe:	210f      	movs	r1, #15
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f7ff ff8e 	bl	8001624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001708:	4b05      	ldr	r3, [pc, #20]	@ (8001720 <SysTick_Config+0x40>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170e:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <SysTick_Config+0x40>)
 8001710:	2207      	movs	r2, #7
 8001712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001714:	2300      	movs	r3, #0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	e000e010 	.word	0xe000e010

08001724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff ff29 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	4603      	mov	r3, r0
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
 8001746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001748:	2300      	movs	r3, #0
 800174a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800174c:	f7ff ff3e 	bl	80015cc <__NVIC_GetPriorityGrouping>
 8001750:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	6978      	ldr	r0, [r7, #20]
 8001758:	f7ff ff8e 	bl	8001678 <NVIC_EncodePriority>
 800175c:	4602      	mov	r2, r0
 800175e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001762:	4611      	mov	r1, r2
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff5d 	bl	8001624 <__NVIC_SetPriority>
}
 800176a:	bf00      	nop
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800177c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff31 	bl	80015e8 <__NVIC_EnableIRQ>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff ffa2 	bl	80016e0 <SysTick_Config>
 800179c:	4603      	mov	r3, r0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b084      	sub	sp, #16
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d005      	beq.n	80017ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2204      	movs	r2, #4
 80017c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	e029      	b.n	800181e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 020e 	bic.w	r2, r2, #14
 80017d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f022 0201 	bic.w	r2, r2, #1
 80017e8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	f003 021c 	and.w	r2, r3, #28
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	2101      	movs	r1, #1
 80017f8:	fa01 f202 	lsl.w	r2, r1, r2
 80017fc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	4798      	blx	r3
    }
  }
  return status;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001836:	b2db      	uxtb	r3, r3
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001844:	b480      	push	{r7}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001852:	e154      	b.n	8001afe <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2101      	movs	r1, #1
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 8146 	beq.w	8001af8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	2b01      	cmp	r3, #1
 8001876:	d005      	beq.n	8001884 <HAL_GPIO_Init+0x40>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 0303 	and.w	r3, r3, #3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d130      	bne.n	80018e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	2203      	movs	r2, #3
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	43db      	mvns	r3, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68da      	ldr	r2, [r3, #12]
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ba:	2201      	movs	r2, #1
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	4013      	ands	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	091b      	lsrs	r3, r3, #4
 80018d0:	f003 0201 	and.w	r2, r3, #1
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4313      	orrs	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	d017      	beq.n	8001922 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	2203      	movs	r2, #3
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d123      	bne.n	8001976 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	08da      	lsrs	r2, r3, #3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3208      	adds	r2, #8
 8001936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800193a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	220f      	movs	r2, #15
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	4013      	ands	r3, r2
 8001950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	691a      	ldr	r2, [r3, #16]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	4313      	orrs	r3, r2
 8001966:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3208      	adds	r2, #8
 8001970:	6939      	ldr	r1, [r7, #16]
 8001972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	2203      	movs	r2, #3
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4013      	ands	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0203 	and.w	r2, r3, #3
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 80a0 	beq.w	8001af8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b8:	4b58      	ldr	r3, [pc, #352]	@ (8001b1c <HAL_GPIO_Init+0x2d8>)
 80019ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019bc:	4a57      	ldr	r2, [pc, #348]	@ (8001b1c <HAL_GPIO_Init+0x2d8>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80019c4:	4b55      	ldr	r3, [pc, #340]	@ (8001b1c <HAL_GPIO_Init+0x2d8>)
 80019c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019d0:	4a53      	ldr	r2, [pc, #332]	@ (8001b20 <HAL_GPIO_Init+0x2dc>)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	3302      	adds	r3, #2
 80019d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	220f      	movs	r2, #15
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019fa:	d019      	beq.n	8001a30 <HAL_GPIO_Init+0x1ec>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a49      	ldr	r2, [pc, #292]	@ (8001b24 <HAL_GPIO_Init+0x2e0>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d013      	beq.n	8001a2c <HAL_GPIO_Init+0x1e8>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a48      	ldr	r2, [pc, #288]	@ (8001b28 <HAL_GPIO_Init+0x2e4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d00d      	beq.n	8001a28 <HAL_GPIO_Init+0x1e4>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a47      	ldr	r2, [pc, #284]	@ (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d007      	beq.n	8001a24 <HAL_GPIO_Init+0x1e0>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a46      	ldr	r2, [pc, #280]	@ (8001b30 <HAL_GPIO_Init+0x2ec>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d101      	bne.n	8001a20 <HAL_GPIO_Init+0x1dc>
 8001a1c:	2304      	movs	r3, #4
 8001a1e:	e008      	b.n	8001a32 <HAL_GPIO_Init+0x1ee>
 8001a20:	2307      	movs	r3, #7
 8001a22:	e006      	b.n	8001a32 <HAL_GPIO_Init+0x1ee>
 8001a24:	2303      	movs	r3, #3
 8001a26:	e004      	b.n	8001a32 <HAL_GPIO_Init+0x1ee>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e002      	b.n	8001a32 <HAL_GPIO_Init+0x1ee>
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e000      	b.n	8001a32 <HAL_GPIO_Init+0x1ee>
 8001a30:	2300      	movs	r3, #0
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	f002 0203 	and.w	r2, r2, #3
 8001a38:	0092      	lsls	r2, r2, #2
 8001a3a:	4093      	lsls	r3, r2
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a42:	4937      	ldr	r1, [pc, #220]	@ (8001b20 <HAL_GPIO_Init+0x2dc>)
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	3302      	adds	r3, #2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a50:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a74:	4a2f      	ldr	r2, [pc, #188]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	43db      	mvns	r3, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4013      	ands	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d003      	beq.n	8001a9e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a9e:	4a25      	ldr	r2, [pc, #148]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001aa4:	4b23      	ldr	r3, [pc, #140]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	43db      	mvns	r3, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ac8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ace:	4b19      	ldr	r3, [pc, #100]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4013      	ands	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001af2:	4a10      	ldr	r2, [pc, #64]	@ (8001b34 <HAL_GPIO_Init+0x2f0>)
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	3301      	adds	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f47f aea3 	bne.w	8001854 <HAL_GPIO_Init+0x10>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	bf00      	nop
 8001b12:	371c      	adds	r7, #28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010000 	.word	0x40010000
 8001b24:	48000400 	.word	0x48000400
 8001b28:	48000800 	.word	0x48000800
 8001b2c:	48000c00 	.word	0x48000c00
 8001b30:	48001000 	.word	0x48001000
 8001b34:	40010400 	.word	0x40010400

08001b38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	460b      	mov	r3, r1
 8001b42:	807b      	strh	r3, [r7, #2]
 8001b44:	4613      	mov	r3, r2
 8001b46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b48:	787b      	ldrb	r3, [r7, #1]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d003      	beq.n	8001b56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b4e:	887a      	ldrh	r2, [r7, #2]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b54:	e002      	b.n	8001b5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b56:	887a      	ldrh	r2, [r7, #2]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b7a:	887a      	ldrh	r2, [r7, #2]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	041a      	lsls	r2, r3, #16
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	43d9      	mvns	r1, r3
 8001b86:	887b      	ldrh	r3, [r7, #2]
 8001b88:	400b      	ands	r3, r1
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	619a      	str	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ba6:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d006      	beq.n	8001bc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bb4:	88fb      	ldrh	r3, [r7, #6]
 8001bb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff fa3a 	bl	8001034 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40010400 	.word	0x40010400

08001bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e08d      	b.n	8001cfa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d106      	bne.n	8001bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff f952 	bl	8000e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2224      	movs	r2, #36	@ 0x24
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0201 	bic.w	r2, r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d107      	bne.n	8001c46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	e006      	b.n	8001c54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d108      	bne.n	8001c6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	e007      	b.n	8001c7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68da      	ldr	r2, [r3, #12]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ca0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691a      	ldr	r2, [r3, #16]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69d9      	ldr	r1, [r3, #28]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a1a      	ldr	r2, [r3, #32]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2220      	movs	r2, #32
 8001ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af02      	add	r7, sp, #8
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	460b      	mov	r3, r1
 8001d12:	817b      	strh	r3, [r7, #10]
 8001d14:	4613      	mov	r3, r2
 8001d16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	f040 80fd 	bne.w	8001f20 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_I2C_Master_Transmit+0x30>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e0f6      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d3c:	f7ff fbf2 	bl	8001524 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2319      	movs	r3, #25
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d4e:	68f8      	ldr	r0, [r7, #12]
 8001d50:	f001 f871 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0e1      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2221      	movs	r2, #33	@ 0x21
 8001d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2210      	movs	r2, #16
 8001d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	893a      	ldrh	r2, [r7, #8]
 8001d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	2bff      	cmp	r3, #255	@ 0xff
 8001d8e:	d906      	bls.n	8001d9e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	22ff      	movs	r2, #255	@ 0xff
 8001d94:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001d96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	e007      	b.n	8001dae <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001da8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dac:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d024      	beq.n	8001e00 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dba:	781a      	ldrb	r2, [r3, #0]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dde:	3b01      	subs	r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	8979      	ldrh	r1, [r7, #10]
 8001df2:	4b4e      	ldr	r3, [pc, #312]	@ (8001f2c <HAL_I2C_Master_Transmit+0x228>)
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f001 fa6b 	bl	80032d4 <I2C_TransferConfig>
 8001dfe:	e066      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	8979      	ldrh	r1, [r7, #10]
 8001e08:	4b48      	ldr	r3, [pc, #288]	@ (8001f2c <HAL_I2C_Master_Transmit+0x228>)
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f001 fa60 	bl	80032d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e14:	e05b      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	6a39      	ldr	r1, [r7, #32]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f001 f864 	bl	8002ee8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e07b      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	781a      	ldrb	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e52:	3b01      	subs	r3, #1
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d034      	beq.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d130      	bne.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2180      	movs	r1, #128	@ 0x80
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 ffdd 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e04d      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	2bff      	cmp	r3, #255	@ 0xff
 8001e8e:	d90e      	bls.n	8001eae <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	22ff      	movs	r2, #255	@ 0xff
 8001e94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	8979      	ldrh	r1, [r7, #10]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f001 fa14 	bl	80032d4 <I2C_TransferConfig>
 8001eac:	e00f      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	8979      	ldrh	r1, [r7, #10]
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f001 fa03 	bl	80032d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d19e      	bne.n	8001e16 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	6a39      	ldr	r1, [r7, #32]
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f001 f84a 	bl	8002f76 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e01a      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6859      	ldr	r1, [r3, #4]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <HAL_I2C_Master_Transmit+0x22c>)
 8001f00:	400b      	ands	r3, r1
 8001f02:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2220      	movs	r2, #32
 8001f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e000      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001f20:	2302      	movs	r3, #2
  }
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	80002000 	.word	0x80002000
 8001f30:	fe00e800 	.word	0xfe00e800

08001f34 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	460b      	mov	r3, r1
 8001f42:	817b      	strh	r3, [r7, #10]
 8001f44:	4613      	mov	r3, r2
 8001f46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	f040 80db 	bne.w	800210c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_I2C_Master_Receive+0x30>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e0d4      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f6c:	f7ff fada 	bl	8001524 <HAL_GetTick>
 8001f70:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	9300      	str	r3, [sp, #0]
 8001f76:	2319      	movs	r3, #25
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 ff59 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e0bf      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2222      	movs	r2, #34	@ 0x22
 8001f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2210      	movs	r2, #16
 8001f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	893a      	ldrh	r2, [r7, #8]
 8001fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	2bff      	cmp	r3, #255	@ 0xff
 8001fbe:	d90e      	bls.n	8001fde <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	8979      	ldrh	r1, [r7, #10]
 8001fce:	4b52      	ldr	r3, [pc, #328]	@ (8002118 <HAL_I2C_Master_Receive+0x1e4>)
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f001 f97c 	bl	80032d4 <I2C_TransferConfig>
 8001fdc:	e06d      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	8979      	ldrh	r1, [r7, #10]
 8001ff0:	4b49      	ldr	r3, [pc, #292]	@ (8002118 <HAL_I2C_Master_Receive+0x1e4>)
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f001 f96b 	bl	80032d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001ffe:	e05c      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	6a39      	ldr	r1, [r7, #32]
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 fff9 	bl	8002ffc <I2C_WaitOnRXNEFlagUntilTimeout>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e07c      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002030:	3b01      	subs	r3, #1
 8002032:	b29a      	uxth	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800203c:	b29b      	uxth	r3, r3
 800203e:	3b01      	subs	r3, #1
 8002040:	b29a      	uxth	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800204a:	b29b      	uxth	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d034      	beq.n	80020ba <HAL_I2C_Master_Receive+0x186>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002054:	2b00      	cmp	r3, #0
 8002056:	d130      	bne.n	80020ba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	6a3b      	ldr	r3, [r7, #32]
 800205e:	2200      	movs	r2, #0
 8002060:	2180      	movs	r1, #128	@ 0x80
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f000 fee7 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e04d      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002076:	b29b      	uxth	r3, r3
 8002078:	2bff      	cmp	r3, #255	@ 0xff
 800207a:	d90e      	bls.n	800209a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	22ff      	movs	r2, #255	@ 0xff
 8002080:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002086:	b2da      	uxtb	r2, r3
 8002088:	8979      	ldrh	r1, [r7, #10]
 800208a:	2300      	movs	r3, #0
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f001 f91e 	bl	80032d4 <I2C_TransferConfig>
 8002098:	e00f      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209e:	b29a      	uxth	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	8979      	ldrh	r1, [r7, #10]
 80020ac:	2300      	movs	r3, #0
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f001 f90d 	bl	80032d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020be:	b29b      	uxth	r3, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d19d      	bne.n	8002000 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	6a39      	ldr	r1, [r7, #32]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 ff54 	bl	8002f76 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e01a      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2220      	movs	r2, #32
 80020de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6859      	ldr	r1, [r3, #4]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <HAL_I2C_Master_Receive+0x1e8>)
 80020ec:	400b      	ands	r3, r1
 80020ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2220      	movs	r2, #32
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800210c:	2302      	movs	r3, #2
  }
}
 800210e:	4618      	mov	r0, r3
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	80002400 	.word	0x80002400
 800211c:	fe00e800 	.word	0xfe00e800

08002120 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	@ 0x28
 8002124:	af02      	add	r7, sp, #8
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	603b      	str	r3, [r7, #0]
 800212c:	460b      	mov	r3, r1
 800212e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b20      	cmp	r3, #32
 800213e:	f040 80d6 	bne.w	80022ee <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800214c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002150:	d101      	bne.n	8002156 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002152:	2302      	movs	r3, #2
 8002154:	e0cc      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_I2C_IsDeviceReady+0x44>
 8002160:	2302      	movs	r3, #2
 8002162:	e0c5      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2224      	movs	r2, #36	@ 0x24
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d107      	bne.n	8002192 <HAL_I2C_IsDeviceReady+0x72>
 8002182:	897b      	ldrh	r3, [r7, #10]
 8002184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002188:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800218c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002190:	e006      	b.n	80021a0 <HAL_I2C_IsDeviceReady+0x80>
 8002192:	897b      	ldrh	r3, [r7, #10]
 8002194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002198:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800219c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80021a6:	f7ff f9bd 	bl	8001524 <HAL_GetTick>
 80021aa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	f003 0320 	and.w	r3, r3, #32
 80021b6:	2b20      	cmp	r3, #32
 80021b8:	bf0c      	ite	eq
 80021ba:	2301      	moveq	r3, #1
 80021bc:	2300      	movne	r3, #0
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f003 0310 	and.w	r3, r3, #16
 80021cc:	2b10      	cmp	r3, #16
 80021ce:	bf0c      	ite	eq
 80021d0:	2301      	moveq	r3, #1
 80021d2:	2300      	movne	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80021d8:	e034      	b.n	8002244 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e0:	d01a      	beq.n	8002218 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80021e2:	f7ff f99f 	bl	8001524 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d302      	bcc.n	80021f8 <HAL_I2C_IsDeviceReady+0xd8>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10f      	bne.n	8002218 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2220      	movs	r2, #32
 80021fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002204:	f043 0220 	orr.w	r2, r3, #32
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e06b      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	f003 0320 	and.w	r3, r3, #32
 8002222:	2b20      	cmp	r3, #32
 8002224:	bf0c      	ite	eq
 8002226:	2301      	moveq	r3, #1
 8002228:	2300      	movne	r3, #0
 800222a:	b2db      	uxtb	r3, r3
 800222c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b10      	cmp	r3, #16
 800223a:	bf0c      	ite	eq
 800223c:	2301      	moveq	r3, #1
 800223e:	2300      	movne	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002244:	7ffb      	ldrb	r3, [r7, #31]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d102      	bne.n	8002250 <HAL_I2C_IsDeviceReady+0x130>
 800224a:	7fbb      	ldrb	r3, [r7, #30]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0c4      	beq.n	80021da <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	2b10      	cmp	r3, #16
 800225c:	d01a      	beq.n	8002294 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	2200      	movs	r2, #0
 8002266:	2120      	movs	r1, #32
 8002268:	68f8      	ldr	r0, [r7, #12]
 800226a:	f000 fde4 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e03b      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2220      	movs	r2, #32
 800227e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2220      	movs	r2, #32
 8002284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	e02d      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	2200      	movs	r2, #0
 800229c:	2120      	movs	r1, #32
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 fdc9 	bl	8002e36 <I2C_WaitOnFlagUntilTimeout>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e020      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2210      	movs	r2, #16
 80022b4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2220      	movs	r2, #32
 80022bc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	3301      	adds	r3, #1
 80022c2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	f63f af56 	bhi.w	800217a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2220      	movs	r2, #32
 80022d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022da:	f043 0220 	orr.w	r2, r3, #32
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80022ee:	2302      	movs	r3, #2
  }
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3720      	adds	r7, #32
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	68f9      	ldr	r1, [r7, #12]
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
  }
}
 8002324:	bf00      	nop
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00f      	beq.n	800236e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00a      	beq.n	800236e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235c:	f043 0201 	orr.w	r2, r3, #1
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800236c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00f      	beq.n	8002398 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	f043 0208 	orr.w	r2, r3, #8
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002396:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00f      	beq.n	80023c2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00a      	beq.n	80023c2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b0:	f043 0202 	orr.w	r2, r3, #2
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023c0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f003 030b 	and.w	r3, r3, #11
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80023d2:	68f9      	ldr	r1, [r7, #12]
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 fbd5 	bl	8002b84 <I2C_ITError>
  }
}
 80023da:	bf00      	nop
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	460b      	mov	r3, r1
 8002414:	70fb      	strb	r3, [r7, #3]
 8002416:	4613      	mov	r3, r2
 8002418:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002472:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <I2C_Slave_ISR_IT+0x24>
 8002482:	2302      	movs	r3, #2
 8002484:	e0e2      	b.n	800264c <I2C_Slave_ISR_IT+0x1ea>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	f003 0320 	and.w	r3, r3, #32
 8002494:	2b00      	cmp	r3, #0
 8002496:	d009      	beq.n	80024ac <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d004      	beq.n	80024ac <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80024a2:	6939      	ldr	r1, [r7, #16]
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 f9b5 	bl	8002814 <I2C_ITSlaveCplt>
 80024aa:	e0ca      	b.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	f003 0310 	and.w	r3, r3, #16
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d04b      	beq.n	800254e <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d046      	beq.n	800254e <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d128      	bne.n	800251c <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b28      	cmp	r3, #40	@ 0x28
 80024d4:	d108      	bne.n	80024e8 <I2C_Slave_ISR_IT+0x86>
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024dc:	d104      	bne.n	80024e8 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80024de:	6939      	ldr	r1, [r7, #16]
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f000 fafb 	bl	8002adc <I2C_ITListenCplt>
 80024e6:	e031      	b.n	800254c <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b29      	cmp	r3, #41	@ 0x29
 80024f2:	d10e      	bne.n	8002512 <I2C_Slave_ISR_IT+0xb0>
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024fa:	d00a      	beq.n	8002512 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2210      	movs	r2, #16
 8002502:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f000 fc54 	bl	8002db2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f000 f926 	bl	800275c <I2C_ITSlaveSeqCplt>
 8002510:	e01c      	b.n	800254c <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2210      	movs	r2, #16
 8002518:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800251a:	e08f      	b.n	800263c <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2210      	movs	r2, #16
 8002522:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002528:	f043 0204 	orr.w	r2, r3, #4
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <I2C_Slave_ISR_IT+0xdc>
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800253c:	d17e      	bne.n	800263c <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	4619      	mov	r1, r3
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 fb1d 	bl	8002b84 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800254a:	e077      	b.n	800263c <I2C_Slave_ISR_IT+0x1da>
 800254c:	e076      	b.n	800263c <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b00      	cmp	r3, #0
 8002556:	d02f      	beq.n	80025b8 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800255e:	2b00      	cmp	r3, #0
 8002560:	d02a      	beq.n	80025b8 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d018      	beq.n	800259e <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	1c5a      	adds	r2, r3, #1
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29b      	uxth	r3, r3
 8002596:	3b01      	subs	r3, #1
 8002598:	b29a      	uxth	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d14b      	bne.n	8002640 <I2C_Slave_ISR_IT+0x1de>
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025ae:	d047      	beq.n	8002640 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f000 f8d3 	bl	800275c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80025b6:	e043      	b.n	8002640 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d009      	beq.n	80025d6 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d004      	beq.n	80025d6 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80025cc:	6939      	ldr	r1, [r7, #16]
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 f840 	bl	8002654 <I2C_ITAddrCplt>
 80025d4:	e035      	b.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d030      	beq.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d02b      	beq.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d018      	beq.n	8002626 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f8:	781a      	ldrb	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002604:	1c5a      	adds	r2, r3, #1
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800260e:	b29b      	uxth	r3, r3
 8002610:	3b01      	subs	r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002624:	e00d      	b.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800262c:	d002      	beq.n	8002634 <I2C_Slave_ISR_IT+0x1d2>
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d106      	bne.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f891 	bl	800275c <I2C_ITSlaveSeqCplt>
 800263a:	e002      	b.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800263c:	bf00      	nop
 800263e:	e000      	b.n	8002642 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002640:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800266a:	2b28      	cmp	r3, #40	@ 0x28
 800266c:	d16a      	bne.n	8002744 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	0c1b      	lsrs	r3, r3, #16
 8002676:	b2db      	uxtb	r3, r3
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	b29b      	uxth	r3, r3
 8002688:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800268c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	b29b      	uxth	r3, r3
 8002696:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800269a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80026a8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d138      	bne.n	8002724 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80026b2:	897b      	ldrh	r3, [r7, #10]
 80026b4:	09db      	lsrs	r3, r3, #7
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	89bb      	ldrh	r3, [r7, #12]
 80026ba:	4053      	eors	r3, r2
 80026bc:	b29b      	uxth	r3, r3
 80026be:	f003 0306 	and.w	r3, r3, #6
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d11c      	bne.n	8002700 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80026c6:	897b      	ldrh	r3, [r7, #10]
 80026c8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ce:	1c5a      	adds	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d13b      	bne.n	8002754 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2208      	movs	r2, #8
 80026e8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80026f2:	89ba      	ldrh	r2, [r7, #12]
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	4619      	mov	r1, r3
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f7ff fe86 	bl	800240a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80026fe:	e029      	b.n	8002754 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002700:	893b      	ldrh	r3, [r7, #8]
 8002702:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002704:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 fe15 	bl	8003338 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002716:	89ba      	ldrh	r2, [r7, #12]
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	4619      	mov	r1, r3
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7ff fe74 	bl	800240a <HAL_I2C_AddrCallback>
}
 8002722:	e017      	b.n	8002754 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002724:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fe05 	bl	8003338 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002736:	89ba      	ldrh	r2, [r7, #12]
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	4619      	mov	r1, r3
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff fe64 	bl	800240a <HAL_I2C_AddrCallback>
}
 8002742:	e007      	b.n	8002754 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2208      	movs	r2, #8
 800274a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002754:	bf00      	nop
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d008      	beq.n	8002790 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	e00c      	b.n	80027aa <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d007      	beq.n	80027aa <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027a8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b29      	cmp	r3, #41	@ 0x29
 80027b4:	d112      	bne.n	80027dc <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2228      	movs	r2, #40	@ 0x28
 80027ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2221      	movs	r2, #33	@ 0x21
 80027c2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80027c4:	2101      	movs	r1, #1
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 fdb6 	bl	8003338 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff fe04 	bl	80023e2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80027da:	e017      	b.n	800280c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80027e6:	d111      	bne.n	800280c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2228      	movs	r2, #40	@ 0x28
 80027ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2222      	movs	r2, #34	@ 0x22
 80027f4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80027f6:	2102      	movs	r1, #2
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 fd9d 	bl	8003338 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff fdf5 	bl	80023f6 <HAL_I2C_SlaveRxCpltCallback>
}
 800280c:	bf00      	nop
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002836:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2220      	movs	r2, #32
 800283e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002840:	7afb      	ldrb	r3, [r7, #11]
 8002842:	2b21      	cmp	r3, #33	@ 0x21
 8002844:	d002      	beq.n	800284c <I2C_ITSlaveCplt+0x38>
 8002846:	7afb      	ldrb	r3, [r7, #11]
 8002848:	2b29      	cmp	r3, #41	@ 0x29
 800284a:	d108      	bne.n	800285e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800284c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 fd71 	bl	8003338 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2221      	movs	r2, #33	@ 0x21
 800285a:	631a      	str	r2, [r3, #48]	@ 0x30
 800285c:	e019      	b.n	8002892 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800285e:	7afb      	ldrb	r3, [r7, #11]
 8002860:	2b22      	cmp	r3, #34	@ 0x22
 8002862:	d002      	beq.n	800286a <I2C_ITSlaveCplt+0x56>
 8002864:	7afb      	ldrb	r3, [r7, #11]
 8002866:	2b2a      	cmp	r3, #42	@ 0x2a
 8002868:	d108      	bne.n	800287c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800286a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 fd62 	bl	8003338 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2222      	movs	r2, #34	@ 0x22
 8002878:	631a      	str	r2, [r3, #48]	@ 0x30
 800287a:	e00a      	b.n	8002892 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800287c:	7afb      	ldrb	r3, [r7, #11]
 800287e:	2b28      	cmp	r3, #40	@ 0x28
 8002880:	d107      	bne.n	8002892 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002882:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 fd56 	bl	8003338 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028a0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6859      	ldr	r1, [r3, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b89      	ldr	r3, [pc, #548]	@ (8002ad4 <I2C_ITSlaveCplt+0x2c0>)
 80028ae:	400b      	ands	r3, r1
 80028b0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 fa7d 	bl	8002db2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d013      	beq.n	80028ea <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80028d0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d01f      	beq.n	800291a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028e8:	e017      	b.n	800291a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d012      	beq.n	800291a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002902:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002908:	2b00      	cmp	r3, #0
 800290a:	d006      	beq.n	800291a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	b29a      	uxth	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d020      	beq.n	8002966 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f023 0304 	bic.w	r3, r3, #4
 800292a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00c      	beq.n	8002966 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002950:	3b01      	subs	r3, #1
 8002952:	b29a      	uxth	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800295c:	b29b      	uxth	r3, r3
 800295e:	3b01      	subs	r3, #1
 8002960:	b29a      	uxth	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296a:	b29b      	uxth	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002974:	f043 0204 	orr.w	r2, r3, #4
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f003 0310 	and.w	r3, r3, #16
 8002982:	2b00      	cmp	r3, #0
 8002984:	d049      	beq.n	8002a1a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800298c:	2b00      	cmp	r3, #0
 800298e:	d044      	beq.n	8002a1a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002994:	b29b      	uxth	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d128      	bne.n	80029ec <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b28      	cmp	r3, #40	@ 0x28
 80029a4:	d108      	bne.n	80029b8 <I2C_ITSlaveCplt+0x1a4>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029ac:	d104      	bne.n	80029b8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80029ae:	6979      	ldr	r1, [r7, #20]
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f893 	bl	8002adc <I2C_ITListenCplt>
 80029b6:	e030      	b.n	8002a1a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b29      	cmp	r3, #41	@ 0x29
 80029c2:	d10e      	bne.n	80029e2 <I2C_ITSlaveCplt+0x1ce>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029ca:	d00a      	beq.n	80029e2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2210      	movs	r2, #16
 80029d2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f9ec 	bl	8002db2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7ff febe 	bl	800275c <I2C_ITSlaveSeqCplt>
 80029e0:	e01b      	b.n	8002a1a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2210      	movs	r2, #16
 80029e8:	61da      	str	r2, [r3, #28]
 80029ea:	e016      	b.n	8002a1a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2210      	movs	r2, #16
 80029f2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f8:	f043 0204 	orr.w	r2, r3, #4
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <I2C_ITSlaveCplt+0x1fa>
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a0c:	d105      	bne.n	8002a1a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a12:	4619      	mov	r1, r3
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 f8b5 	bl	8002b84 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d010      	beq.n	8002a52 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a34:	4619      	mov	r1, r3
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f8a4 	bl	8002b84 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b28      	cmp	r3, #40	@ 0x28
 8002a46:	d141      	bne.n	8002acc <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002a48:	6979      	ldr	r1, [r7, #20]
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f846 	bl	8002adc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002a50:	e03c      	b.n	8002acc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a5a:	d014      	beq.n	8002a86 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff fe7d 	bl	800275c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad8 <I2C_ITSlaveCplt+0x2c4>)
 8002a66:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff fcd1 	bl	8002426 <HAL_I2C_ListenCpltCallback>
}
 8002a84:	e022      	b.n	8002acc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b22      	cmp	r3, #34	@ 0x22
 8002a90:	d10e      	bne.n	8002ab0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f7ff fca4 	bl	80023f6 <HAL_I2C_SlaveRxCpltCallback>
}
 8002aae:	e00d      	b.n	8002acc <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff fc8b 	bl	80023e2 <HAL_I2C_SlaveTxCpltCallback>
}
 8002acc:	bf00      	nop
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	fe00e800 	.word	0xfe00e800
 8002ad8:	ffff0000 	.word	0xffff0000

08002adc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a25      	ldr	r2, [pc, #148]	@ (8002b80 <I2C_ITListenCplt+0xa4>)
 8002aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2220      	movs	r2, #32
 8002af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d022      	beq.n	8002b58 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d012      	beq.n	8002b58 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b36:	3b01      	subs	r3, #1
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b50:	f043 0204 	orr.w	r2, r3, #4
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b58:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fbeb 	bl	8003338 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2210      	movs	r2, #16
 8002b68:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff fc57 	bl	8002426 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	ffff0000 	.word	0xffff0000

08002b84 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b94:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <I2C_ITError+0x1d4>)
 8002ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	2b28      	cmp	r3, #40	@ 0x28
 8002bba:	d005      	beq.n	8002bc8 <I2C_ITError+0x44>
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	2b29      	cmp	r3, #41	@ 0x29
 8002bc0:	d002      	beq.n	8002bc8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bc6:	d10b      	bne.n	8002be0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002bc8:	2103      	movs	r1, #3
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fbb4 	bl	8003338 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2228      	movs	r2, #40	@ 0x28
 8002bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a60      	ldr	r2, [pc, #384]	@ (8002d5c <I2C_ITError+0x1d8>)
 8002bdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bde:	e030      	b.n	8002c42 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002be0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 fba7 	bl	8003338 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8e1 	bl	8002db2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b60      	cmp	r3, #96	@ 0x60
 8002bfa:	d01f      	beq.n	8002c3c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	f003 0320 	and.w	r3, r3, #32
 8002c0e:	2b20      	cmp	r3, #32
 8002c10:	d114      	bne.n	8002c3c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b10      	cmp	r3, #16
 8002c1e:	d109      	bne.n	8002c34 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2210      	movs	r2, #16
 8002c26:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2c:	f043 0204 	orr.w	r2, r3, #4
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2220      	movs	r2, #32
 8002c3a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d039      	beq.n	8002cc4 <I2C_ITError+0x140>
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2b11      	cmp	r3, #17
 8002c54:	d002      	beq.n	8002c5c <I2C_ITError+0xd8>
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b21      	cmp	r3, #33	@ 0x21
 8002c5a:	d133      	bne.n	8002cc4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c6a:	d107      	bne.n	8002c7c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c7a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fe fdd1 	bl	8001828 <HAL_DMA_GetState>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d017      	beq.n	8002cbc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c90:	4a33      	ldr	r2, [pc, #204]	@ (8002d60 <I2C_ITError+0x1dc>)
 8002c92:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fd80 	bl	80017a6 <HAL_DMA_Abort_IT>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d04d      	beq.n	8002d48 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cb6:	4610      	mov	r0, r2
 8002cb8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cba:	e045      	b.n	8002d48 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f851 	bl	8002d64 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cc2:	e041      	b.n	8002d48 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d039      	beq.n	8002d40 <I2C_ITError+0x1bc>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b12      	cmp	r3, #18
 8002cd0:	d002      	beq.n	8002cd8 <I2C_ITError+0x154>
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	2b22      	cmp	r3, #34	@ 0x22
 8002cd6:	d133      	bne.n	8002d40 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ce6:	d107      	bne.n	8002cf8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cf6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fe fd93 	bl	8001828 <HAL_DMA_GetState>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d017      	beq.n	8002d38 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d0c:	4a14      	ldr	r2, [pc, #80]	@ (8002d60 <I2C_ITError+0x1dc>)
 8002d0e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe fd42 	bl	80017a6 <HAL_DMA_Abort_IT>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d011      	beq.n	8002d4c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d32:	4610      	mov	r0, r2
 8002d34:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d36:	e009      	b.n	8002d4c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f813 	bl	8002d64 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d3e:	e005      	b.n	8002d4c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f80f 	bl	8002d64 <I2C_TreatErrorCallback>
  }
}
 8002d46:	e002      	b.n	8002d4e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002d48:	bf00      	nop
 8002d4a:	e000      	b.n	8002d4e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d4c:	bf00      	nop
}
 8002d4e:	bf00      	nop
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	ffff0000 	.word	0xffff0000
 8002d5c:	08002463 	.word	0x08002463
 8002d60:	08002dfb 	.word	0x08002dfb

08002d64 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b60      	cmp	r3, #96	@ 0x60
 8002d76:	d10e      	bne.n	8002d96 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff fb5d 	bl	800244e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002d94:	e009      	b.n	8002daa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7ff fb48 	bl	800243a <HAL_I2C_ErrorCallback>
}
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d103      	bne.n	8002dd0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d007      	beq.n	8002dee <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699a      	ldr	r2, [r3, #24]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f042 0201 	orr.w	r2, r2, #1
 8002dec:	619a      	str	r2, [r3, #24]
  }
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b084      	sub	sp, #16
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e06:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e14:	2200      	movs	r2, #0
 8002e16:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e24:	2200      	movs	r2, #0
 8002e26:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f7ff ff9b 	bl	8002d64 <I2C_TreatErrorCallback>
}
 8002e2e:	bf00      	nop
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b084      	sub	sp, #16
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	60f8      	str	r0, [r7, #12]
 8002e3e:	60b9      	str	r1, [r7, #8]
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	4613      	mov	r3, r2
 8002e44:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e46:	e03b      	b.n	8002ec0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	6839      	ldr	r1, [r7, #0]
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 f961 	bl	8003114 <I2C_IsErrorOccurred>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e041      	b.n	8002ee0 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e62:	d02d      	beq.n	8002ec0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e64:	f7fe fb5e 	bl	8001524 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d302      	bcc.n	8002e7a <I2C_WaitOnFlagUntilTimeout+0x44>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d122      	bne.n	8002ec0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699a      	ldr	r2, [r3, #24]
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	4013      	ands	r3, r2
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	bf0c      	ite	eq
 8002e8a:	2301      	moveq	r3, #1
 8002e8c:	2300      	movne	r3, #0
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d113      	bne.n	8002ec0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9c:	f043 0220 	orr.w	r2, r3, #32
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e00f      	b.n	8002ee0 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	699a      	ldr	r2, [r3, #24]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d0b4      	beq.n	8002e48 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ef4:	e033      	b.n	8002f5e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 f90a 	bl	8003114 <I2C_IsErrorOccurred>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e031      	b.n	8002f6e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f10:	d025      	beq.n	8002f5e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f12:	f7fe fb07 	bl	8001524 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	68ba      	ldr	r2, [r7, #8]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d302      	bcc.n	8002f28 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d11a      	bne.n	8002f5e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d013      	beq.n	8002f5e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	f043 0220 	orr.w	r2, r3, #32
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2220      	movs	r2, #32
 8002f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e007      	b.n	8002f6e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d1c4      	bne.n	8002ef6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b084      	sub	sp, #16
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f82:	e02f      	b.n	8002fe4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	68b9      	ldr	r1, [r7, #8]
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 f8c3 	bl	8003114 <I2C_IsErrorOccurred>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e02d      	b.n	8002ff4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f98:	f7fe fac4 	bl	8001524 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d302      	bcc.n	8002fae <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d11a      	bne.n	8002fe4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	f003 0320 	and.w	r3, r3, #32
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d013      	beq.n	8002fe4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e007      	b.n	8002ff4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	f003 0320 	and.w	r3, r3, #32
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	d1c8      	bne.n	8002f84 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003008:	2300      	movs	r3, #0
 800300a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800300c:	e071      	b.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	68b9      	ldr	r1, [r7, #8]
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f87e 	bl	8003114 <I2C_IsErrorOccurred>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	f003 0320 	and.w	r3, r3, #32
 800302c:	2b20      	cmp	r3, #32
 800302e:	d13b      	bne.n	80030a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003030:	7dfb      	ldrb	r3, [r7, #23]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d138      	bne.n	80030a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b04      	cmp	r3, #4
 8003042:	d105      	bne.n	8003050 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b10      	cmp	r3, #16
 800305c:	d121      	bne.n	80030a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2210      	movs	r2, #16
 8003064:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2204      	movs	r2, #4
 800306a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2220      	movs	r2, #32
 8003072:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6859      	ldr	r1, [r3, #4]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	4b24      	ldr	r3, [pc, #144]	@ (8003110 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003080:	400b      	ands	r3, r1
 8003082:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	75fb      	strb	r3, [r7, #23]
 80030a0:	e002      	b.n	80030a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80030a8:	f7fe fa3c 	bl	8001524 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d302      	bcc.n	80030be <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d119      	bne.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80030be:	7dfb      	ldrb	r3, [r7, #23]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d116      	bne.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d00f      	beq.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d6:	f043 0220 	orr.w	r2, r3, #32
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d002      	beq.n	8003106 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003100:	7dfb      	ldrb	r3, [r7, #23]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d083      	beq.n	800300e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003106:	7dfb      	ldrb	r3, [r7, #23]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	fe00e800 	.word	0xfe00e800

08003114 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	@ 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800312e:	2300      	movs	r3, #0
 8003130:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	2b00      	cmp	r3, #0
 800313e:	d068      	beq.n	8003212 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2210      	movs	r2, #16
 8003146:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003148:	e049      	b.n	80031de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003150:	d045      	beq.n	80031de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003152:	f7fe f9e7 	bl	8001524 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	429a      	cmp	r2, r3
 8003160:	d302      	bcc.n	8003168 <I2C_IsErrorOccurred+0x54>
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d13a      	bne.n	80031de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003172:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800317a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003186:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800318a:	d121      	bne.n	80031d0 <I2C_IsErrorOccurred+0xbc>
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003192:	d01d      	beq.n	80031d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003194:	7cfb      	ldrb	r3, [r7, #19]
 8003196:	2b20      	cmp	r3, #32
 8003198:	d01a      	beq.n	80031d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80031aa:	f7fe f9bb 	bl	8001524 <HAL_GetTick>
 80031ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031b0:	e00e      	b.n	80031d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80031b2:	f7fe f9b7 	bl	8001524 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b19      	cmp	r3, #25
 80031be:	d907      	bls.n	80031d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	f043 0320 	orr.w	r3, r3, #32
 80031c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80031ce:	e006      	b.n	80031de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b20      	cmp	r3, #32
 80031dc:	d1e9      	bne.n	80031b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f003 0320 	and.w	r3, r3, #32
 80031e8:	2b20      	cmp	r3, #32
 80031ea:	d003      	beq.n	80031f4 <I2C_IsErrorOccurred+0xe0>
 80031ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0aa      	beq.n	800314a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80031f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d103      	bne.n	8003204 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2220      	movs	r2, #32
 8003202:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	f043 0304 	orr.w	r3, r3, #4
 800320a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00b      	beq.n	800323c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003234:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	f043 0308 	orr.w	r3, r3, #8
 800324c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003256:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00b      	beq.n	8003280 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	f043 0302 	orr.w	r3, r3, #2
 800326e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003278:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003280:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003284:	2b00      	cmp	r3, #0
 8003286:	d01c      	beq.n	80032c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f7ff fd92 	bl	8002db2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6859      	ldr	r1, [r3, #4]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <I2C_IsErrorOccurred+0x1bc>)
 800329a:	400b      	ands	r3, r1
 800329c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	431a      	orrs	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80032c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3728      	adds	r7, #40	@ 0x28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	fe00e800 	.word	0xfe00e800

080032d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607b      	str	r3, [r7, #4]
 80032de:	460b      	mov	r3, r1
 80032e0:	817b      	strh	r3, [r7, #10]
 80032e2:	4613      	mov	r3, r2
 80032e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032e6:	897b      	ldrh	r3, [r7, #10]
 80032e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032ec:	7a7b      	ldrb	r3, [r7, #9]
 80032ee:	041b      	lsls	r3, r3, #16
 80032f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032f4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032fa:	6a3b      	ldr	r3, [r7, #32]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003302:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	0d5b      	lsrs	r3, r3, #21
 800330e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003312:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <I2C_TransferConfig+0x60>)
 8003314:	430b      	orrs	r3, r1
 8003316:	43db      	mvns	r3, r3
 8003318:	ea02 0103 	and.w	r1, r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	430a      	orrs	r2, r1
 8003324:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003326:	bf00      	nop
 8003328:	371c      	adds	r7, #28
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	03ff63ff 	.word	0x03ff63ff

08003338 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003348:	887b      	ldrh	r3, [r7, #2]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00f      	beq.n	8003372 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003358:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003360:	b2db      	uxtb	r3, r3
 8003362:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003366:	2b28      	cmp	r3, #40	@ 0x28
 8003368:	d003      	beq.n	8003372 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003370:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003372:	887b      	ldrh	r3, [r7, #2]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00f      	beq.n	800339c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003382:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003390:	2b28      	cmp	r3, #40	@ 0x28
 8003392:	d003      	beq.n	800339c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800339a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800339c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	da03      	bge.n	80033ac <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80033aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80033ac:	887b      	ldrh	r3, [r7, #2]
 80033ae:	2b10      	cmp	r3, #16
 80033b0:	d103      	bne.n	80033ba <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80033b8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d103      	bne.n	80033c8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f043 0320 	orr.w	r3, r3, #32
 80033c6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80033c8:	887b      	ldrh	r3, [r7, #2]
 80033ca:	2b40      	cmp	r3, #64	@ 0x40
 80033cc:	d103      	bne.n	80033d6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6819      	ldr	r1, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43da      	mvns	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	400a      	ands	r2, r1
 80033e6:	601a      	str	r2, [r3, #0]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b20      	cmp	r3, #32
 8003408:	d138      	bne.n	800347c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003410:	2b01      	cmp	r3, #1
 8003412:	d101      	bne.n	8003418 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003414:	2302      	movs	r3, #2
 8003416:	e032      	b.n	800347e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2224      	movs	r2, #36	@ 0x24
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003446:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6819      	ldr	r1, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0201 	orr.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	e000      	b.n	800347e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800347c:	2302      	movs	r3, #2
  }
}
 800347e:	4618      	mov	r0, r3
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800348a:	b480      	push	{r7}
 800348c:	b085      	sub	sp, #20
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
 8003492:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b20      	cmp	r3, #32
 800349e:	d139      	bne.n	8003514 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80034aa:	2302      	movs	r3, #2
 80034ac:	e033      	b.n	8003516 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2224      	movs	r2, #36	@ 0x24
 80034ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0201 	bic.w	r2, r2, #1
 80034cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80034dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	021b      	lsls	r3, r3, #8
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	e000      	b.n	8003516 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003514:	2302      	movs	r3, #2
  }
}
 8003516:	4618      	mov	r0, r3
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
	...

08003524 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003528:	4b04      	ldr	r3, [pc, #16]	@ (800353c <HAL_PWREx_GetVoltageRange+0x18>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003530:	4618      	mov	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	40007000 	.word	0x40007000

08003540 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800354e:	d130      	bne.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003550:	4b23      	ldr	r3, [pc, #140]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800355c:	d038      	beq.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800355e:	4b20      	ldr	r3, [pc, #128]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003566:	4a1e      	ldr	r2, [pc, #120]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003568:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800356c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800356e:	4b1d      	ldr	r3, [pc, #116]	@ (80035e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2232      	movs	r2, #50	@ 0x32
 8003574:	fb02 f303 	mul.w	r3, r2, r3
 8003578:	4a1b      	ldr	r2, [pc, #108]	@ (80035e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	0c9b      	lsrs	r3, r3, #18
 8003580:	3301      	adds	r3, #1
 8003582:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003584:	e002      	b.n	800358c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3b01      	subs	r3, #1
 800358a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800358c:	4b14      	ldr	r3, [pc, #80]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003598:	d102      	bne.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f2      	bne.n	8003586 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035a0:	4b0f      	ldr	r3, [pc, #60]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ac:	d110      	bne.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e00f      	b.n	80035d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035b2:	4b0b      	ldr	r3, [pc, #44]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035be:	d007      	beq.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035c0:	4b07      	ldr	r3, [pc, #28]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035c8:	4a05      	ldr	r2, [pc, #20]	@ (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	40007000 	.word	0x40007000
 80035e4:	20000004 	.word	0x20000004
 80035e8:	431bde83 	.word	0x431bde83

080035ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d102      	bne.n	8003600 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	f000 bc02 	b.w	8003e04 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003600:	4b96      	ldr	r3, [pc, #600]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800360a:	4b94      	ldr	r3, [pc, #592]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 80e4 	beq.w	80037ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_RCC_OscConfig+0x4c>
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	2b0c      	cmp	r3, #12
 800362c:	f040 808b 	bne.w	8003746 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2b01      	cmp	r3, #1
 8003634:	f040 8087 	bne.w	8003746 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003638:	4b88      	ldr	r3, [pc, #544]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_RCC_OscConfig+0x64>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e3d9      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1a      	ldr	r2, [r3, #32]
 8003654:	4b81      	ldr	r3, [pc, #516]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	2b00      	cmp	r3, #0
 800365e:	d004      	beq.n	800366a <HAL_RCC_OscConfig+0x7e>
 8003660:	4b7e      	ldr	r3, [pc, #504]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003668:	e005      	b.n	8003676 <HAL_RCC_OscConfig+0x8a>
 800366a:	4b7c      	ldr	r3, [pc, #496]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800366c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003676:	4293      	cmp	r3, r2
 8003678:	d223      	bcs.n	80036c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fd54 	bl	800412c <RCC_SetFlashLatencyFromMSIRange>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e3ba      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800368e:	4b73      	ldr	r3, [pc, #460]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a72      	ldr	r2, [pc, #456]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003694:	f043 0308 	orr.w	r3, r3, #8
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	4b70      	ldr	r3, [pc, #448]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	496d      	ldr	r1, [pc, #436]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036ac:	4b6b      	ldr	r3, [pc, #428]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	4968      	ldr	r1, [pc, #416]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	604b      	str	r3, [r1, #4]
 80036c0:	e025      	b.n	800370e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036c2:	4b66      	ldr	r3, [pc, #408]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a65      	ldr	r2, [pc, #404]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036c8:	f043 0308 	orr.w	r3, r3, #8
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	4b63      	ldr	r3, [pc, #396]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4960      	ldr	r1, [pc, #384]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036e0:	4b5e      	ldr	r3, [pc, #376]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	69db      	ldr	r3, [r3, #28]
 80036ec:	021b      	lsls	r3, r3, #8
 80036ee:	495b      	ldr	r1, [pc, #364]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d109      	bne.n	800370e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 fd14 	bl	800412c <RCC_SetFlashLatencyFromMSIRange>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e37a      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800370e:	f000 fc81 	bl	8004014 <HAL_RCC_GetSysClockFreq>
 8003712:	4602      	mov	r2, r0
 8003714:	4b51      	ldr	r3, [pc, #324]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	4950      	ldr	r1, [pc, #320]	@ (8003860 <HAL_RCC_OscConfig+0x274>)
 8003720:	5ccb      	ldrb	r3, [r1, r3]
 8003722:	f003 031f 	and.w	r3, r3, #31
 8003726:	fa22 f303 	lsr.w	r3, r2, r3
 800372a:	4a4e      	ldr	r2, [pc, #312]	@ (8003864 <HAL_RCC_OscConfig+0x278>)
 800372c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800372e:	4b4e      	ldr	r3, [pc, #312]	@ (8003868 <HAL_RCC_OscConfig+0x27c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fea6 	bl	8001484 <HAL_InitTick>
 8003738:	4603      	mov	r3, r0
 800373a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d052      	beq.n	80037e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	e35e      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d032      	beq.n	80037b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800374e:	4b43      	ldr	r3, [pc, #268]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a42      	ldr	r2, [pc, #264]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800375a:	f7fd fee3 	bl	8001524 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003760:	e008      	b.n	8003774 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003762:	f7fd fedf 	bl	8001524 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e347      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003774:	4b39      	ldr	r3, [pc, #228]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0f0      	beq.n	8003762 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003780:	4b36      	ldr	r3, [pc, #216]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a35      	ldr	r2, [pc, #212]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003786:	f043 0308 	orr.w	r3, r3, #8
 800378a:	6013      	str	r3, [r2, #0]
 800378c:	4b33      	ldr	r3, [pc, #204]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	4930      	ldr	r1, [pc, #192]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800379a:	4313      	orrs	r3, r2
 800379c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800379e:	4b2f      	ldr	r3, [pc, #188]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69db      	ldr	r3, [r3, #28]
 80037aa:	021b      	lsls	r3, r3, #8
 80037ac:	492b      	ldr	r1, [pc, #172]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	604b      	str	r3, [r1, #4]
 80037b2:	e01a      	b.n	80037ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a28      	ldr	r2, [pc, #160]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037ba:	f023 0301 	bic.w	r3, r3, #1
 80037be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037c0:	f7fd feb0 	bl	8001524 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037c8:	f7fd feac 	bl	8001524 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e314      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037da:	4b20      	ldr	r3, [pc, #128]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1dc>
 80037e6:	e000      	b.n	80037ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d073      	beq.n	80038de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d005      	beq.n	8003808 <HAL_RCC_OscConfig+0x21c>
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2b0c      	cmp	r3, #12
 8003800:	d10e      	bne.n	8003820 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d10b      	bne.n	8003820 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003808:	4b14      	ldr	r3, [pc, #80]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d063      	beq.n	80038dc <HAL_RCC_OscConfig+0x2f0>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d15f      	bne.n	80038dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e2f1      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003828:	d106      	bne.n	8003838 <HAL_RCC_OscConfig+0x24c>
 800382a:	4b0c      	ldr	r3, [pc, #48]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a0b      	ldr	r2, [pc, #44]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	e025      	b.n	8003884 <HAL_RCC_OscConfig+0x298>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003840:	d114      	bne.n	800386c <HAL_RCC_OscConfig+0x280>
 8003842:	4b06      	ldr	r3, [pc, #24]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a05      	ldr	r2, [pc, #20]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	4b03      	ldr	r3, [pc, #12]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a02      	ldr	r2, [pc, #8]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	e013      	b.n	8003884 <HAL_RCC_OscConfig+0x298>
 800385c:	40021000 	.word	0x40021000
 8003860:	080048d4 	.word	0x080048d4
 8003864:	20000004 	.word	0x20000004
 8003868:	20000008 	.word	0x20000008
 800386c:	4ba0      	ldr	r3, [pc, #640]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a9f      	ldr	r2, [pc, #636]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	4b9d      	ldr	r3, [pc, #628]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a9c      	ldr	r2, [pc, #624]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 800387e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d013      	beq.n	80038b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fd fe4a 	bl	8001524 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003894:	f7fd fe46 	bl	8001524 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b64      	cmp	r3, #100	@ 0x64
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e2ae      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038a6:	4b92      	ldr	r3, [pc, #584]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x2a8>
 80038b2:	e014      	b.n	80038de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b4:	f7fd fe36 	bl	8001524 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038bc:	f7fd fe32 	bl	8001524 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b64      	cmp	r3, #100	@ 0x64
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e29a      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ce:	4b88      	ldr	r3, [pc, #544]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f0      	bne.n	80038bc <HAL_RCC_OscConfig+0x2d0>
 80038da:	e000      	b.n	80038de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d060      	beq.n	80039ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d005      	beq.n	80038fc <HAL_RCC_OscConfig+0x310>
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d119      	bne.n	800392a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d116      	bne.n	800392a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038fc:	4b7c      	ldr	r3, [pc, #496]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <HAL_RCC_OscConfig+0x328>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e277      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003914:	4b76      	ldr	r3, [pc, #472]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	061b      	lsls	r3, r3, #24
 8003922:	4973      	ldr	r1, [pc, #460]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003924:	4313      	orrs	r3, r2
 8003926:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003928:	e040      	b.n	80039ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d023      	beq.n	800397a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003932:	4b6f      	ldr	r3, [pc, #444]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a6e      	ldr	r2, [pc, #440]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800393c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393e:	f7fd fdf1 	bl	8001524 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003944:	e008      	b.n	8003958 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003946:	f7fd fded 	bl	8001524 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e255      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003958:	4b65      	ldr	r3, [pc, #404]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0f0      	beq.n	8003946 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003964:	4b62      	ldr	r3, [pc, #392]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	061b      	lsls	r3, r3, #24
 8003972:	495f      	ldr	r1, [pc, #380]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003974:	4313      	orrs	r3, r2
 8003976:	604b      	str	r3, [r1, #4]
 8003978:	e018      	b.n	80039ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800397a:	4b5d      	ldr	r3, [pc, #372]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a5c      	ldr	r2, [pc, #368]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003984:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003986:	f7fd fdcd 	bl	8001524 <HAL_GetTick>
 800398a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800398c:	e008      	b.n	80039a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800398e:	f7fd fdc9 	bl	8001524 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e231      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039a0:	4b53      	ldr	r3, [pc, #332]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1f0      	bne.n	800398e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d03c      	beq.n	8003a32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d01c      	beq.n	80039fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039c0:	4b4b      	ldr	r3, [pc, #300]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80039c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c6:	4a4a      	ldr	r2, [pc, #296]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039d0:	f7fd fda8 	bl	8001524 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039d8:	f7fd fda4 	bl	8001524 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e20c      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039ea:	4b41      	ldr	r3, [pc, #260]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80039ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0ef      	beq.n	80039d8 <HAL_RCC_OscConfig+0x3ec>
 80039f8:	e01b      	b.n	8003a32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039fa:	4b3d      	ldr	r3, [pc, #244]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 80039fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a00:	4a3b      	ldr	r2, [pc, #236]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a02:	f023 0301 	bic.w	r3, r3, #1
 8003a06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0a:	f7fd fd8b 	bl	8001524 <HAL_GetTick>
 8003a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a10:	e008      	b.n	8003a24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a12:	f7fd fd87 	bl	8001524 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d901      	bls.n	8003a24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a20:	2303      	movs	r3, #3
 8003a22:	e1ef      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a24:	4b32      	ldr	r3, [pc, #200]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1ef      	bne.n	8003a12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0304 	and.w	r3, r3, #4
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 80a6 	beq.w	8003b8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a40:	2300      	movs	r3, #0
 8003a42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a44:	4b2a      	ldr	r3, [pc, #168]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10d      	bne.n	8003a6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a50:	4b27      	ldr	r3, [pc, #156]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a54:	4a26      	ldr	r2, [pc, #152]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a5c:	4b24      	ldr	r3, [pc, #144]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6c:	4b21      	ldr	r3, [pc, #132]	@ (8003af4 <HAL_RCC_OscConfig+0x508>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d118      	bne.n	8003aaa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a78:	4b1e      	ldr	r3, [pc, #120]	@ (8003af4 <HAL_RCC_OscConfig+0x508>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003af4 <HAL_RCC_OscConfig+0x508>)
 8003a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a84:	f7fd fd4e 	bl	8001524 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a8c:	f7fd fd4a 	bl	8001524 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e1b2      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a9e:	4b15      	ldr	r3, [pc, #84]	@ (8003af4 <HAL_RCC_OscConfig+0x508>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0f0      	beq.n	8003a8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d108      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x4d8>
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ac2:	e029      	b.n	8003b18 <HAL_RCC_OscConfig+0x52c>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b05      	cmp	r3, #5
 8003aca:	d115      	bne.n	8003af8 <HAL_RCC_OscConfig+0x50c>
 8003acc:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad2:	4a07      	ldr	r2, [pc, #28]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003ad4:	f043 0304 	orr.w	r3, r3, #4
 8003ad8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003adc:	4b04      	ldr	r3, [pc, #16]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	4a03      	ldr	r2, [pc, #12]	@ (8003af0 <HAL_RCC_OscConfig+0x504>)
 8003ae4:	f043 0301 	orr.w	r3, r3, #1
 8003ae8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003aec:	e014      	b.n	8003b18 <HAL_RCC_OscConfig+0x52c>
 8003aee:	bf00      	nop
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40007000 	.word	0x40007000
 8003af8:	4b9a      	ldr	r3, [pc, #616]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	4a99      	ldr	r2, [pc, #612]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b00:	f023 0301 	bic.w	r3, r3, #1
 8003b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b08:	4b96      	ldr	r3, [pc, #600]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0e:	4a95      	ldr	r2, [pc, #596]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b10:	f023 0304 	bic.w	r3, r3, #4
 8003b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d016      	beq.n	8003b4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b20:	f7fd fd00 	bl	8001524 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b26:	e00a      	b.n	8003b3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b28:	f7fd fcfc 	bl	8001524 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e162      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b3e:	4b89      	ldr	r3, [pc, #548]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ed      	beq.n	8003b28 <HAL_RCC_OscConfig+0x53c>
 8003b4c:	e015      	b.n	8003b7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b4e:	f7fd fce9 	bl	8001524 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b54:	e00a      	b.n	8003b6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b56:	f7fd fce5 	bl	8001524 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e14b      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b6c:	4b7d      	ldr	r3, [pc, #500]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1ed      	bne.n	8003b56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b7a:	7ffb      	ldrb	r3, [r7, #31]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d105      	bne.n	8003b8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b80:	4b78      	ldr	r3, [pc, #480]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b84:	4a77      	ldr	r2, [pc, #476]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003b86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0320 	and.w	r3, r3, #32
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d03c      	beq.n	8003c12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01c      	beq.n	8003bda <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ba0:	4b70      	ldr	r3, [pc, #448]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003ba2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ba6:	4a6f      	ldr	r2, [pc, #444]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb0:	f7fd fcb8 	bl	8001524 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bb8:	f7fd fcb4 	bl	8001524 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e11c      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bca:	4b66      	ldr	r3, [pc, #408]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003bcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ef      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x5cc>
 8003bd8:	e01b      	b.n	8003c12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bda:	4b62      	ldr	r3, [pc, #392]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003bdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003be0:	4a60      	ldr	r2, [pc, #384]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003be2:	f023 0301 	bic.w	r3, r3, #1
 8003be6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bea:	f7fd fc9b 	bl	8001524 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bf2:	f7fd fc97 	bl	8001524 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e0ff      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c04:	4b57      	ldr	r3, [pc, #348]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1ef      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 80f3 	beq.w	8003e02 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	f040 80c9 	bne.w	8003db8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c26:	4b4f      	ldr	r3, [pc, #316]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0203 	and.w	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d12c      	bne.n	8003c94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	3b01      	subs	r3, #1
 8003c46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d123      	bne.n	8003c94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d11b      	bne.n	8003c94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d113      	bne.n	8003c94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c76:	085b      	lsrs	r3, r3, #1
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d109      	bne.n	8003c94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8a:	085b      	lsrs	r3, r3, #1
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d06b      	beq.n	8003d6c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2b0c      	cmp	r3, #12
 8003c98:	d062      	beq.n	8003d60 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c9a:	4b32      	ldr	r3, [pc, #200]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e0ac      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003caa:	4b2e      	ldr	r3, [pc, #184]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a2d      	ldr	r2, [pc, #180]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003cb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cb6:	f7fd fc35 	bl	8001524 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7fd fc31 	bl	8001524 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e099      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd0:	4b24      	ldr	r3, [pc, #144]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1f0      	bne.n	8003cbe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cdc:	4b21      	ldr	r3, [pc, #132]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003cde:	68da      	ldr	r2, [r3, #12]
 8003ce0:	4b21      	ldr	r3, [pc, #132]	@ (8003d68 <HAL_RCC_OscConfig+0x77c>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cec:	3a01      	subs	r2, #1
 8003cee:	0112      	lsls	r2, r2, #4
 8003cf0:	4311      	orrs	r1, r2
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cf6:	0212      	lsls	r2, r2, #8
 8003cf8:	4311      	orrs	r1, r2
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cfe:	0852      	lsrs	r2, r2, #1
 8003d00:	3a01      	subs	r2, #1
 8003d02:	0552      	lsls	r2, r2, #21
 8003d04:	4311      	orrs	r1, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d0a:	0852      	lsrs	r2, r2, #1
 8003d0c:	3a01      	subs	r2, #1
 8003d0e:	0652      	lsls	r2, r2, #25
 8003d10:	4311      	orrs	r1, r2
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d16:	06d2      	lsls	r2, r2, #27
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	4912      	ldr	r1, [pc, #72]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d20:	4b10      	ldr	r3, [pc, #64]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0f      	ldr	r2, [pc, #60]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	4a0c      	ldr	r2, [pc, #48]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d38:	f7fd fbf4 	bl	8001524 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d40:	f7fd fbf0 	bl	8001524 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e058      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d52:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <HAL_RCC_OscConfig+0x778>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0f0      	beq.n	8003d40 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d5e:	e050      	b.n	8003e02 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e04f      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
 8003d64:	40021000 	.word	0x40021000
 8003d68:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6c:	4b27      	ldr	r3, [pc, #156]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d144      	bne.n	8003e02 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d78:	4b24      	ldr	r3, [pc, #144]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a23      	ldr	r2, [pc, #140]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003d7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d82:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d84:	4b21      	ldr	r3, [pc, #132]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4a20      	ldr	r2, [pc, #128]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003d8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d8e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d90:	f7fd fbc8 	bl	8001524 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d98:	f7fd fbc4 	bl	8001524 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e02c      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003daa:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0x7ac>
 8003db6:	e024      	b.n	8003e02 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d01f      	beq.n	8003dfe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dbe:	4b13      	ldr	r3, [pc, #76]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a12      	ldr	r2, [pc, #72]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003dc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dca:	f7fd fbab 	bl	8001524 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd2:	f7fd fba7 	bl	8001524 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e00f      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de4:	4b09      	ldr	r3, [pc, #36]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f0      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003df0:	4b06      	ldr	r3, [pc, #24]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	4905      	ldr	r1, [pc, #20]	@ (8003e0c <HAL_RCC_OscConfig+0x820>)
 8003df6:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <HAL_RCC_OscConfig+0x824>)
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60cb      	str	r3, [r1, #12]
 8003dfc:	e001      	b.n	8003e02 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e000      	b.n	8003e04 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3720      	adds	r7, #32
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	feeefffc 	.word	0xfeeefffc

08003e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e0e7      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e28:	4b75      	ldr	r3, [pc, #468]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d910      	bls.n	8003e58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e36:	4b72      	ldr	r3, [pc, #456]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f023 0207 	bic.w	r2, r3, #7
 8003e3e:	4970      	ldr	r1, [pc, #448]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e46:	4b6e      	ldr	r3, [pc, #440]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d001      	beq.n	8003e58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e0cf      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d010      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	4b66      	ldr	r3, [pc, #408]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d908      	bls.n	8003e86 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e74:	4b63      	ldr	r3, [pc, #396]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	4960      	ldr	r1, [pc, #384]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d04c      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9a:	4b5a      	ldr	r3, [pc, #360]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d121      	bne.n	8003eea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e0a6      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eb2:	4b54      	ldr	r3, [pc, #336]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d115      	bne.n	8003eea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e09a      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eca:	4b4e      	ldr	r3, [pc, #312]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d109      	bne.n	8003eea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e08e      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eda:	4b4a      	ldr	r3, [pc, #296]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e086      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003eea:	4b46      	ldr	r3, [pc, #280]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f023 0203 	bic.w	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	4943      	ldr	r1, [pc, #268]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003efc:	f7fd fb12 	bl	8001524 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f02:	e00a      	b.n	8003f1a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f04:	f7fd fb0e 	bl	8001524 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e06e      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 020c 	and.w	r2, r3, #12
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d1eb      	bne.n	8003f04 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d010      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	4b31      	ldr	r3, [pc, #196]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d208      	bcs.n	8003f5a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f48:	4b2e      	ldr	r3, [pc, #184]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	492b      	ldr	r1, [pc, #172]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f5a:	4b29      	ldr	r3, [pc, #164]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d210      	bcs.n	8003f8a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f68:	4b25      	ldr	r3, [pc, #148]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f023 0207 	bic.w	r2, r3, #7
 8003f70:	4923      	ldr	r1, [pc, #140]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f78:	4b21      	ldr	r3, [pc, #132]	@ (8004000 <HAL_RCC_ClockConfig+0x1ec>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d001      	beq.n	8003f8a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e036      	b.n	8003ff8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d008      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f96:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	4918      	ldr	r1, [pc, #96]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0308 	and.w	r3, r3, #8
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d009      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fb4:	4b13      	ldr	r3, [pc, #76]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4910      	ldr	r1, [pc, #64]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fc8:	f000 f824 	bl	8004014 <HAL_RCC_GetSysClockFreq>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	f003 030f 	and.w	r3, r3, #15
 8003fd8:	490b      	ldr	r1, [pc, #44]	@ (8004008 <HAL_RCC_ClockConfig+0x1f4>)
 8003fda:	5ccb      	ldrb	r3, [r1, r3]
 8003fdc:	f003 031f 	and.w	r3, r3, #31
 8003fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe4:	4a09      	ldr	r2, [pc, #36]	@ (800400c <HAL_RCC_ClockConfig+0x1f8>)
 8003fe6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fe8:	4b09      	ldr	r3, [pc, #36]	@ (8004010 <HAL_RCC_ClockConfig+0x1fc>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fd fa49 	bl	8001484 <HAL_InitTick>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ff6:	7afb      	ldrb	r3, [r7, #11]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40022000 	.word	0x40022000
 8004004:	40021000 	.word	0x40021000
 8004008:	080048d4 	.word	0x080048d4
 800400c:	20000004 	.word	0x20000004
 8004010:	20000008 	.word	0x20000008

08004014 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004014:	b480      	push	{r7}
 8004016:	b089      	sub	sp, #36	@ 0x24
 8004018:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	61fb      	str	r3, [r7, #28]
 800401e:	2300      	movs	r3, #0
 8004020:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004022:	4b3e      	ldr	r3, [pc, #248]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 030c 	and.w	r3, r3, #12
 800402a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800402c:	4b3b      	ldr	r3, [pc, #236]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f003 0303 	and.w	r3, r3, #3
 8004034:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_RCC_GetSysClockFreq+0x34>
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	2b0c      	cmp	r3, #12
 8004040:	d121      	bne.n	8004086 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d11e      	bne.n	8004086 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004048:	4b34      	ldr	r3, [pc, #208]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0308 	and.w	r3, r3, #8
 8004050:	2b00      	cmp	r3, #0
 8004052:	d107      	bne.n	8004064 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004054:	4b31      	ldr	r3, [pc, #196]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 8004056:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800405a:	0a1b      	lsrs	r3, r3, #8
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	61fb      	str	r3, [r7, #28]
 8004062:	e005      	b.n	8004070 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004064:	4b2d      	ldr	r3, [pc, #180]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004070:	4a2b      	ldr	r2, [pc, #172]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004078:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10d      	bne.n	800409c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004084:	e00a      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b04      	cmp	r3, #4
 800408a:	d102      	bne.n	8004092 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800408c:	4b25      	ldr	r3, [pc, #148]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x110>)
 800408e:	61bb      	str	r3, [r7, #24]
 8004090:	e004      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b08      	cmp	r3, #8
 8004096:	d101      	bne.n	800409c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004098:	4b23      	ldr	r3, [pc, #140]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x114>)
 800409a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	2b0c      	cmp	r3, #12
 80040a0:	d134      	bne.n	800410c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040a2:	4b1e      	ldr	r3, [pc, #120]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d003      	beq.n	80040ba <HAL_RCC_GetSysClockFreq+0xa6>
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d003      	beq.n	80040c0 <HAL_RCC_GetSysClockFreq+0xac>
 80040b8:	e005      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x110>)
 80040bc:	617b      	str	r3, [r7, #20]
      break;
 80040be:	e005      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040c0:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x114>)
 80040c2:	617b      	str	r3, [r7, #20]
      break;
 80040c4:	e002      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	617b      	str	r3, [r7, #20]
      break;
 80040ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040cc:	4b13      	ldr	r3, [pc, #76]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	3301      	adds	r3, #1
 80040d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040da:	4b10      	ldr	r3, [pc, #64]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	0a1b      	lsrs	r3, r3, #8
 80040e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	fb03 f202 	mul.w	r2, r3, r2
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040f2:	4b0a      	ldr	r3, [pc, #40]	@ (800411c <HAL_RCC_GetSysClockFreq+0x108>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	0e5b      	lsrs	r3, r3, #25
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	3301      	adds	r3, #1
 80040fe:	005b      	lsls	r3, r3, #1
 8004100:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	fbb2 f3f3 	udiv	r3, r2, r3
 800410a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800410c:	69bb      	ldr	r3, [r7, #24]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3724      	adds	r7, #36	@ 0x24
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
 8004120:	080048e4 	.word	0x080048e4
 8004124:	00f42400 	.word	0x00f42400
 8004128:	007a1200 	.word	0x007a1200

0800412c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004134:	2300      	movs	r3, #0
 8004136:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004138:	4b2a      	ldr	r3, [pc, #168]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800413a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004144:	f7ff f9ee 	bl	8003524 <HAL_PWREx_GetVoltageRange>
 8004148:	6178      	str	r0, [r7, #20]
 800414a:	e014      	b.n	8004176 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800414c:	4b25      	ldr	r3, [pc, #148]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800414e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004150:	4a24      	ldr	r2, [pc, #144]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004156:	6593      	str	r3, [r2, #88]	@ 0x58
 8004158:	4b22      	ldr	r3, [pc, #136]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800415a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004164:	f7ff f9de 	bl	8003524 <HAL_PWREx_GetVoltageRange>
 8004168:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800416a:	4b1e      	ldr	r3, [pc, #120]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800416c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416e:	4a1d      	ldr	r2, [pc, #116]	@ (80041e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004170:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004174:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417c:	d10b      	bne.n	8004196 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b80      	cmp	r3, #128	@ 0x80
 8004182:	d919      	bls.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2ba0      	cmp	r3, #160	@ 0xa0
 8004188:	d902      	bls.n	8004190 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800418a:	2302      	movs	r3, #2
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	e013      	b.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004190:	2301      	movs	r3, #1
 8004192:	613b      	str	r3, [r7, #16]
 8004194:	e010      	b.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b80      	cmp	r3, #128	@ 0x80
 800419a:	d902      	bls.n	80041a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800419c:	2303      	movs	r3, #3
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	e00a      	b.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b80      	cmp	r3, #128	@ 0x80
 80041a6:	d102      	bne.n	80041ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041a8:	2302      	movs	r3, #2
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	e004      	b.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b70      	cmp	r3, #112	@ 0x70
 80041b2:	d101      	bne.n	80041b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041b4:	2301      	movs	r3, #1
 80041b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80041b8:	4b0b      	ldr	r3, [pc, #44]	@ (80041e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f023 0207 	bic.w	r2, r3, #7
 80041c0:	4909      	ldr	r1, [pc, #36]	@ (80041e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041c8:	4b07      	ldr	r3, [pc, #28]	@ (80041e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d001      	beq.n	80041da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000
 80041e8:	40022000 	.word	0x40022000

080041ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041f4:	2300      	movs	r3, #0
 80041f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041f8:	2300      	movs	r3, #0
 80041fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004204:	2b00      	cmp	r3, #0
 8004206:	d031      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004210:	d01a      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004212:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004216:	d814      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d009      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800421c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004220:	d10f      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004222:	4b5d      	ldr	r3, [pc, #372]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	4a5c      	ldr	r2, [pc, #368]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800422c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800422e:	e00c      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	3304      	adds	r3, #4
 8004234:	2100      	movs	r1, #0
 8004236:	4618      	mov	r0, r3
 8004238:	f000 fa22 	bl	8004680 <RCCEx_PLLSAI1_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004240:	e003      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	74fb      	strb	r3, [r7, #19]
      break;
 8004246:	e000      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004248:	bf00      	nop
    }

    if(ret == HAL_OK)
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10b      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004250:	4b51      	ldr	r3, [pc, #324]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004256:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425e:	494e      	ldr	r1, [pc, #312]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004266:	e001      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004268:	7cfb      	ldrb	r3, [r7, #19]
 800426a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 809e 	beq.w	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427a:	2300      	movs	r3, #0
 800427c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800427e:	4b46      	ldr	r3, [pc, #280]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800428a:	2301      	movs	r3, #1
 800428c:	e000      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800428e:	2300      	movs	r3, #0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00d      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004294:	4b40      	ldr	r3, [pc, #256]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004298:	4a3f      	ldr	r2, [pc, #252]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800429a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800429e:	6593      	str	r3, [r2, #88]	@ 0x58
 80042a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ac:	2301      	movs	r3, #1
 80042ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042b0:	4b3a      	ldr	r3, [pc, #232]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a39      	ldr	r2, [pc, #228]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042bc:	f7fd f932 	bl	8001524 <HAL_GetTick>
 80042c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042c2:	e009      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042c4:	f7fd f92e 	bl	8001524 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d902      	bls.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	74fb      	strb	r3, [r7, #19]
        break;
 80042d6:	e005      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042d8:	4b30      	ldr	r3, [pc, #192]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0ef      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80042e4:	7cfb      	ldrb	r3, [r7, #19]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d15a      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01e      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	429a      	cmp	r2, r3
 8004304:	d019      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004306:	4b24      	ldr	r3, [pc, #144]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004310:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004312:	4b21      	ldr	r3, [pc, #132]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004318:	4a1f      	ldr	r2, [pc, #124]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800431a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800431e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004322:	4b1d      	ldr	r3, [pc, #116]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004328:	4a1b      	ldr	r2, [pc, #108]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800432a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800432e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004332:	4a19      	ldr	r2, [pc, #100]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d016      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7fd f8ee 	bl	8001524 <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800434a:	e00b      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434c:	f7fd f8ea 	bl	8001524 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d902      	bls.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	74fb      	strb	r3, [r7, #19]
            break;
 8004362:	e006      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004364:	4b0c      	ldr	r3, [pc, #48]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0ec      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004372:	7cfb      	ldrb	r3, [r7, #19]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10b      	bne.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004378:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004386:	4904      	ldr	r1, [pc, #16]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800438e:	e009      	b.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004390:	7cfb      	ldrb	r3, [r7, #19]
 8004392:	74bb      	strb	r3, [r7, #18]
 8004394:	e006      	b.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004396:	bf00      	nop
 8004398:	40021000 	.word	0x40021000
 800439c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a0:	7cfb      	ldrb	r3, [r7, #19]
 80043a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a4:	7c7b      	ldrb	r3, [r7, #17]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d105      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043aa:	4b8d      	ldr	r3, [pc, #564]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ae:	4a8c      	ldr	r2, [pc, #560]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00a      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043c2:	4b87      	ldr	r3, [pc, #540]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c8:	f023 0203 	bic.w	r2, r3, #3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	4983      	ldr	r1, [pc, #524]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00a      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043e4:	4b7e      	ldr	r3, [pc, #504]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ea:	f023 020c 	bic.w	r2, r3, #12
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	497b      	ldr	r1, [pc, #492]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0304 	and.w	r3, r3, #4
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00a      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004406:	4b76      	ldr	r3, [pc, #472]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004414:	4972      	ldr	r1, [pc, #456]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004416:	4313      	orrs	r3, r2
 8004418:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0320 	and.w	r3, r3, #32
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004428:	4b6d      	ldr	r3, [pc, #436]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800442a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004436:	496a      	ldr	r1, [pc, #424]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004438:	4313      	orrs	r3, r2
 800443a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800444a:	4b65      	ldr	r3, [pc, #404]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004450:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004458:	4961      	ldr	r1, [pc, #388]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800446c:	4b5c      	ldr	r3, [pc, #368]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800446e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004472:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4959      	ldr	r1, [pc, #356]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800447c:	4313      	orrs	r3, r2
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800448e:	4b54      	ldr	r3, [pc, #336]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004494:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800449c:	4950      	ldr	r1, [pc, #320]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00a      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044b0:	4b4b      	ldr	r3, [pc, #300]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044be:	4948      	ldr	r1, [pc, #288]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044d2:	4b43      	ldr	r3, [pc, #268]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80044d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e0:	493f      	ldr	r1, [pc, #252]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d028      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044f4:	4b3a      	ldr	r3, [pc, #232]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004502:	4937      	ldr	r1, [pc, #220]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800450e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004512:	d106      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004514:	4b32      	ldr	r3, [pc, #200]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4a31      	ldr	r2, [pc, #196]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800451a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800451e:	60d3      	str	r3, [r2, #12]
 8004520:	e011      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004526:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800452a:	d10c      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3304      	adds	r3, #4
 8004530:	2101      	movs	r1, #1
 8004532:	4618      	mov	r0, r3
 8004534:	f000 f8a4 	bl	8004680 <RCCEx_PLLSAI1_Config>
 8004538:	4603      	mov	r3, r0
 800453a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800453c:	7cfb      	ldrb	r3, [r7, #19]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d028      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004552:	4b23      	ldr	r3, [pc, #140]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004560:	491f      	ldr	r1, [pc, #124]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004570:	d106      	bne.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004572:	4b1b      	ldr	r3, [pc, #108]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	4a1a      	ldr	r2, [pc, #104]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004578:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800457c:	60d3      	str	r3, [r2, #12]
 800457e:	e011      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004584:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004588:	d10c      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	3304      	adds	r3, #4
 800458e:	2101      	movs	r1, #1
 8004590:	4618      	mov	r0, r3
 8004592:	f000 f875 	bl	8004680 <RCCEx_PLLSAI1_Config>
 8004596:	4603      	mov	r3, r0
 8004598:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800459a:	7cfb      	ldrb	r3, [r7, #19]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80045a0:	7cfb      	ldrb	r3, [r7, #19]
 80045a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d02b      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045b0:	4b0b      	ldr	r3, [pc, #44]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045be:	4908      	ldr	r1, [pc, #32]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ce:	d109      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045d0:	4b03      	ldr	r3, [pc, #12]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	4a02      	ldr	r2, [pc, #8]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045da:	60d3      	str	r3, [r2, #12]
 80045dc:	e014      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80045de:	bf00      	nop
 80045e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045ec:	d10c      	bne.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	3304      	adds	r3, #4
 80045f2:	2101      	movs	r1, #1
 80045f4:	4618      	mov	r0, r3
 80045f6:	f000 f843 	bl	8004680 <RCCEx_PLLSAI1_Config>
 80045fa:	4603      	mov	r3, r0
 80045fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045fe:	7cfb      	ldrb	r3, [r7, #19]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004604:	7cfb      	ldrb	r3, [r7, #19]
 8004606:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01c      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004614:	4b19      	ldr	r3, [pc, #100]	@ (800467c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004622:	4916      	ldr	r1, [pc, #88]	@ (800467c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004624:	4313      	orrs	r3, r2
 8004626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004632:	d10c      	bne.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3304      	adds	r3, #4
 8004638:	2102      	movs	r1, #2
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f820 	bl	8004680 <RCCEx_PLLSAI1_Config>
 8004640:	4603      	mov	r3, r0
 8004642:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004644:	7cfb      	ldrb	r3, [r7, #19]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800464a:	7cfb      	ldrb	r3, [r7, #19]
 800464c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00a      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800465a:	4b08      	ldr	r3, [pc, #32]	@ (800467c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800465c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004660:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004668:	4904      	ldr	r1, [pc, #16]	@ (800467c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800466a:	4313      	orrs	r3, r2
 800466c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004670:	7cbb      	ldrb	r3, [r7, #18]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3718      	adds	r7, #24
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000

08004680 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800468e:	4b74      	ldr	r3, [pc, #464]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f003 0303 	and.w	r3, r3, #3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d018      	beq.n	80046cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800469a:	4b71      	ldr	r3, [pc, #452]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f003 0203 	and.w	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d10d      	bne.n	80046c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
       ||
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d009      	beq.n	80046c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80046b2:	4b6b      	ldr	r3, [pc, #428]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	091b      	lsrs	r3, r3, #4
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
       ||
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d047      	beq.n	8004756 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	73fb      	strb	r3, [r7, #15]
 80046ca:	e044      	b.n	8004756 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d018      	beq.n	8004706 <RCCEx_PLLSAI1_Config+0x86>
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d825      	bhi.n	8004724 <RCCEx_PLLSAI1_Config+0xa4>
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d002      	beq.n	80046e2 <RCCEx_PLLSAI1_Config+0x62>
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d009      	beq.n	80046f4 <RCCEx_PLLSAI1_Config+0x74>
 80046e0:	e020      	b.n	8004724 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d11d      	bne.n	800472a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f2:	e01a      	b.n	800472a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d116      	bne.n	800472e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004704:	e013      	b.n	800472e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004706:	4b56      	ldr	r3, [pc, #344]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10f      	bne.n	8004732 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004712:	4b53      	ldr	r3, [pc, #332]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d109      	bne.n	8004732 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004722:	e006      	b.n	8004732 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	73fb      	strb	r3, [r7, #15]
      break;
 8004728:	e004      	b.n	8004734 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800472a:	bf00      	nop
 800472c:	e002      	b.n	8004734 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800472e:	bf00      	nop
 8004730:	e000      	b.n	8004734 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004732:	bf00      	nop
    }

    if(status == HAL_OK)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10d      	bne.n	8004756 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800473a:	4b49      	ldr	r3, [pc, #292]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6819      	ldr	r1, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	3b01      	subs	r3, #1
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	430b      	orrs	r3, r1
 8004750:	4943      	ldr	r1, [pc, #268]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004752:	4313      	orrs	r3, r2
 8004754:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004756:	7bfb      	ldrb	r3, [r7, #15]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d17c      	bne.n	8004856 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800475c:	4b40      	ldr	r3, [pc, #256]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a3f      	ldr	r2, [pc, #252]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004762:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004766:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004768:	f7fc fedc 	bl	8001524 <HAL_GetTick>
 800476c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800476e:	e009      	b.n	8004784 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004770:	f7fc fed8 	bl	8001524 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d902      	bls.n	8004784 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	73fb      	strb	r3, [r7, #15]
        break;
 8004782:	e005      	b.n	8004790 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004784:	4b36      	ldr	r3, [pc, #216]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1ef      	bne.n	8004770 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d15f      	bne.n	8004856 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d110      	bne.n	80047be <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800479c:	4b30      	ldr	r3, [pc, #192]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80047a4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6892      	ldr	r2, [r2, #8]
 80047ac:	0211      	lsls	r1, r2, #8
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	68d2      	ldr	r2, [r2, #12]
 80047b2:	06d2      	lsls	r2, r2, #27
 80047b4:	430a      	orrs	r2, r1
 80047b6:	492a      	ldr	r1, [pc, #168]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	610b      	str	r3, [r1, #16]
 80047bc:	e027      	b.n	800480e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d112      	bne.n	80047ea <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047c4:	4b26      	ldr	r3, [pc, #152]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80047cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6892      	ldr	r2, [r2, #8]
 80047d4:	0211      	lsls	r1, r2, #8
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6912      	ldr	r2, [r2, #16]
 80047da:	0852      	lsrs	r2, r2, #1
 80047dc:	3a01      	subs	r2, #1
 80047de:	0552      	lsls	r2, r2, #21
 80047e0:	430a      	orrs	r2, r1
 80047e2:	491f      	ldr	r1, [pc, #124]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	610b      	str	r3, [r1, #16]
 80047e8:	e011      	b.n	800480e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047f2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6892      	ldr	r2, [r2, #8]
 80047fa:	0211      	lsls	r1, r2, #8
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6952      	ldr	r2, [r2, #20]
 8004800:	0852      	lsrs	r2, r2, #1
 8004802:	3a01      	subs	r2, #1
 8004804:	0652      	lsls	r2, r2, #25
 8004806:	430a      	orrs	r2, r1
 8004808:	4915      	ldr	r1, [pc, #84]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800480a:	4313      	orrs	r3, r2
 800480c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800480e:	4b14      	ldr	r3, [pc, #80]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a13      	ldr	r2, [pc, #76]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004814:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004818:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481a:	f7fc fe83 	bl	8001524 <HAL_GetTick>
 800481e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004820:	e009      	b.n	8004836 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004822:	f7fc fe7f 	bl	8001524 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d902      	bls.n	8004836 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	73fb      	strb	r3, [r7, #15]
          break;
 8004834:	e005      	b.n	8004842 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004836:	4b0a      	ldr	r3, [pc, #40]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0ef      	beq.n	8004822 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d106      	bne.n	8004856 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004848:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	4903      	ldr	r1, [pc, #12]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004852:	4313      	orrs	r3, r2
 8004854:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004856:	7bfb      	ldrb	r3, [r7, #15]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40021000 	.word	0x40021000

08004864 <memset>:
 8004864:	4402      	add	r2, r0
 8004866:	4603      	mov	r3, r0
 8004868:	4293      	cmp	r3, r2
 800486a:	d100      	bne.n	800486e <memset+0xa>
 800486c:	4770      	bx	lr
 800486e:	f803 1b01 	strb.w	r1, [r3], #1
 8004872:	e7f9      	b.n	8004868 <memset+0x4>

08004874 <__libc_init_array>:
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	4d0d      	ldr	r5, [pc, #52]	@ (80048ac <__libc_init_array+0x38>)
 8004878:	4c0d      	ldr	r4, [pc, #52]	@ (80048b0 <__libc_init_array+0x3c>)
 800487a:	1b64      	subs	r4, r4, r5
 800487c:	10a4      	asrs	r4, r4, #2
 800487e:	2600      	movs	r6, #0
 8004880:	42a6      	cmp	r6, r4
 8004882:	d109      	bne.n	8004898 <__libc_init_array+0x24>
 8004884:	4d0b      	ldr	r5, [pc, #44]	@ (80048b4 <__libc_init_array+0x40>)
 8004886:	4c0c      	ldr	r4, [pc, #48]	@ (80048b8 <__libc_init_array+0x44>)
 8004888:	f000 f818 	bl	80048bc <_init>
 800488c:	1b64      	subs	r4, r4, r5
 800488e:	10a4      	asrs	r4, r4, #2
 8004890:	2600      	movs	r6, #0
 8004892:	42a6      	cmp	r6, r4
 8004894:	d105      	bne.n	80048a2 <__libc_init_array+0x2e>
 8004896:	bd70      	pop	{r4, r5, r6, pc}
 8004898:	f855 3b04 	ldr.w	r3, [r5], #4
 800489c:	4798      	blx	r3
 800489e:	3601      	adds	r6, #1
 80048a0:	e7ee      	b.n	8004880 <__libc_init_array+0xc>
 80048a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048a6:	4798      	blx	r3
 80048a8:	3601      	adds	r6, #1
 80048aa:	e7f2      	b.n	8004892 <__libc_init_array+0x1e>
 80048ac:	08004914 	.word	0x08004914
 80048b0:	08004914 	.word	0x08004914
 80048b4:	08004914 	.word	0x08004914
 80048b8:	08004918 	.word	0x08004918

080048bc <_init>:
 80048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048be:	bf00      	nop
 80048c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c2:	bc08      	pop	{r3}
 80048c4:	469e      	mov	lr, r3
 80048c6:	4770      	bx	lr

080048c8 <_fini>:
 80048c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ca:	bf00      	nop
 80048cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ce:	bc08      	pop	{r3}
 80048d0:	469e      	mov	lr, r3
 80048d2:	4770      	bx	lr
