Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue May 10 21:11:15 2022
| Host         : LAPTOP-LO6UQ92B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |              16 |            4 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |            1089 |          506 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  u_clknew/Q[0] |                                    | u_timep/AN[7]_i_1_n_0              |                1 |              1 |
|  u_clknew/Q[0] |                                    | u_timep/Q[0]                       |                1 |              1 |
|  u_clknew/Q[0] |                                    | u_timep/Q[2]                       |                1 |              2 |
|  clk_IBUF_BUFG |                                    |                                    |                1 |              4 |
|  u_clknew/Q[0] |                                    | u_timep/Q[1]                       |                3 |              4 |
|  clk_IBUF_BUFG | u_datatwoten/shift_reg[54]_i_1_n_0 | u_datatwoten/shift_reg[57]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_pc/ena                           |                                    |                1 |              4 |
|  clk_IBUF_BUFG | wea_IBUF                           |                                    |                4 |              7 |
|  u_clknew/Q[0] |                                    |                                    |                3 |              7 |
|  clk_IBUF_BUFG |                                    | u_clknew/counter[15]_i_2_n_0       |                4 |             16 |
|  clk_IBUF_BUFG |                                    | wea_IBUF                           |                5 |             16 |
|  clk_IBUF_BUFG | u_datatwoten/ans[31]_i_1_n_0       |                                    |                5 |             32 |
|  clk_IBUF_BUFG | u_pc/E[0]                          |                                    |               23 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[26][31]_i_2_2[0]           |                                    |               19 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_6[0]           |                                    |               17 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_8[0]           |                                    |               11 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[26][31]_i_2_0[0]           |                                    |               14 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_0[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_9[0]           |                                    |               20 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_10[0]          |                                    |               22 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_11[0]          |                                    |               11 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_3[0]           |                                    |               18 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_5[0]           |                                    |               20 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_7[0]           |                                    |               14 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_4[0]           |                                    |               20 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_2[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_6[0]           |                                    |               11 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_3[0]           |                                    |               14 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_9[0]           |                                    |               12 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_7_0[0]           |                                    |               10 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_7_2[0]           |                                    |               13 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_4[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_5[0]           |                                    |               12 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_2[0]           |                                    |               24 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_8[0]           |                                    |               11 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_1[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_3_1[0]           |                                    |               13 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[26][31]_i_2_1[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_4_0[0]           |                                    |               15 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_7_1[0]           |                                    |               17 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_0[0]           |                                    |               25 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_12[0]          |                                    |               13 |             32 |
|  clk_IBUF_BUFG | u_pc/rt[31][31]_i_5_7[0]           |                                    |               11 |             32 |
|  clk_IBUF_BUFG | u_datatwoten/shift_reg[54]_i_1_n_0 |                                    |               11 |             54 |
+----------------+------------------------------------+------------------------------------+------------------+----------------+


