{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701590207477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701590207477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 04:56:47 2023 " "Processing started: Sun Dec  3 04:56:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701590207477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590207477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590207477 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701590207512 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701590207512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701590207592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701590207592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stack.v 1 1 " "Found 1 design units, including 1 entities, in source file Stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionsROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionsROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionsrom-SYN " "Found design unit 1: instructionsrom-SYN" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211890 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionsROM " "Found entity 1: InstructionsROM" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPURegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPURegisters " "Found entity 1: CPURegisters" {  } { { "CPURegisters.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValuesRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ValuesRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valuesram-SYN " "Found design unit 1: valuesram-SYN" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211891 ""} { "Info" "ISGN_ENTITY_NAME" "1 ValuesRAM " "Found entity 1: ValuesRAM" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590211891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701590211936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "Processador.bdf" "inst2" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 328 224 416 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590211938 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryOut ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"carryOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211939 "|Processador|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryOut ALU.v(13) " "Inferred latch for \"carryOut\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211940 "|Processador|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegisters CPURegisters:inst15 " "Elaborating entity \"CPURegisters\" for hierarchy \"CPURegisters:inst15\"" {  } { { "Processador.bdf" "inst15" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 232 424 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590211944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:inst4 " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:inst4\"" {  } { { "Processador.bdf" "inst4" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 8 608 872 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590211945 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(65) " "Verilog HDL Always Construct warning at CPUControl.v(65): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(68) " "Verilog HDL Always Construct warning at CPUControl.v(68): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPUControl.v(68) " "Verilog HDL Case Statement warning at CPUControl.v(68): incomplete case statement has no default case item" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(138) " "Verilog HDL Always Construct warning at CPUControl.v(138): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(144) " "Verilog HDL Always Construct warning at CPUControl.v(144): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "two_register_instruction CPUControl.v(147) " "Verilog HDL Always Construct warning at CPUControl.v(147): variable \"two_register_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(148) " "Verilog HDL Always Construct warning at CPUControl.v(148): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211946 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(159) " "Verilog HDL Always Construct warning at CPUControl.v(159): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(166) " "Verilog HDL Always Construct warning at CPUControl.v(166): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(171) " "Verilog HDL Always Construct warning at CPUControl.v(171): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(175) " "Verilog HDL Always Construct warning at CPUControl.v(175): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(184) " "Verilog HDL Always Construct warning at CPUControl.v(184): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(186) " "Verilog HDL Always Construct warning at CPUControl.v(186): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(190) " "Verilog HDL Always Construct warning at CPUControl.v(190): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 CPUControl.v(194) " "Verilog HDL Always Construct warning at CPUControl.v(194): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_result CPUControl.v(198) " "Verilog HDL Always Construct warning at CPUControl.v(198): variable \"alu_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(208) " "Verilog HDL Always Construct warning at CPUControl.v(208): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(223) " "Verilog HDL Always Construct warning at CPUControl.v(223): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 CPUControl.v(224) " "Verilog HDL Always Construct warning at CPUControl.v(224): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip CPUControl.v(240) " "Verilog HDL Always Construct warning at CPUControl.v(240): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701590211947 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "future_state CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"future_state\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ip CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ip\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_to_push CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"data_to_push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"stack_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_ram_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_ram_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"inst_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_selector CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"alu_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_selector CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"reg_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_ram_values CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ew_ram_values\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_addr CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_data CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_data\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ir\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "two_register_instruction CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"two_register_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_reg CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ew_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590211948 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_reg CPUControl.v(44) " "Inferred latch for \"ew_reg\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_register_instruction CPUControl.v(44) " "Inferred latch for \"two_register_instruction\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[0\] CPUControl.v(44) " "Inferred latch for \"ir\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[1\] CPUControl.v(44) " "Inferred latch for \"ir\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[2\] CPUControl.v(44) " "Inferred latch for \"ir\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[3\] CPUControl.v(44) " "Inferred latch for \"ir\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[4\] CPUControl.v(44) " "Inferred latch for \"ir\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[0\] CPUControl.v(44) " "Inferred latch for \"values_data\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[1\] CPUControl.v(44) " "Inferred latch for \"values_data\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[2\] CPUControl.v(44) " "Inferred latch for \"values_data\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[3\] CPUControl.v(44) " "Inferred latch for \"values_data\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[4\] CPUControl.v(44) " "Inferred latch for \"values_data\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[5\] CPUControl.v(44) " "Inferred latch for \"values_data\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[6\] CPUControl.v(44) " "Inferred latch for \"values_data\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[7\] CPUControl.v(44) " "Inferred latch for \"values_data\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[0\] CPUControl.v(44) " "Inferred latch for \"values_addr\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211949 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[1\] CPUControl.v(44) " "Inferred latch for \"values_addr\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[2\] CPUControl.v(44) " "Inferred latch for \"values_addr\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[3\] CPUControl.v(44) " "Inferred latch for \"values_addr\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[4\] CPUControl.v(44) " "Inferred latch for \"values_addr\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[5\] CPUControl.v(44) " "Inferred latch for \"values_addr\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[6\] CPUControl.v(44) " "Inferred latch for \"values_addr\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[7\] CPUControl.v(44) " "Inferred latch for \"values_addr\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_ram_values CPUControl.v(44) " "Inferred latch for \"ew_ram_values\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push CPUControl.v(44) " "Inferred latch for \"push\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop CPUControl.v(44) " "Inferred latch for \"pop\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_selector CPUControl.v(44) " "Inferred latch for \"reg_selector\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[0\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[1\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[2\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[3\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[4\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_ram_clk CPUControl.v(44) " "Inferred latch for \"inst_ram_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_ram_clk CPUControl.v(44) " "Inferred latch for \"values_ram_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_clk CPUControl.v(44) " "Inferred latch for \"stack_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst CPUControl.v(44) " "Inferred latch for \"rst\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[0\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[1\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[2\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[3\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[4\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[5\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[6\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[7\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[0\] CPUControl.v(44) " "Inferred latch for \"ip\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[1\] CPUControl.v(44) " "Inferred latch for \"ip\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211950 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[2\] CPUControl.v(44) " "Inferred latch for \"ip\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[3\] CPUControl.v(44) " "Inferred latch for \"ip\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[4\] CPUControl.v(44) " "Inferred latch for \"ip\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[5\] CPUControl.v(44) " "Inferred latch for \"ip\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[6\] CPUControl.v(44) " "Inferred latch for \"ip\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[7\] CPUControl.v(44) " "Inferred latch for \"ip\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10010 CPUControl.v(44) " "Inferred latch for \"future_state.10010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10001 CPUControl.v(44) " "Inferred latch for \"future_state.10001\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10000 CPUControl.v(44) " "Inferred latch for \"future_state.10000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01101 CPUControl.v(44) " "Inferred latch for \"future_state.01101\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01011 CPUControl.v(44) " "Inferred latch for \"future_state.01011\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01010 CPUControl.v(44) " "Inferred latch for \"future_state.01010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01000 CPUControl.v(44) " "Inferred latch for \"future_state.01000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00111 CPUControl.v(44) " "Inferred latch for \"future_state.00111\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00110 CPUControl.v(44) " "Inferred latch for \"future_state.00110\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00101 CPUControl.v(44) " "Inferred latch for \"future_state.00101\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00100 CPUControl.v(44) " "Inferred latch for \"future_state.00100\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00011 CPUControl.v(44) " "Inferred latch for \"future_state.00011\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00010 CPUControl.v(44) " "Inferred latch for \"future_state.00010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00001 CPUControl.v(44) " "Inferred latch for \"future_state.00001\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00000 CPUControl.v(44) " "Inferred latch for \"future_state.00000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590211951 "|Processador|CPUControl:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsROM InstructionsROM:inst13 " "Elaborating entity \"InstructionsROM\" for hierarchy \"InstructionsROM:inst13\"" {  } { { "Processador.bdf" "inst13" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590211967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590211997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionsROM:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212004 ""}  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701590212004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lr3 " "Found entity 1: altsyncram_2lr3" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lr3 InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated " "Elaborating entity \"altsyncram_2lr3\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValuesRAM ValuesRAM:inst " "Elaborating entity \"ValuesRAM\" for hierarchy \"ValuesRAM:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ValuesRAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212042 ""}  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701590212042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umr3 " "Found entity 1: altsyncram_umr3" {  } { { "db/altsyncram_umr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_umr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umr3 ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated " "Elaborating entity \"altsyncram_umr3\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst3 " "Elaborating entity \"Stack\" for hierarchy \"Stack:inst3\"" {  } { { "Processador.bdf" "inst3" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 472 1008 1248 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_dout Stack.v(50) " "Verilog HDL Always Construct warning at Stack.v(50): inferring latch(es) for variable \"next_dout\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[0\] Stack.v(55) " "Inferred latch for \"next_dout\[0\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[1\] Stack.v(55) " "Inferred latch for \"next_dout\[1\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[2\] Stack.v(55) " "Inferred latch for \"next_dout\[2\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[3\] Stack.v(55) " "Inferred latch for \"next_dout\[3\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[4\] Stack.v(55) " "Inferred latch for \"next_dout\[4\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[5\] Stack.v(55) " "Inferred latch for \"next_dout\[5\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[6\] Stack.v(55) " "Inferred latch for \"next_dout\[6\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[7\] Stack.v(55) " "Inferred latch for \"next_dout\[7\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212065 "|Processador|Stack:inst3"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701590212108 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701590212108 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701590212108 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst2\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701590212320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst2\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701590212320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701590212320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst2\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212347 ""}  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701590212347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst2\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590212428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701590212428 ""}  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701590212428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701590212449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590212449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_ram_values " "Latch CPUControl:inst4\|ew_ram_values has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_ram_clk " "Latch CPUControl:inst4\|values_ram_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[7\] " "Latch CPUControl:inst4\|data_to_push\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[0\] " "Latch CPUControl:inst4\|values_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[1\] " "Latch CPUControl:inst4\|values_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[2\] " "Latch CPUControl:inst4\|values_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[3\] " "Latch CPUControl:inst4\|values_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[4\] " "Latch CPUControl:inst4\|values_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[5\] " "Latch CPUControl:inst4\|values_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[6\] " "Latch CPUControl:inst4\|values_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[7\] " "Latch CPUControl:inst4\|values_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[6\] " "Latch CPUControl:inst4\|data_to_push\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[5\] " "Latch CPUControl:inst4\|data_to_push\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[4\] " "Latch CPUControl:inst4\|data_to_push\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[3\] " "Latch CPUControl:inst4\|data_to_push\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[2\] " "Latch CPUControl:inst4\|data_to_push\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[1\] " "Latch CPUControl:inst4\|data_to_push\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|data_to_push\[0\] " "Latch CPUControl:inst4\|data_to_push\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.01010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212804 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[7\] " "Latch CPUControl:inst4\|values_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_reg " "Latch CPUControl:inst4\|ew_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00101 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00101" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|reg_selector " "Latch CPUControl:inst4\|reg_selector has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00110 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00110" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[6\] " "Latch CPUControl:inst4\|values_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[5\] " "Latch CPUControl:inst4\|values_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[4\] " "Latch CPUControl:inst4\|values_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[3\] " "Latch CPUControl:inst4\|values_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[2\] " "Latch CPUControl:inst4\|values_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[1\] " "Latch CPUControl:inst4\|values_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[0\] " "Latch CPUControl:inst4\|values_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[1\] " "Latch CPUControl:inst4\|ir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[1\] " "Latch CPUControl:inst4\|alu_selector\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00111 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00111" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[3\] " "Latch CPUControl:inst4\|alu_selector\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00111 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00111" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[0\] " "Latch CPUControl:inst4\|alu_selector\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00111 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00111" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|alu_selector\[2\] " "Latch CPUControl:inst4\|alu_selector\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00111 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00111" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[3\] " "Latch CPUControl:inst4\|ir\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[2\] " "Latch CPUControl:inst4\|ir\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[0\] " "Latch CPUControl:inst4\|ir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|two_register_instruction " "Latch CPUControl:inst4\|two_register_instruction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|ir\[0\] " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|ir\[0\]" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[0\] " "Latch CPUControl:inst4\|ip\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[1\] " "Latch CPUControl:inst4\|ip\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[2\] " "Latch CPUControl:inst4\|ip\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[3\] " "Latch CPUControl:inst4\|ip\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[4\] " "Latch CPUControl:inst4\|ip\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[5\] " "Latch CPUControl:inst4\|ip\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[6\] " "Latch CPUControl:inst4\|ip\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[7\] " "Latch CPUControl:inst4\|ip\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701590212805 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701590212805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 368 520 696 384 "carryOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701590212889 "|Processador|carryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty VCC " "Pin \"empty\" is stuck at VCC" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 496 1472 1648 512 "empty" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701590212889 "|Processador|empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 1472 1648 528 "full" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701590212889 "|Processador|full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701590212889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701590212991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701590213775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701590213864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701590213864 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213878 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213879 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213880 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213880 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213880 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213880 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a9"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701590213895 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701590213895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701590213895 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701590213895 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701590213895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701590213895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701590213903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 04:56:53 2023 " "Processing ended: Sun Dec  3 04:56:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701590213903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701590213903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701590213903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701590213903 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701590214412 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701590214412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701590214416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701590214416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 04:56:54 2023 " "Processing started: Sun Dec  3 04:56:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701590214416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701590214416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701590214416 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701590214439 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1701590214440 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1701590214440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701590214485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701590214485 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701590214489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701590214568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701590214568 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214829 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214830 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701590214831 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a9"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701590214831 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701590214834 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701590214862 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701590214862 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/david/Tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/david/Tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701590214864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/david/Tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/david/Tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701590214864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/david/Tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/david/Tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701590214864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/david/Tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/david/Tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701590214864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/david/Tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/david/Tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701590214864 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701590214864 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701590214865 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701590214902 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701590215415 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701590215577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701590215578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701590215578 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701590215581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701590215581 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701590215582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.10000 " "Destination node CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.10010 " "Destination node CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.10001 " "Destination node CPUControl:inst4\|state.10001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.01010 " "Destination node CPUControl:inst4\|state.01010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00100 " "Destination node CPUControl:inst4\|state.00100" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00101 " "Destination node CPUControl:inst4\|state.00101" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00110 " "Destination node CPUControl:inst4\|state.00110" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00010 " "Destination node CPUControl:inst4\|state.00010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00111 " "Destination node CPUControl:inst4\|state.00111" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|state.00001 " "Destination node CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701590215605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701590215605 ""}  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 536 -368 -200 552 "clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|inst_ram_clk~0  " "Automatically promoted node CPUControl:inst4\|inst_ram_clk~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|Selector26~0  " "Automatically promoted node CPUControl:inst4\|Selector26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|Selector62~0  " "Automatically promoted node CPUControl:inst4\|Selector62~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|values_ram_clk  " "Automatically promoted node CPUControl:inst4\|values_ram_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|values_ram_clk " "Destination node CPUControl:inst4\|values_ram_clk" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|WideOr38~1  " "Automatically promoted node CPUControl:inst4\|WideOr38~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|WideOr30~0  " "Automatically promoted node CPUControl:inst4\|WideOr30~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUControl:inst4\|WideOr40~0  " "Automatically promoted node CPUControl:inst4\|WideOr40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701590215606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|ir\[3\] " "Destination node CPUControl:inst4\|ir\[3\]" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPUControl:inst4\|ir\[2\] " "Destination node CPUControl:inst4\|ir\[2\]" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701590215606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701590215606 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701590215606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701590215736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701590215736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701590215736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701590215737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701590215737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701590215738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701590215754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701590215754 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1701590215754 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701590215754 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 1 19 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 1 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701590215757 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701590215757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701590215757 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701590215758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701590215758 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701590215758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701590215805 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701590215807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701590216964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701590217087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701590217116 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701590220864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701590220864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701590221020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y24 X33_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } { { "loc" "" { Generic "/home/david/Documents/ufba/ENGG56/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} { { 12 { 0 ""} 23 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701590223522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701590223522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701590224939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701590224939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701590224942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701590225014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701590225022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701590225191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701590225191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701590225332 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701590225640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/david/Documents/ufba/ENGG56/Quartus/output_files/Processador.fit.smsg " "Generated suppressed messages file /home/david/Documents/ufba/ENGG56/Quartus/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701590226008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2161 " "Peak virtual memory: 2161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701590226153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 04:57:06 2023 " "Processing ended: Sun Dec  3 04:57:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701590226153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701590226153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701590226153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701590226153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701590226683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701590226683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 04:57:06 2023 " "Processing started: Sun Dec  3 04:57:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701590226683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701590226683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701590226683 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701590226715 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1701590226715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701590226843 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701590228426 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701590228485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701590228665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 04:57:08 2023 " "Processing ended: Sun Dec  3 04:57:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701590228665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701590228665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701590228665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701590228665 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701590228767 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701590229162 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1701590229162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701590229166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701590229166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 04:57:09 2023 " "Processing started: Sun Dec  3 04:57:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701590229166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701590229166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701590229166 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701590229192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701590229247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701590229247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701590229689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701590229701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229701 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|values_ram_clk CPUControl:inst4\|values_ram_clk " "create_clock -period 1.000 -name CPUControl:inst4\|values_ram_clk CPUControl:inst4\|values_ram_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|ir\[0\] CPUControl:inst4\|ir\[0\] " "create_clock -period 1.000 -name CPUControl:inst4\|ir\[0\] CPUControl:inst4\|ir\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|state.00000 CPUControl:inst4\|state.00000 " "create_clock -period 1.000 -name CPUControl:inst4\|state.00000 CPUControl:inst4\|state.00000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|ir\[1\] CPUControl:inst4\|ir\[1\] " "create_clock -period 1.000 -name CPUControl:inst4\|ir\[1\] CPUControl:inst4\|ir\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|state.00011 CPUControl:inst4\|state.00011 " "create_clock -period 1.000 -name CPUControl:inst4\|state.00011 CPUControl:inst4\|state.00011" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701590229702 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701590229702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701590229703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701590229704 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701590229705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701590229708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701590229721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701590229721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.010 " "Worst-case setup slack is -15.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.010            -105.293 CPUControl:inst4\|ir\[0\]  " "  -15.010            -105.293 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.729            -102.317 CPUControl:inst4\|ir\[1\]  " "  -14.729            -102.317 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.108            -160.696 CPUControl:inst4\|state.00000  " "  -14.108            -160.696 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.071             -79.066 clk  " "   -3.071             -79.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986             -21.628 CPUControl:inst4\|state.00011  " "   -2.986             -21.628 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809              -4.544 CPUControl:inst4\|values_ram_clk  " "   -2.809              -4.544 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CPUControl:inst4\|state.00011  " "    0.330               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 clk  " "    0.410               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 CPUControl:inst4\|state.00000  " "    0.477               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 CPUControl:inst4\|ir\[1\]  " "    0.538               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 CPUControl:inst4\|values_ram_clk  " "    0.915               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 CPUControl:inst4\|ir\[0\]  " "    1.465               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590229725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590229725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.214 clk  " "   -3.000             -60.214 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693              -8.079 CPUControl:inst4\|values_ram_clk  " "   -2.693              -8.079 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 CPUControl:inst4\|state.00000  " "    0.372               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CPUControl:inst4\|state.00011  " "    0.377               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 CPUControl:inst4\|ir\[1\]  " "    0.422               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CPUControl:inst4\|ir\[0\]  " "    0.442               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590229725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590229725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701590229784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701590229803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701590229996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701590230021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701590230026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701590230026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.494 " "Worst-case setup slack is -13.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.494             -95.484 CPUControl:inst4\|ir\[0\]  " "  -13.494             -95.484 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.245             -92.731 CPUControl:inst4\|ir\[1\]  " "  -13.245             -92.731 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.585            -144.926 CPUControl:inst4\|state.00000  " "  -12.585            -144.926 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.939             -21.080 CPUControl:inst4\|state.00011  " "   -2.939             -21.080 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.687             -68.280 clk  " "   -2.687             -68.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453              -3.934 CPUControl:inst4\|values_ram_clk  " "   -2.453              -3.934 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk  " "    0.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 CPUControl:inst4\|state.00011  " "    0.405               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 CPUControl:inst4\|state.00000  " "    0.446               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 CPUControl:inst4\|ir\[1\]  " "    0.483               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 CPUControl:inst4\|values_ram_clk  " "    0.751               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 CPUControl:inst4\|ir\[0\]  " "    1.378               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590230035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590230036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.214 clk  " "   -3.000             -60.214 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649              -7.947 CPUControl:inst4\|values_ram_clk  " "   -2.649              -7.947 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CPUControl:inst4\|state.00000  " "    0.298               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 CPUControl:inst4\|state.00011  " "    0.332               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CPUControl:inst4\|ir\[1\]  " "    0.362               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CPUControl:inst4\|ir\[0\]  " "    0.404               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230038 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701590230116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701590230158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701590230160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701590230160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.869 " "Worst-case setup slack is -6.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869             -48.297 CPUControl:inst4\|ir\[0\]  " "   -6.869             -48.297 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.730             -46.618 CPUControl:inst4\|ir\[1\]  " "   -6.730             -46.618 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.212             -62.976 CPUControl:inst4\|state.00000  " "   -6.212             -62.976 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366              -1.524 CPUControl:inst4\|values_ram_clk  " "   -1.366              -1.524 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343             -30.098 clk  " "   -1.343             -30.098 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261              -8.485 CPUControl:inst4\|state.00011  " "   -1.261              -8.485 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 CPUControl:inst4\|state.00000  " "    0.004               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 clk  " "    0.005               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CPUControl:inst4\|ir\[1\]  " "    0.273               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 CPUControl:inst4\|state.00011  " "    0.276               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CPUControl:inst4\|values_ram_clk  " "    0.312               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 CPUControl:inst4\|ir\[0\]  " "    0.469               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590230171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701590230174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.732 clk  " "   -3.000             -42.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 CPUControl:inst4\|values_ram_clk  " "   -1.000              -3.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 CPUControl:inst4\|state.00011  " "    0.261               0.000 CPUControl:inst4\|state.00011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CPUControl:inst4\|ir\[1\]  " "    0.263               0.000 CPUControl:inst4\|ir\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 CPUControl:inst4\|ir\[0\]  " "    0.264               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CPUControl:inst4\|state.00000  " "    0.286               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701590230176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701590230176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701590230492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701590230492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701590230533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 04:57:10 2023 " "Processing ended: Sun Dec  3 04:57:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701590230533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701590230533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701590230533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701590230533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701590231066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701590231066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 04:57:11 2023 " "Processing started: Sun Dec  3 04:57:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701590231066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701590231066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701590231066 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701590231103 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1701590231103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701590231272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vo /home/david/Documents/ufba/ENGG56/Quartus/simulation/modelsim/ simulation " "Generated file Processador.vo in folder \"/home/david/Documents/ufba/ENGG56/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701590231324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701590231337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 04:57:11 2023 " "Processing ended: Sun Dec  3 04:57:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701590231337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701590231337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701590231337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701590231337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 180 s " "Quartus Prime Full Compilation was successful. 0 errors, 180 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701590231437 ""}
