{'inputReadOut': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['inputs', 'inputReadAddr']],
                  'DLines': ['223:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe93a691050>]}}
