# SPI-Project-SystemVerilog



Project: SPI project

Xilinx Vivado version: 2024.2

By: MorphoCH22

NOTE: More commit history can be found in my Vivado-Projects file in Personal/SPI_PROJECT
https://github.com/MorphoCH22/Vivado-Projects/tree/main/Personal/SPI_PROJECT


Simple 1 to 3 SPI design.

