
LCD1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000089c  08004fd0  08004fd0  00014fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800586c  0800586c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  0800586c  0800586c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800586c  0800586c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800586c  0800586c  0001586c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005870  08005870  00015870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08005874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dd0  20000018  0800588c  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001de8  0800588c  00021de8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011322  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a68  00000000  00000000  00031363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00033dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e10  00000000  00000000  00034ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f1e  00000000  00000000  00035af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011763  00000000  00000000  0004da0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b4ee  00000000  00000000  0005f171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ea65f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e64  00000000  00000000  000ea6b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000018 	.word	0x20000018
 800012c:	00000000 	.word	0x00000000
 8000130:	08004fb8 	.word	0x08004fb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000001c 	.word	0x2000001c
 800014c:	08004fb8 	.word	0x08004fb8

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fd36 	bl	8000bc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f838 	bl	80001cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f8aa 	bl	80002b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000160:	f000 f87a 	bl	8000258 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //ssd1306_I2C_Init();
  SSD1306_Init();
 8000164:	f000 f9a6 	bl	80004b4 <SSD1306_Init>
  SSD1306_Clear();
 8000168:	f000 fbc7 	bl	80008fa <SSD1306_Clear>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800016c:	f002 f9ba 	bl	80024e4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000170:	4a0d      	ldr	r2, [pc, #52]	; (80001a8 <main+0x58>)
 8000172:	2100      	movs	r1, #0
 8000174:	480d      	ldr	r0, [pc, #52]	; (80001ac <main+0x5c>)
 8000176:	f002 fa1b 	bl	80025b0 <osThreadNew>
 800017a:	4603      	mov	r3, r0
 800017c:	4a0c      	ldr	r2, [pc, #48]	; (80001b0 <main+0x60>)
 800017e:	6013      	str	r3, [r2, #0]

  /* creation of sensor */
  sensorHandle = osThreadNew(entrySensor1, NULL, &sensor_attributes);
 8000180:	4a0c      	ldr	r2, [pc, #48]	; (80001b4 <main+0x64>)
 8000182:	2100      	movs	r1, #0
 8000184:	480c      	ldr	r0, [pc, #48]	; (80001b8 <main+0x68>)
 8000186:	f002 fa13 	bl	80025b0 <osThreadNew>
 800018a:	4603      	mov	r3, r0
 800018c:	4a0b      	ldr	r2, [pc, #44]	; (80001bc <main+0x6c>)
 800018e:	6013      	str	r3, [r2, #0]

  /* creation of NOMBRE */
  NOMBREHandle = osThreadNew(NombreApellido, NULL, &NOMBRE_attributes);
 8000190:	4a0b      	ldr	r2, [pc, #44]	; (80001c0 <main+0x70>)
 8000192:	2100      	movs	r1, #0
 8000194:	480b      	ldr	r0, [pc, #44]	; (80001c4 <main+0x74>)
 8000196:	f002 fa0b 	bl	80025b0 <osThreadNew>
 800019a:	4603      	mov	r3, r0
 800019c:	4a0a      	ldr	r2, [pc, #40]	; (80001c8 <main+0x78>)
 800019e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80001a0:	f002 f9d2 	bl	8002548 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001a4:	e7fe      	b.n	80001a4 <main+0x54>
 80001a6:	bf00      	nop
 80001a8:	080057c0 	.word	0x080057c0
 80001ac:	080003c9 	.word	0x080003c9
 80001b0:	20000088 	.word	0x20000088
 80001b4:	080057e4 	.word	0x080057e4
 80001b8:	08000415 	.word	0x08000415
 80001bc:	2000008c 	.word	0x2000008c
 80001c0:	08005808 	.word	0x08005808
 80001c4:	0800046d 	.word	0x0800046d
 80001c8:	20000090 	.word	0x20000090

080001cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b090      	sub	sp, #64	; 0x40
 80001d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d2:	f107 0318 	add.w	r3, r7, #24
 80001d6:	2228      	movs	r2, #40	; 0x28
 80001d8:	2100      	movs	r1, #0
 80001da:	4618      	mov	r0, r3
 80001dc:	f004 fea2 	bl	8004f24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e0:	1d3b      	adds	r3, r7, #4
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]
 80001ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ee:	2301      	movs	r3, #1
 80001f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001f8:	2300      	movs	r3, #0
 80001fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fc:	2301      	movs	r3, #1
 80001fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000200:	2302      	movs	r3, #2
 8000202:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000204:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000208:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800020a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800020e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000210:	f107 0318 	add.w	r3, r7, #24
 8000214:	4618      	mov	r0, r3
 8000216:	f001 fd5f 	bl	8001cd8 <HAL_RCC_OscConfig>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000220:	f000 f942 	bl	80004a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000224:	230f      	movs	r3, #15
 8000226:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000228:	2302      	movs	r3, #2
 800022a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000234:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2102      	movs	r1, #2
 800023e:	4618      	mov	r0, r3
 8000240:	f001 ffcc 	bl	80021dc <HAL_RCC_ClockConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800024a:	f000 f92d 	bl	80004a8 <Error_Handler>
  }
}
 800024e:	bf00      	nop
 8000250:	3740      	adds	r7, #64	; 0x40
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
	...

08000258 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <MX_I2C1_Init+0x50>)
 800025e:	4a13      	ldr	r2, [pc, #76]	; (80002ac <MX_I2C1_Init+0x54>)
 8000260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000262:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000264:	4a12      	ldr	r2, [pc, #72]	; (80002b0 <MX_I2C1_Init+0x58>)
 8000266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000268:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <MX_I2C1_Init+0x50>)
 800026a:	2200      	movs	r2, #0
 800026c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000270:	2200      	movs	r2, #0
 8000272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000274:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000276:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800027a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800027c:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <MX_I2C1_Init+0x50>)
 800027e:	2200      	movs	r2, #0
 8000280:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000282:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000284:	2200      	movs	r2, #0
 8000286:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000288:	4b07      	ldr	r3, [pc, #28]	; (80002a8 <MX_I2C1_Init+0x50>)
 800028a:	2200      	movs	r2, #0
 800028c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800028e:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000290:	2200      	movs	r2, #0
 8000292:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000294:	4804      	ldr	r0, [pc, #16]	; (80002a8 <MX_I2C1_Init+0x50>)
 8000296:	f000 ffa7 	bl	80011e8 <HAL_I2C_Init>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80002a0:	f000 f902 	bl	80004a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	20000034 	.word	0x20000034
 80002ac:	40005400 	.word	0x40005400
 80002b0:	00061a80 	.word	0x00061a80

080002b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b088      	sub	sp, #32
 80002b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ba:	f107 0310 	add.w	r3, r7, #16
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c8:	4b24      	ldr	r3, [pc, #144]	; (800035c <MX_GPIO_Init+0xa8>)
 80002ca:	699b      	ldr	r3, [r3, #24]
 80002cc:	4a23      	ldr	r2, [pc, #140]	; (800035c <MX_GPIO_Init+0xa8>)
 80002ce:	f043 0310 	orr.w	r3, r3, #16
 80002d2:	6193      	str	r3, [r2, #24]
 80002d4:	4b21      	ldr	r3, [pc, #132]	; (800035c <MX_GPIO_Init+0xa8>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	f003 0310 	and.w	r3, r3, #16
 80002dc:	60fb      	str	r3, [r7, #12]
 80002de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002e0:	4b1e      	ldr	r3, [pc, #120]	; (800035c <MX_GPIO_Init+0xa8>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	4a1d      	ldr	r2, [pc, #116]	; (800035c <MX_GPIO_Init+0xa8>)
 80002e6:	f043 0320 	orr.w	r3, r3, #32
 80002ea:	6193      	str	r3, [r2, #24]
 80002ec:	4b1b      	ldr	r3, [pc, #108]	; (800035c <MX_GPIO_Init+0xa8>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	f003 0320 	and.w	r3, r3, #32
 80002f4:	60bb      	str	r3, [r7, #8]
 80002f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f8:	4b18      	ldr	r3, [pc, #96]	; (800035c <MX_GPIO_Init+0xa8>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4a17      	ldr	r2, [pc, #92]	; (800035c <MX_GPIO_Init+0xa8>)
 80002fe:	f043 0304 	orr.w	r3, r3, #4
 8000302:	6193      	str	r3, [r2, #24]
 8000304:	4b15      	ldr	r3, [pc, #84]	; (800035c <MX_GPIO_Init+0xa8>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	f003 0304 	and.w	r3, r3, #4
 800030c:	607b      	str	r3, [r7, #4]
 800030e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000310:	4b12      	ldr	r3, [pc, #72]	; (800035c <MX_GPIO_Init+0xa8>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	4a11      	ldr	r2, [pc, #68]	; (800035c <MX_GPIO_Init+0xa8>)
 8000316:	f043 0308 	orr.w	r3, r3, #8
 800031a:	6193      	str	r3, [r2, #24]
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <MX_GPIO_Init+0xa8>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	f003 0308 	and.w	r3, r3, #8
 8000324:	603b      	str	r3, [r7, #0]
 8000326:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032e:	480c      	ldr	r0, [pc, #48]	; (8000360 <MX_GPIO_Init+0xac>)
 8000330:	f000 ff29 	bl	8001186 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000334:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033a:	2301      	movs	r3, #1
 800033c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033e:	2300      	movs	r3, #0
 8000340:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000342:	2302      	movs	r3, #2
 8000344:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000346:	f107 0310 	add.w	r3, r7, #16
 800034a:	4619      	mov	r1, r3
 800034c:	4804      	ldr	r0, [pc, #16]	; (8000360 <MX_GPIO_Init+0xac>)
 800034e:	f000 fd7f 	bl	8000e50 <HAL_GPIO_Init>

}
 8000352:	bf00      	nop
 8000354:	3720      	adds	r7, #32
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	40021000 	.word	0x40021000
 8000360:	40011000 	.word	0x40011000

08000364 <ImprimirLinea>:

/* USER CODE BEGIN 4 */
void ImprimirLinea(char *s, uint8_t linea) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 800036c:	460b      	mov	r3, r1
 800036e:	70fb      	strb	r3, [r7, #3]
	//taskENTER_CRITICAL();
	/* "borra" la l√≠nea para poder escribir en limpio */
	SSD1306_GotoXY(0, 0 + 14 * (linea - 1));
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	3b01      	subs	r3, #1
 8000374:	b29b      	uxth	r3, r3
 8000376:	461a      	mov	r2, r3
 8000378:	00d2      	lsls	r2, r2, #3
 800037a:	1ad3      	subs	r3, r2, r3
 800037c:	005b      	lsls	r3, r3, #1
 800037e:	b29b      	uxth	r3, r3
 8000380:	4619      	mov	r1, r3
 8000382:	2000      	movs	r0, #0
 8000384:	f000 f9fe 	bl	8000784 <SSD1306_GotoXY>
	SSD1306_Puts(" ", &Font_7x10, 1);
 8000388:	2201      	movs	r2, #1
 800038a:	490d      	ldr	r1, [pc, #52]	; (80003c0 <ImprimirLinea+0x5c>)
 800038c:	480d      	ldr	r0, [pc, #52]	; (80003c4 <ImprimirLinea+0x60>)
 800038e:	f000 fa8f 	bl	80008b0 <SSD1306_Puts>
	/* imprime la cadena */
	SSD1306_GotoXY(0, 0 + 14 * (linea - 1));
 8000392:	78fb      	ldrb	r3, [r7, #3]
 8000394:	3b01      	subs	r3, #1
 8000396:	b29b      	uxth	r3, r3
 8000398:	461a      	mov	r2, r3
 800039a:	00d2      	lsls	r2, r2, #3
 800039c:	1ad3      	subs	r3, r2, r3
 800039e:	005b      	lsls	r3, r3, #1
 80003a0:	b29b      	uxth	r3, r3
 80003a2:	4619      	mov	r1, r3
 80003a4:	2000      	movs	r0, #0
 80003a6:	f000 f9ed 	bl	8000784 <SSD1306_GotoXY>
	SSD1306_Puts(s, &Font_7x10, 1);
 80003aa:	2201      	movs	r2, #1
 80003ac:	4904      	ldr	r1, [pc, #16]	; (80003c0 <ImprimirLinea+0x5c>)
 80003ae:	6878      	ldr	r0, [r7, #4]
 80003b0:	f000 fa7e 	bl	80008b0 <SSD1306_Puts>
	/*actualiza pantalla*/
	SSD1306_UpdateScreen();
 80003b4:	f000 f942 	bl	800063c <SSD1306_UpdateScreen>
	//taskEXIT_CRITICAL();
}
 80003b8:	bf00      	nop
 80003ba:	3708      	adds	r7, #8
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	20000000 	.word	0x20000000
 80003c4:	08004fec 	.word	0x08004fec

080003c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80003d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003d4:	480c      	ldr	r0, [pc, #48]	; (8000408 <StartDefaultTask+0x40>)
 80003d6:	f000 feee 	bl	80011b6 <HAL_GPIO_TogglePin>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {
 80003da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003de:	480a      	ldr	r0, [pc, #40]	; (8000408 <StartDefaultTask+0x40>)
 80003e0:	f000 feba 	bl	8001158 <HAL_GPIO_ReadPin>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d004      	beq.n	80003f4 <StartDefaultTask+0x2c>
			ImprimirLinea("LED = OFF", 1);
 80003ea:	2101      	movs	r1, #1
 80003ec:	4807      	ldr	r0, [pc, #28]	; (800040c <StartDefaultTask+0x44>)
 80003ee:	f7ff ffb9 	bl	8000364 <ImprimirLinea>
 80003f2:	e003      	b.n	80003fc <StartDefaultTask+0x34>
		} else {
			ImprimirLinea("LED = ON ", 1);
 80003f4:	2101      	movs	r1, #1
 80003f6:	4806      	ldr	r0, [pc, #24]	; (8000410 <StartDefaultTask+0x48>)
 80003f8:	f7ff ffb4 	bl	8000364 <ImprimirLinea>
		}
		osDelay(1000);
 80003fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000400:	f002 f980 	bl	8002704 <osDelay>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000404:	e7e4      	b.n	80003d0 <StartDefaultTask+0x8>
 8000406:	bf00      	nop
 8000408:	40011000 	.word	0x40011000
 800040c:	08004ff0 	.word	0x08004ff0
 8000410:	08004ffc 	.word	0x08004ffc

08000414 <entrySensor1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_entrySensor1 */
void entrySensor1(void *argument)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b088      	sub	sp, #32
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN entrySensor1 */

  /* Infinite loop */
	int sensor = 0;
 800041c:	2300      	movs	r3, #0
 800041e:	61fb      	str	r3, [r7, #28]
	char val[20] = "sensor1 = ";
 8000420:	4a11      	ldr	r2, [pc, #68]	; (8000468 <entrySensor1+0x54>)
 8000422:	f107 0308 	add.w	r3, r7, #8
 8000426:	ca07      	ldmia	r2, {r0, r1, r2}
 8000428:	c303      	stmia	r3!, {r0, r1}
 800042a:	801a      	strh	r2, [r3, #0]
 800042c:	3302      	adds	r3, #2
 800042e:	0c12      	lsrs	r2, r2, #16
 8000430:	701a      	strb	r2, [r3, #0]
 8000432:	f107 0313 	add.w	r3, r7, #19
 8000436:	2200      	movs	r2, #0
 8000438:	601a      	str	r2, [r3, #0]
 800043a:	605a      	str	r2, [r3, #4]
 800043c:	721a      	strb	r2, [r3, #8]
	for (;;) {
		/* convierte el valor del sensor a ascii y lo
		 concatena al final de "sensor2 = " */
		itoa(sensor, val + 10, 10);
 800043e:	f107 0308 	add.w	r3, r7, #8
 8000442:	330a      	adds	r3, #10
 8000444:	220a      	movs	r2, #10
 8000446:	4619      	mov	r1, r3
 8000448:	69f8      	ldr	r0, [r7, #28]
 800044a:	f004 fd5b 	bl	8004f04 <itoa>
		ImprimirLinea(val, 2);
 800044e:	f107 0308 	add.w	r3, r7, #8
 8000452:	2102      	movs	r1, #2
 8000454:	4618      	mov	r0, r3
 8000456:	f7ff ff85 	bl	8000364 <ImprimirLinea>
		sensor++;
 800045a:	69fb      	ldr	r3, [r7, #28]
 800045c:	3301      	adds	r3, #1
 800045e:	61fb      	str	r3, [r7, #28]
		osDelay(100);
 8000460:	2064      	movs	r0, #100	; 0x64
 8000462:	f002 f94f 	bl	8002704 <osDelay>
		itoa(sensor, val + 10, 10);
 8000466:	e7ea      	b.n	800043e <entrySensor1+0x2a>
 8000468:	08005008 	.word	0x08005008

0800046c <NombreApellido>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NombreApellido */
void NombreApellido(void *argument)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NombreApellido */

	/* Infinite loop */
  int m=0;
 8000474:	2300      	movs	r3, #0
 8000476:	60fb      	str	r3, [r7, #12]
	for(;;)
  {
		if (m==0) {
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d106      	bne.n	800048c <NombreApellido+0x20>
			ImprimirLinea("MOREYRA", 3);
 800047e:	2103      	movs	r1, #3
 8000480:	4807      	ldr	r0, [pc, #28]	; (80004a0 <NombreApellido+0x34>)
 8000482:	f7ff ff6f 	bl	8000364 <ImprimirLinea>
			m=1;
 8000486:	2301      	movs	r3, #1
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	e005      	b.n	8000498 <NombreApellido+0x2c>
		} else {
			ImprimirLinea("JUAN   ", 3);
 800048c:	2103      	movs	r1, #3
 800048e:	4805      	ldr	r0, [pc, #20]	; (80004a4 <NombreApellido+0x38>)
 8000490:	f7ff ff68 	bl	8000364 <ImprimirLinea>
			m=0;
 8000494:	2300      	movs	r3, #0
 8000496:	60fb      	str	r3, [r7, #12]
		}
		osDelay(200);
 8000498:	20c8      	movs	r0, #200	; 0xc8
 800049a:	f002 f933 	bl	8002704 <osDelay>
		if (m==0) {
 800049e:	e7eb      	b.n	8000478 <NombreApellido+0xc>
 80004a0:	0800501c 	.word	0x0800501c
 80004a4:	08005024 	.word	0x08005024

080004a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ac:	b672      	cpsid	i
}
 80004ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b0:	e7fe      	b.n	80004b0 <Error_Handler+0x8>
	...

080004b4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80004ba:	f000 fa27 	bl	800090c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80004be:	f644 6320 	movw	r3, #20000	; 0x4e20
 80004c2:	2201      	movs	r2, #1
 80004c4:	2178      	movs	r1, #120	; 0x78
 80004c6:	485b      	ldr	r0, [pc, #364]	; (8000634 <SSD1306_Init+0x180>)
 80004c8:	f001 f8d0 	bl	800166c <HAL_I2C_IsDeviceReady>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80004d2:	2300      	movs	r3, #0
 80004d4:	e0a9      	b.n	800062a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80004d6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80004da:	607b      	str	r3, [r7, #4]
	while(p>0)
 80004dc:	e002      	b.n	80004e4 <SSD1306_Init+0x30>
		p--;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	3b01      	subs	r3, #1
 80004e2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d1f9      	bne.n	80004de <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80004ea:	22ae      	movs	r2, #174	; 0xae
 80004ec:	2100      	movs	r1, #0
 80004ee:	2078      	movs	r0, #120	; 0x78
 80004f0:	f000 fa86 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80004f4:	2220      	movs	r2, #32
 80004f6:	2100      	movs	r1, #0
 80004f8:	2078      	movs	r0, #120	; 0x78
 80004fa:	f000 fa81 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80004fe:	2210      	movs	r2, #16
 8000500:	2100      	movs	r1, #0
 8000502:	2078      	movs	r0, #120	; 0x78
 8000504:	f000 fa7c 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000508:	22b0      	movs	r2, #176	; 0xb0
 800050a:	2100      	movs	r1, #0
 800050c:	2078      	movs	r0, #120	; 0x78
 800050e:	f000 fa77 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000512:	22c8      	movs	r2, #200	; 0xc8
 8000514:	2100      	movs	r1, #0
 8000516:	2078      	movs	r0, #120	; 0x78
 8000518:	f000 fa72 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800051c:	2200      	movs	r2, #0
 800051e:	2100      	movs	r1, #0
 8000520:	2078      	movs	r0, #120	; 0x78
 8000522:	f000 fa6d 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000526:	2210      	movs	r2, #16
 8000528:	2100      	movs	r1, #0
 800052a:	2078      	movs	r0, #120	; 0x78
 800052c:	f000 fa68 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000530:	2240      	movs	r2, #64	; 0x40
 8000532:	2100      	movs	r1, #0
 8000534:	2078      	movs	r0, #120	; 0x78
 8000536:	f000 fa63 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800053a:	2281      	movs	r2, #129	; 0x81
 800053c:	2100      	movs	r1, #0
 800053e:	2078      	movs	r0, #120	; 0x78
 8000540:	f000 fa5e 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000544:	22ff      	movs	r2, #255	; 0xff
 8000546:	2100      	movs	r1, #0
 8000548:	2078      	movs	r0, #120	; 0x78
 800054a:	f000 fa59 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800054e:	22a1      	movs	r2, #161	; 0xa1
 8000550:	2100      	movs	r1, #0
 8000552:	2078      	movs	r0, #120	; 0x78
 8000554:	f000 fa54 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000558:	22a6      	movs	r2, #166	; 0xa6
 800055a:	2100      	movs	r1, #0
 800055c:	2078      	movs	r0, #120	; 0x78
 800055e:	f000 fa4f 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000562:	22a8      	movs	r2, #168	; 0xa8
 8000564:	2100      	movs	r1, #0
 8000566:	2078      	movs	r0, #120	; 0x78
 8000568:	f000 fa4a 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800056c:	223f      	movs	r2, #63	; 0x3f
 800056e:	2100      	movs	r1, #0
 8000570:	2078      	movs	r0, #120	; 0x78
 8000572:	f000 fa45 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000576:	22a4      	movs	r2, #164	; 0xa4
 8000578:	2100      	movs	r1, #0
 800057a:	2078      	movs	r0, #120	; 0x78
 800057c:	f000 fa40 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000580:	22d3      	movs	r2, #211	; 0xd3
 8000582:	2100      	movs	r1, #0
 8000584:	2078      	movs	r0, #120	; 0x78
 8000586:	f000 fa3b 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800058a:	2200      	movs	r2, #0
 800058c:	2100      	movs	r1, #0
 800058e:	2078      	movs	r0, #120	; 0x78
 8000590:	f000 fa36 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000594:	22d5      	movs	r2, #213	; 0xd5
 8000596:	2100      	movs	r1, #0
 8000598:	2078      	movs	r0, #120	; 0x78
 800059a:	f000 fa31 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800059e:	22f0      	movs	r2, #240	; 0xf0
 80005a0:	2100      	movs	r1, #0
 80005a2:	2078      	movs	r0, #120	; 0x78
 80005a4:	f000 fa2c 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80005a8:	22d9      	movs	r2, #217	; 0xd9
 80005aa:	2100      	movs	r1, #0
 80005ac:	2078      	movs	r0, #120	; 0x78
 80005ae:	f000 fa27 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80005b2:	2222      	movs	r2, #34	; 0x22
 80005b4:	2100      	movs	r1, #0
 80005b6:	2078      	movs	r0, #120	; 0x78
 80005b8:	f000 fa22 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80005bc:	22da      	movs	r2, #218	; 0xda
 80005be:	2100      	movs	r1, #0
 80005c0:	2078      	movs	r0, #120	; 0x78
 80005c2:	f000 fa1d 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80005c6:	2212      	movs	r2, #18
 80005c8:	2100      	movs	r1, #0
 80005ca:	2078      	movs	r0, #120	; 0x78
 80005cc:	f000 fa18 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80005d0:	22db      	movs	r2, #219	; 0xdb
 80005d2:	2100      	movs	r1, #0
 80005d4:	2078      	movs	r0, #120	; 0x78
 80005d6:	f000 fa13 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80005da:	2220      	movs	r2, #32
 80005dc:	2100      	movs	r1, #0
 80005de:	2078      	movs	r0, #120	; 0x78
 80005e0:	f000 fa0e 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80005e4:	228d      	movs	r2, #141	; 0x8d
 80005e6:	2100      	movs	r1, #0
 80005e8:	2078      	movs	r0, #120	; 0x78
 80005ea:	f000 fa09 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80005ee:	2214      	movs	r2, #20
 80005f0:	2100      	movs	r1, #0
 80005f2:	2078      	movs	r0, #120	; 0x78
 80005f4:	f000 fa04 	bl	8000a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80005f8:	22af      	movs	r2, #175	; 0xaf
 80005fa:	2100      	movs	r1, #0
 80005fc:	2078      	movs	r0, #120	; 0x78
 80005fe:	f000 f9ff 	bl	8000a00 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000602:	222e      	movs	r2, #46	; 0x2e
 8000604:	2100      	movs	r1, #0
 8000606:	2078      	movs	r0, #120	; 0x78
 8000608:	f000 f9fa 	bl	8000a00 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800060c:	2000      	movs	r0, #0
 800060e:	f000 f843 	bl	8000698 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000612:	f000 f813 	bl	800063c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <SSD1306_Init+0x184>)
 8000618:	2200      	movs	r2, #0
 800061a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <SSD1306_Init+0x184>)
 800061e:	2200      	movs	r2, #0
 8000620:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <SSD1306_Init+0x184>)
 8000624:	2201      	movs	r2, #1
 8000626:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000628:	2301      	movs	r3, #1
}
 800062a:	4618      	mov	r0, r3
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000034 	.word	0x20000034
 8000638:	20000494 	.word	0x20000494

0800063c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000642:	2300      	movs	r3, #0
 8000644:	71fb      	strb	r3, [r7, #7]
 8000646:	e01d      	b.n	8000684 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	3b50      	subs	r3, #80	; 0x50
 800064c:	b2db      	uxtb	r3, r3
 800064e:	461a      	mov	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	2078      	movs	r0, #120	; 0x78
 8000654:	f000 f9d4 	bl	8000a00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	2078      	movs	r0, #120	; 0x78
 800065e:	f000 f9cf 	bl	8000a00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000662:	2210      	movs	r2, #16
 8000664:	2100      	movs	r1, #0
 8000666:	2078      	movs	r0, #120	; 0x78
 8000668:	f000 f9ca 	bl	8000a00 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	01db      	lsls	r3, r3, #7
 8000670:	4a08      	ldr	r2, [pc, #32]	; (8000694 <SSD1306_UpdateScreen+0x58>)
 8000672:	441a      	add	r2, r3
 8000674:	2380      	movs	r3, #128	; 0x80
 8000676:	2140      	movs	r1, #64	; 0x40
 8000678:	2078      	movs	r0, #120	; 0x78
 800067a:	f000 f95b 	bl	8000934 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	3301      	adds	r3, #1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	2b07      	cmp	r3, #7
 8000688:	d9de      	bls.n	8000648 <SSD1306_UpdateScreen+0xc>
	}
}
 800068a:	bf00      	nop
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000094 	.word	0x20000094

08000698 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d101      	bne.n	80006ac <SSD1306_Fill+0x14>
 80006a8:	2300      	movs	r3, #0
 80006aa:	e000      	b.n	80006ae <SSD1306_Fill+0x16>
 80006ac:	23ff      	movs	r3, #255	; 0xff
 80006ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006b2:	4619      	mov	r1, r3
 80006b4:	4803      	ldr	r0, [pc, #12]	; (80006c4 <SSD1306_Fill+0x2c>)
 80006b6:	f004 fc35 	bl	8004f24 <memset>
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000094 	.word	0x20000094

080006c8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
 80006d2:	460b      	mov	r3, r1
 80006d4:	80bb      	strh	r3, [r7, #4]
 80006d6:	4613      	mov	r3, r2
 80006d8:	70fb      	strb	r3, [r7, #3]
	if (
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	2b7f      	cmp	r3, #127	; 0x7f
 80006de:	d848      	bhi.n	8000772 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80006e0:	88bb      	ldrh	r3, [r7, #4]
 80006e2:	2b3f      	cmp	r3, #63	; 0x3f
 80006e4:	d845      	bhi.n	8000772 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80006e6:	4b25      	ldr	r3, [pc, #148]	; (800077c <SSD1306_DrawPixel+0xb4>)
 80006e8:	791b      	ldrb	r3, [r3, #4]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d006      	beq.n	80006fc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80006ee:	78fb      	ldrb	r3, [r7, #3]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	bf0c      	ite	eq
 80006f4:	2301      	moveq	r3, #1
 80006f6:	2300      	movne	r3, #0
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80006fc:	78fb      	ldrb	r3, [r7, #3]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d11a      	bne.n	8000738 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000702:	88fa      	ldrh	r2, [r7, #6]
 8000704:	88bb      	ldrh	r3, [r7, #4]
 8000706:	08db      	lsrs	r3, r3, #3
 8000708:	b298      	uxth	r0, r3
 800070a:	4603      	mov	r3, r0
 800070c:	01db      	lsls	r3, r3, #7
 800070e:	4413      	add	r3, r2
 8000710:	4a1b      	ldr	r2, [pc, #108]	; (8000780 <SSD1306_DrawPixel+0xb8>)
 8000712:	5cd3      	ldrb	r3, [r2, r3]
 8000714:	b25a      	sxtb	r2, r3
 8000716:	88bb      	ldrh	r3, [r7, #4]
 8000718:	f003 0307 	and.w	r3, r3, #7
 800071c:	2101      	movs	r1, #1
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	b25b      	sxtb	r3, r3
 8000724:	4313      	orrs	r3, r2
 8000726:	b259      	sxtb	r1, r3
 8000728:	88fa      	ldrh	r2, [r7, #6]
 800072a:	4603      	mov	r3, r0
 800072c:	01db      	lsls	r3, r3, #7
 800072e:	4413      	add	r3, r2
 8000730:	b2c9      	uxtb	r1, r1
 8000732:	4a13      	ldr	r2, [pc, #76]	; (8000780 <SSD1306_DrawPixel+0xb8>)
 8000734:	54d1      	strb	r1, [r2, r3]
 8000736:	e01d      	b.n	8000774 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000738:	88fa      	ldrh	r2, [r7, #6]
 800073a:	88bb      	ldrh	r3, [r7, #4]
 800073c:	08db      	lsrs	r3, r3, #3
 800073e:	b298      	uxth	r0, r3
 8000740:	4603      	mov	r3, r0
 8000742:	01db      	lsls	r3, r3, #7
 8000744:	4413      	add	r3, r2
 8000746:	4a0e      	ldr	r2, [pc, #56]	; (8000780 <SSD1306_DrawPixel+0xb8>)
 8000748:	5cd3      	ldrb	r3, [r2, r3]
 800074a:	b25a      	sxtb	r2, r3
 800074c:	88bb      	ldrh	r3, [r7, #4]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	2101      	movs	r1, #1
 8000754:	fa01 f303 	lsl.w	r3, r1, r3
 8000758:	b25b      	sxtb	r3, r3
 800075a:	43db      	mvns	r3, r3
 800075c:	b25b      	sxtb	r3, r3
 800075e:	4013      	ands	r3, r2
 8000760:	b259      	sxtb	r1, r3
 8000762:	88fa      	ldrh	r2, [r7, #6]
 8000764:	4603      	mov	r3, r0
 8000766:	01db      	lsls	r3, r3, #7
 8000768:	4413      	add	r3, r2
 800076a:	b2c9      	uxtb	r1, r1
 800076c:	4a04      	ldr	r2, [pc, #16]	; (8000780 <SSD1306_DrawPixel+0xb8>)
 800076e:	54d1      	strb	r1, [r2, r3]
 8000770:	e000      	b.n	8000774 <SSD1306_DrawPixel+0xac>
		return;
 8000772:	bf00      	nop
	}
}
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	20000494 	.word	0x20000494
 8000780:	20000094 	.word	0x20000094

08000784 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	460a      	mov	r2, r1
 800078e:	80fb      	strh	r3, [r7, #6]
 8000790:	4613      	mov	r3, r2
 8000792:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000794:	4a05      	ldr	r2, [pc, #20]	; (80007ac <SSD1306_GotoXY+0x28>)
 8000796:	88fb      	ldrh	r3, [r7, #6]
 8000798:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800079a:	4a04      	ldr	r2, [pc, #16]	; (80007ac <SSD1306_GotoXY+0x28>)
 800079c:	88bb      	ldrh	r3, [r7, #4]
 800079e:	8053      	strh	r3, [r2, #2]
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000494 	.word	0x20000494

080007b0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	6039      	str	r1, [r7, #0]
 80007ba:	71fb      	strb	r3, [r7, #7]
 80007bc:	4613      	mov	r3, r2
 80007be:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80007c0:	4b3a      	ldr	r3, [pc, #232]	; (80008ac <SSD1306_Putc+0xfc>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	4413      	add	r3, r2
	if (
 80007cc:	2b7f      	cmp	r3, #127	; 0x7f
 80007ce:	dc07      	bgt.n	80007e0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80007d0:	4b36      	ldr	r3, [pc, #216]	; (80008ac <SSD1306_Putc+0xfc>)
 80007d2:	885b      	ldrh	r3, [r3, #2]
 80007d4:	461a      	mov	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	785b      	ldrb	r3, [r3, #1]
 80007da:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80007dc:	2b3f      	cmp	r3, #63	; 0x3f
 80007de:	dd01      	ble.n	80007e4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	e05e      	b.n	80008a2 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	e04b      	b.n	8000882 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685a      	ldr	r2, [r3, #4]
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	3b20      	subs	r3, #32
 80007f2:	6839      	ldr	r1, [r7, #0]
 80007f4:	7849      	ldrb	r1, [r1, #1]
 80007f6:	fb01 f303 	mul.w	r3, r1, r3
 80007fa:	4619      	mov	r1, r3
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	440b      	add	r3, r1
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	881b      	ldrh	r3, [r3, #0]
 8000806:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000808:	2300      	movs	r3, #0
 800080a:	613b      	str	r3, [r7, #16]
 800080c:	e030      	b.n	8000870 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800080e:	68fa      	ldr	r2, [r7, #12]
 8000810:	693b      	ldr	r3, [r7, #16]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800081a:	2b00      	cmp	r3, #0
 800081c:	d010      	beq.n	8000840 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800081e:	4b23      	ldr	r3, [pc, #140]	; (80008ac <SSD1306_Putc+0xfc>)
 8000820:	881a      	ldrh	r2, [r3, #0]
 8000822:	693b      	ldr	r3, [r7, #16]
 8000824:	b29b      	uxth	r3, r3
 8000826:	4413      	add	r3, r2
 8000828:	b298      	uxth	r0, r3
 800082a:	4b20      	ldr	r3, [pc, #128]	; (80008ac <SSD1306_Putc+0xfc>)
 800082c:	885a      	ldrh	r2, [r3, #2]
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	b29b      	uxth	r3, r3
 8000832:	4413      	add	r3, r2
 8000834:	b29b      	uxth	r3, r3
 8000836:	79ba      	ldrb	r2, [r7, #6]
 8000838:	4619      	mov	r1, r3
 800083a:	f7ff ff45 	bl	80006c8 <SSD1306_DrawPixel>
 800083e:	e014      	b.n	800086a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000840:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <SSD1306_Putc+0xfc>)
 8000842:	881a      	ldrh	r2, [r3, #0]
 8000844:	693b      	ldr	r3, [r7, #16]
 8000846:	b29b      	uxth	r3, r3
 8000848:	4413      	add	r3, r2
 800084a:	b298      	uxth	r0, r3
 800084c:	4b17      	ldr	r3, [pc, #92]	; (80008ac <SSD1306_Putc+0xfc>)
 800084e:	885a      	ldrh	r2, [r3, #2]
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	b29b      	uxth	r3, r3
 8000854:	4413      	add	r3, r2
 8000856:	b299      	uxth	r1, r3
 8000858:	79bb      	ldrb	r3, [r7, #6]
 800085a:	2b00      	cmp	r3, #0
 800085c:	bf0c      	ite	eq
 800085e:	2301      	moveq	r3, #1
 8000860:	2300      	movne	r3, #0
 8000862:	b2db      	uxtb	r3, r3
 8000864:	461a      	mov	r2, r3
 8000866:	f7ff ff2f 	bl	80006c8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	3301      	adds	r3, #1
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	4293      	cmp	r3, r2
 800087a:	d3c8      	bcc.n	800080e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3301      	adds	r3, #1
 8000880:	617b      	str	r3, [r7, #20]
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	785b      	ldrb	r3, [r3, #1]
 8000886:	461a      	mov	r2, r3
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	4293      	cmp	r3, r2
 800088c:	d3ad      	bcc.n	80007ea <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800088e:	4b07      	ldr	r3, [pc, #28]	; (80008ac <SSD1306_Putc+0xfc>)
 8000890:	881a      	ldrh	r2, [r3, #0]
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	b29b      	uxth	r3, r3
 8000898:	4413      	add	r3, r2
 800089a:	b29a      	uxth	r2, r3
 800089c:	4b03      	ldr	r3, [pc, #12]	; (80008ac <SSD1306_Putc+0xfc>)
 800089e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000494 	.word	0x20000494

080008b0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	4613      	mov	r3, r2
 80008bc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80008be:	e012      	b.n	80008e6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	79fa      	ldrb	r2, [r7, #7]
 80008c6:	68b9      	ldr	r1, [r7, #8]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ff71 	bl	80007b0 <SSD1306_Putc>
 80008ce:	4603      	mov	r3, r0
 80008d0:	461a      	mov	r2, r3
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d002      	beq.n	80008e0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	e008      	b.n	80008f2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	3301      	adds	r3, #1
 80008e4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d1e8      	bne.n	80008c0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	781b      	ldrb	r3, [r3, #0]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80008fe:	2000      	movs	r0, #0
 8000900:	f7ff feca 	bl	8000698 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000904:	f7ff fe9a 	bl	800063c <SSD1306_UpdateScreen>
}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}

0800090c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <ssd1306_I2C_Init+0x24>)
 8000914:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000916:	e002      	b.n	800091e <ssd1306_I2C_Init+0x12>
		p--;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3b01      	subs	r3, #1
 800091c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1f9      	bne.n	8000918 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000924:	bf00      	nop
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	0003d090 	.word	0x0003d090

08000934 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b0c7      	sub	sp, #284	; 0x11c
 8000938:	af02      	add	r7, sp, #8
 800093a:	4604      	mov	r4, r0
 800093c:	4608      	mov	r0, r1
 800093e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8000942:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8000946:	600a      	str	r2, [r1, #0]
 8000948:	4619      	mov	r1, r3
 800094a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800094e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8000952:	4622      	mov	r2, r4
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800095a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800095e:	4602      	mov	r2, r0
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000966:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800096a:	460a      	mov	r2, r1
 800096c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800096e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000972:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000976:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800097a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800097e:	7812      	ldrb	r2, [r2, #0]
 8000980:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000982:	2300      	movs	r3, #0
 8000984:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8000988:	e015      	b.n	80009b6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800098a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800098e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000992:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8000996:	6812      	ldr	r2, [r2, #0]
 8000998:	441a      	add	r2, r3
 800099a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800099e:	3301      	adds	r3, #1
 80009a0:	7811      	ldrb	r1, [r2, #0]
 80009a2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80009a6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 80009aa:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80009ac:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80009b0:	3301      	adds	r3, #1
 80009b2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80009b6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80009c0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80009c4:	8812      	ldrh	r2, [r2, #0]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d8df      	bhi.n	800098a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80009ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80009ce:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	b299      	uxth	r1, r3
 80009d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80009da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	f107 020c 	add.w	r2, r7, #12
 80009e8:	200a      	movs	r0, #10
 80009ea:	9000      	str	r0, [sp, #0]
 80009ec:	4803      	ldr	r0, [pc, #12]	; (80009fc <ssd1306_I2C_WriteMulti+0xc8>)
 80009ee:	f000 fd3f 	bl	8001470 <HAL_I2C_Master_Transmit>
}
 80009f2:	bf00      	nop
 80009f4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	20000034 	.word	0x20000034

08000a00 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af02      	add	r7, sp, #8
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
 8000a0a:	460b      	mov	r3, r1
 8000a0c:	71bb      	strb	r3, [r7, #6]
 8000a0e:	4613      	mov	r3, r2
 8000a10:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000a12:	79bb      	ldrb	r3, [r7, #6]
 8000a14:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000a16:	797b      	ldrb	r3, [r7, #5]
 8000a18:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	b299      	uxth	r1, r3
 8000a1e:	f107 020c 	add.w	r2, r7, #12
 8000a22:	230a      	movs	r3, #10
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	2302      	movs	r3, #2
 8000a28:	4803      	ldr	r0, [pc, #12]	; (8000a38 <ssd1306_I2C_Write+0x38>)
 8000a2a:	f000 fd21 	bl	8001470 <HAL_I2C_Master_Transmit>
}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000034 	.word	0x20000034

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a42:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	4a17      	ldr	r2, [pc, #92]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6193      	str	r3, [r2, #24]
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	4a11      	ldr	r2, [pc, #68]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a64:	61d3      	str	r3, [r2, #28]
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <HAL_MspInit+0x68>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	210f      	movs	r1, #15
 8000a76:	f06f 0001 	mvn.w	r0, #1
 8000a7a:	f000 f9c0 	bl	8000dfe <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <HAL_MspInit+0x6c>)
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	4a04      	ldr	r2, [pc, #16]	; (8000aa8 <HAL_MspInit+0x6c>)
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40010000 	.word	0x40010000

08000aac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a15      	ldr	r2, [pc, #84]	; (8000b1c <HAL_I2C_MspInit+0x70>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d123      	bne.n	8000b14 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000acc:	4b14      	ldr	r3, [pc, #80]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a13      	ldr	r2, [pc, #76]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000ad2:	f043 0308 	orr.w	r3, r3, #8
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0308 	and.w	r3, r3, #8
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ae4:	23c0      	movs	r3, #192	; 0xc0
 8000ae6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ae8:	2312      	movs	r3, #18
 8000aea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	4619      	mov	r1, r3
 8000af6:	480b      	ldr	r0, [pc, #44]	; (8000b24 <HAL_I2C_MspInit+0x78>)
 8000af8:	f000 f9aa 	bl	8000e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000afe:	69db      	ldr	r3, [r3, #28]
 8000b00:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000b02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b06:	61d3      	str	r3, [r2, #28]
 8000b08:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_I2C_MspInit+0x74>)
 8000b0a:	69db      	ldr	r3, [r3, #28]
 8000b0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40005400 	.word	0x40005400
 8000b20:	40021000 	.word	0x40021000
 8000b24:	40010c00 	.word	0x40010c00

08000b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <NMI_Handler+0x4>

08000b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b32:	e7fe      	b.n	8000b32 <HardFault_Handler+0x4>

08000b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <MemManage_Handler+0x4>

08000b3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bc80      	pop	{r7}
 8000b50:	4770      	bx	lr

08000b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b56:	f000 f87b 	bl	8000c50 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b5a:	f003 f9df 	bl	8003f1c <xTaskGetSchedulerState>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d001      	beq.n	8000b68 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b64:	f003 ff38 	bl	80049d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr

08000b78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b78:	480c      	ldr	r0, [pc, #48]	; (8000bac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b7a:	490d      	ldr	r1, [pc, #52]	; (8000bb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b7c:	4a0d      	ldr	r2, [pc, #52]	; (8000bb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b80:	e002      	b.n	8000b88 <LoopCopyDataInit>

08000b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b86:	3304      	adds	r3, #4

08000b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b8c:	d3f9      	bcc.n	8000b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b8e:	4a0a      	ldr	r2, [pc, #40]	; (8000bb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b90:	4c0a      	ldr	r4, [pc, #40]	; (8000bbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b94:	e001      	b.n	8000b9a <LoopFillZerobss>

08000b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b98:	3204      	adds	r2, #4

08000b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b9c:	d3fb      	bcc.n	8000b96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b9e:	f7ff ffe5 	bl	8000b6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ba2:	f004 f973 	bl	8004e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ba6:	f7ff fad3 	bl	8000150 <main>
  bx lr
 8000baa:	4770      	bx	lr
  ldr r0, =_sdata
 8000bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb0:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000bb4:	08005874 	.word	0x08005874
  ldr r2, =_sbss
 8000bb8:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000bbc:	20001de8 	.word	0x20001de8

08000bc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bc0:	e7fe      	b.n	8000bc0 <ADC1_2_IRQHandler>
	...

08000bc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <HAL_Init+0x28>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a07      	ldr	r2, [pc, #28]	; (8000bec <HAL_Init+0x28>)
 8000bce:	f043 0310 	orr.w	r3, r3, #16
 8000bd2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f000 f907 	bl	8000de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bda:	200f      	movs	r0, #15
 8000bdc:	f000 f808 	bl	8000bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000be0:	f7ff ff2c 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40022000 	.word	0x40022000

08000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bf8:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <HAL_InitTick+0x54>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_InitTick+0x58>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4619      	mov	r1, r3
 8000c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 f911 	bl	8000e36 <HAL_SYSTICK_Config>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e00e      	b.n	8000c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2b0f      	cmp	r3, #15
 8000c22:	d80a      	bhi.n	8000c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c24:	2200      	movs	r2, #0
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2c:	f000 f8e7 	bl	8000dfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c30:	4a06      	ldr	r2, [pc, #24]	; (8000c4c <HAL_InitTick+0x5c>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c36:	2300      	movs	r3, #0
 8000c38:	e000      	b.n	8000c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000008 	.word	0x20000008
 8000c48:	20000010 	.word	0x20000010
 8000c4c:	2000000c 	.word	0x2000000c

08000c50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c54:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <HAL_IncTick+0x1c>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <HAL_IncTick+0x20>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4413      	add	r3, r2
 8000c60:	4a03      	ldr	r2, [pc, #12]	; (8000c70 <HAL_IncTick+0x20>)
 8000c62:	6013      	str	r3, [r2, #0]
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	20000010 	.word	0x20000010
 8000c70:	2000049c 	.word	0x2000049c

08000c74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  return uwTick;
 8000c78:	4b02      	ldr	r3, [pc, #8]	; (8000c84 <HAL_GetTick+0x10>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	2000049c 	.word	0x2000049c

08000c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__NVIC_SetPriorityGrouping+0x44>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cba:	4a04      	ldr	r2, [pc, #16]	; (8000ccc <__NVIC_SetPriorityGrouping+0x44>)
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	60d3      	str	r3, [r2, #12]
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd4:	4b04      	ldr	r3, [pc, #16]	; (8000ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	0a1b      	lsrs	r3, r3, #8
 8000cda:	f003 0307 	and.w	r3, r3, #7
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bc80      	pop	{r7}
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	; (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	; (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	; 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000db4:	d301      	bcc.n	8000dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000db6:	2301      	movs	r3, #1
 8000db8:	e00f      	b.n	8000dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dba:	4a0a      	ldr	r2, [pc, #40]	; (8000de4 <SysTick_Config+0x40>)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dc2:	210f      	movs	r1, #15
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f7ff ff90 	bl	8000cec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <SysTick_Config+0x40>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd2:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <SysTick_Config+0x40>)
 8000dd4:	2207      	movs	r2, #7
 8000dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	e000e010 	.word	0xe000e010

08000de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f7ff ff49 	bl	8000c88 <__NVIC_SetPriorityGrouping>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b086      	sub	sp, #24
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	4603      	mov	r3, r0
 8000e06:	60b9      	str	r1, [r7, #8]
 8000e08:	607a      	str	r2, [r7, #4]
 8000e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e10:	f7ff ff5e 	bl	8000cd0 <__NVIC_GetPriorityGrouping>
 8000e14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	6978      	ldr	r0, [r7, #20]
 8000e1c:	f7ff ff90 	bl	8000d40 <NVIC_EncodePriority>
 8000e20:	4602      	mov	r2, r0
 8000e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e26:	4611      	mov	r1, r2
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff ff5f 	bl	8000cec <__NVIC_SetPriority>
}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ffb0 	bl	8000da4 <SysTick_Config>
 8000e44:	4603      	mov	r3, r0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b08b      	sub	sp, #44	; 0x2c
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e62:	e169      	b.n	8001138 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e64:	2201      	movs	r2, #1
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	69fa      	ldr	r2, [r7, #28]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	f040 8158 	bne.w	8001132 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	4a9a      	ldr	r2, [pc, #616]	; (80010f0 <HAL_GPIO_Init+0x2a0>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d05e      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
 8000e8c:	4a98      	ldr	r2, [pc, #608]	; (80010f0 <HAL_GPIO_Init+0x2a0>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d875      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000e92:	4a98      	ldr	r2, [pc, #608]	; (80010f4 <HAL_GPIO_Init+0x2a4>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d058      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
 8000e98:	4a96      	ldr	r2, [pc, #600]	; (80010f4 <HAL_GPIO_Init+0x2a4>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d86f      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000e9e:	4a96      	ldr	r2, [pc, #600]	; (80010f8 <HAL_GPIO_Init+0x2a8>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d052      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
 8000ea4:	4a94      	ldr	r2, [pc, #592]	; (80010f8 <HAL_GPIO_Init+0x2a8>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d869      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000eaa:	4a94      	ldr	r2, [pc, #592]	; (80010fc <HAL_GPIO_Init+0x2ac>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d04c      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
 8000eb0:	4a92      	ldr	r2, [pc, #584]	; (80010fc <HAL_GPIO_Init+0x2ac>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d863      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000eb6:	4a92      	ldr	r2, [pc, #584]	; (8001100 <HAL_GPIO_Init+0x2b0>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d046      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
 8000ebc:	4a90      	ldr	r2, [pc, #576]	; (8001100 <HAL_GPIO_Init+0x2b0>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d85d      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000ec2:	2b12      	cmp	r3, #18
 8000ec4:	d82a      	bhi.n	8000f1c <HAL_GPIO_Init+0xcc>
 8000ec6:	2b12      	cmp	r3, #18
 8000ec8:	d859      	bhi.n	8000f7e <HAL_GPIO_Init+0x12e>
 8000eca:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <HAL_GPIO_Init+0x80>)
 8000ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed0:	08000f4b 	.word	0x08000f4b
 8000ed4:	08000f25 	.word	0x08000f25
 8000ed8:	08000f37 	.word	0x08000f37
 8000edc:	08000f79 	.word	0x08000f79
 8000ee0:	08000f7f 	.word	0x08000f7f
 8000ee4:	08000f7f 	.word	0x08000f7f
 8000ee8:	08000f7f 	.word	0x08000f7f
 8000eec:	08000f7f 	.word	0x08000f7f
 8000ef0:	08000f7f 	.word	0x08000f7f
 8000ef4:	08000f7f 	.word	0x08000f7f
 8000ef8:	08000f7f 	.word	0x08000f7f
 8000efc:	08000f7f 	.word	0x08000f7f
 8000f00:	08000f7f 	.word	0x08000f7f
 8000f04:	08000f7f 	.word	0x08000f7f
 8000f08:	08000f7f 	.word	0x08000f7f
 8000f0c:	08000f7f 	.word	0x08000f7f
 8000f10:	08000f7f 	.word	0x08000f7f
 8000f14:	08000f2d 	.word	0x08000f2d
 8000f18:	08000f41 	.word	0x08000f41
 8000f1c:	4a79      	ldr	r2, [pc, #484]	; (8001104 <HAL_GPIO_Init+0x2b4>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d013      	beq.n	8000f4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f22:	e02c      	b.n	8000f7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	623b      	str	r3, [r7, #32]
          break;
 8000f2a:	e029      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	3304      	adds	r3, #4
 8000f32:	623b      	str	r3, [r7, #32]
          break;
 8000f34:	e024      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	3308      	adds	r3, #8
 8000f3c:	623b      	str	r3, [r7, #32]
          break;
 8000f3e:	e01f      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	330c      	adds	r3, #12
 8000f46:	623b      	str	r3, [r7, #32]
          break;
 8000f48:	e01a      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f52:	2304      	movs	r3, #4
 8000f54:	623b      	str	r3, [r7, #32]
          break;
 8000f56:	e013      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d105      	bne.n	8000f6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f60:	2308      	movs	r3, #8
 8000f62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	69fa      	ldr	r2, [r7, #28]
 8000f68:	611a      	str	r2, [r3, #16]
          break;
 8000f6a:	e009      	b.n	8000f80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	69fa      	ldr	r2, [r7, #28]
 8000f74:	615a      	str	r2, [r3, #20]
          break;
 8000f76:	e003      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
          break;
 8000f7c:	e000      	b.n	8000f80 <HAL_GPIO_Init+0x130>
          break;
 8000f7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	2bff      	cmp	r3, #255	; 0xff
 8000f84:	d801      	bhi.n	8000f8a <HAL_GPIO_Init+0x13a>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	e001      	b.n	8000f8e <HAL_GPIO_Init+0x13e>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	2bff      	cmp	r3, #255	; 0xff
 8000f94:	d802      	bhi.n	8000f9c <HAL_GPIO_Init+0x14c>
 8000f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	e002      	b.n	8000fa2 <HAL_GPIO_Init+0x152>
 8000f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f9e:	3b08      	subs	r3, #8
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	210f      	movs	r1, #15
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	401a      	ands	r2, r3
 8000fb4:	6a39      	ldr	r1, [r7, #32]
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 80b1 	beq.w	8001132 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fd0:	4b4d      	ldr	r3, [pc, #308]	; (8001108 <HAL_GPIO_Init+0x2b8>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a4c      	ldr	r2, [pc, #304]	; (8001108 <HAL_GPIO_Init+0x2b8>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b4a      	ldr	r3, [pc, #296]	; (8001108 <HAL_GPIO_Init+0x2b8>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fe8:	4a48      	ldr	r2, [pc, #288]	; (800110c <HAL_GPIO_Init+0x2bc>)
 8000fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fec:	089b      	lsrs	r3, r3, #2
 8000fee:	3302      	adds	r3, #2
 8000ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	220f      	movs	r2, #15
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	4013      	ands	r3, r2
 800100a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a40      	ldr	r2, [pc, #256]	; (8001110 <HAL_GPIO_Init+0x2c0>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d013      	beq.n	800103c <HAL_GPIO_Init+0x1ec>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a3f      	ldr	r2, [pc, #252]	; (8001114 <HAL_GPIO_Init+0x2c4>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d00d      	beq.n	8001038 <HAL_GPIO_Init+0x1e8>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a3e      	ldr	r2, [pc, #248]	; (8001118 <HAL_GPIO_Init+0x2c8>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d007      	beq.n	8001034 <HAL_GPIO_Init+0x1e4>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a3d      	ldr	r2, [pc, #244]	; (800111c <HAL_GPIO_Init+0x2cc>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d101      	bne.n	8001030 <HAL_GPIO_Init+0x1e0>
 800102c:	2303      	movs	r3, #3
 800102e:	e006      	b.n	800103e <HAL_GPIO_Init+0x1ee>
 8001030:	2304      	movs	r3, #4
 8001032:	e004      	b.n	800103e <HAL_GPIO_Init+0x1ee>
 8001034:	2302      	movs	r3, #2
 8001036:	e002      	b.n	800103e <HAL_GPIO_Init+0x1ee>
 8001038:	2301      	movs	r3, #1
 800103a:	e000      	b.n	800103e <HAL_GPIO_Init+0x1ee>
 800103c:	2300      	movs	r3, #0
 800103e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001040:	f002 0203 	and.w	r2, r2, #3
 8001044:	0092      	lsls	r2, r2, #2
 8001046:	4093      	lsls	r3, r2
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800104e:	492f      	ldr	r1, [pc, #188]	; (800110c <HAL_GPIO_Init+0x2bc>)
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	089b      	lsrs	r3, r3, #2
 8001054:	3302      	adds	r3, #2
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d006      	beq.n	8001076 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001068:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	492c      	ldr	r1, [pc, #176]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	4313      	orrs	r3, r2
 8001072:	600b      	str	r3, [r1, #0]
 8001074:	e006      	b.n	8001084 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001076:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	43db      	mvns	r3, r3
 800107e:	4928      	ldr	r1, [pc, #160]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 8001080:	4013      	ands	r3, r2
 8001082:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d006      	beq.n	800109e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	4922      	ldr	r1, [pc, #136]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	4313      	orrs	r3, r2
 800109a:	604b      	str	r3, [r1, #4]
 800109c:	e006      	b.n	80010ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800109e:	4b20      	ldr	r3, [pc, #128]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	491e      	ldr	r1, [pc, #120]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010a8:	4013      	ands	r3, r2
 80010aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d006      	beq.n	80010c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010b8:	4b19      	ldr	r3, [pc, #100]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	4918      	ldr	r1, [pc, #96]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	608b      	str	r3, [r1, #8]
 80010c4:	e006      	b.n	80010d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	4914      	ldr	r1, [pc, #80]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010d0:	4013      	ands	r3, r2
 80010d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d021      	beq.n	8001124 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010e2:	68da      	ldr	r2, [r3, #12]
 80010e4:	490e      	ldr	r1, [pc, #56]	; (8001120 <HAL_GPIO_Init+0x2d0>)
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	60cb      	str	r3, [r1, #12]
 80010ec:	e021      	b.n	8001132 <HAL_GPIO_Init+0x2e2>
 80010ee:	bf00      	nop
 80010f0:	10320000 	.word	0x10320000
 80010f4:	10310000 	.word	0x10310000
 80010f8:	10220000 	.word	0x10220000
 80010fc:	10210000 	.word	0x10210000
 8001100:	10120000 	.word	0x10120000
 8001104:	10110000 	.word	0x10110000
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000
 8001110:	40010800 	.word	0x40010800
 8001114:	40010c00 	.word	0x40010c00
 8001118:	40011000 	.word	0x40011000
 800111c:	40011400 	.word	0x40011400
 8001120:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HAL_GPIO_Init+0x304>)
 8001126:	68da      	ldr	r2, [r3, #12]
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	43db      	mvns	r3, r3
 800112c:	4909      	ldr	r1, [pc, #36]	; (8001154 <HAL_GPIO_Init+0x304>)
 800112e:	4013      	ands	r3, r2
 8001130:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001134:	3301      	adds	r3, #1
 8001136:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113e:	fa22 f303 	lsr.w	r3, r2, r3
 8001142:	2b00      	cmp	r3, #0
 8001144:	f47f ae8e 	bne.w	8000e64 <HAL_GPIO_Init+0x14>
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	372c      	adds	r7, #44	; 0x2c
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr
 8001154:	40010400 	.word	0x40010400

08001158 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689a      	ldr	r2, [r3, #8]
 8001168:	887b      	ldrh	r3, [r7, #2]
 800116a:	4013      	ands	r3, r2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d002      	beq.n	8001176 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001170:	2301      	movs	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	e001      	b.n	800117a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800117a:	7bfb      	ldrb	r3, [r7, #15]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr

08001186 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	460b      	mov	r3, r1
 8001190:	807b      	strh	r3, [r7, #2]
 8001192:	4613      	mov	r3, r2
 8001194:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001196:	787b      	ldrb	r3, [r7, #1]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d003      	beq.n	80011a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800119c:	887a      	ldrh	r2, [r7, #2]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80011a2:	e003      	b.n	80011ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80011a4:	887b      	ldrh	r3, [r7, #2]
 80011a6:	041a      	lsls	r2, r3, #16
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	611a      	str	r2, [r3, #16]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr

080011b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	460b      	mov	r3, r1
 80011c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011c8:	887a      	ldrh	r2, [r7, #2]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4013      	ands	r3, r2
 80011ce:	041a      	lsls	r2, r3, #16
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	43d9      	mvns	r1, r3
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	400b      	ands	r3, r1
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	611a      	str	r2, [r3, #16]
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e12b      	b.n	8001452 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d106      	bne.n	8001214 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff fc4c 	bl	8000aac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2224      	movs	r2, #36	; 0x24
 8001218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f022 0201 	bic.w	r2, r2, #1
 800122a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800123a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800124a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800124c:	f001 f918 	bl	8002480 <HAL_RCC_GetPCLK1Freq>
 8001250:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	4a81      	ldr	r2, [pc, #516]	; (800145c <HAL_I2C_Init+0x274>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d807      	bhi.n	800126c <HAL_I2C_Init+0x84>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4a80      	ldr	r2, [pc, #512]	; (8001460 <HAL_I2C_Init+0x278>)
 8001260:	4293      	cmp	r3, r2
 8001262:	bf94      	ite	ls
 8001264:	2301      	movls	r3, #1
 8001266:	2300      	movhi	r3, #0
 8001268:	b2db      	uxtb	r3, r3
 800126a:	e006      	b.n	800127a <HAL_I2C_Init+0x92>
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4a7d      	ldr	r2, [pc, #500]	; (8001464 <HAL_I2C_Init+0x27c>)
 8001270:	4293      	cmp	r3, r2
 8001272:	bf94      	ite	ls
 8001274:	2301      	movls	r3, #1
 8001276:	2300      	movhi	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e0e7      	b.n	8001452 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4a78      	ldr	r2, [pc, #480]	; (8001468 <HAL_I2C_Init+0x280>)
 8001286:	fba2 2303 	umull	r2, r3, r2, r3
 800128a:	0c9b      	lsrs	r3, r3, #18
 800128c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68ba      	ldr	r2, [r7, #8]
 800129e:	430a      	orrs	r2, r1
 80012a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	4a6a      	ldr	r2, [pc, #424]	; (800145c <HAL_I2C_Init+0x274>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d802      	bhi.n	80012bc <HAL_I2C_Init+0xd4>
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	3301      	adds	r3, #1
 80012ba:	e009      	b.n	80012d0 <HAL_I2C_Init+0xe8>
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012c2:	fb02 f303 	mul.w	r3, r2, r3
 80012c6:	4a69      	ldr	r2, [pc, #420]	; (800146c <HAL_I2C_Init+0x284>)
 80012c8:	fba2 2303 	umull	r2, r3, r2, r3
 80012cc:	099b      	lsrs	r3, r3, #6
 80012ce:	3301      	adds	r3, #1
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	430b      	orrs	r3, r1
 80012d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80012e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	495c      	ldr	r1, [pc, #368]	; (800145c <HAL_I2C_Init+0x274>)
 80012ec:	428b      	cmp	r3, r1
 80012ee:	d819      	bhi.n	8001324 <HAL_I2C_Init+0x13c>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1e59      	subs	r1, r3, #1
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80012fe:	1c59      	adds	r1, r3, #1
 8001300:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001304:	400b      	ands	r3, r1
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00a      	beq.n	8001320 <HAL_I2C_Init+0x138>
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	1e59      	subs	r1, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	fbb1 f3f3 	udiv	r3, r1, r3
 8001318:	3301      	adds	r3, #1
 800131a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800131e:	e051      	b.n	80013c4 <HAL_I2C_Init+0x1dc>
 8001320:	2304      	movs	r3, #4
 8001322:	e04f      	b.n	80013c4 <HAL_I2C_Init+0x1dc>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d111      	bne.n	8001350 <HAL_I2C_Init+0x168>
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	1e58      	subs	r0, r3, #1
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6859      	ldr	r1, [r3, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	440b      	add	r3, r1
 800133a:	fbb0 f3f3 	udiv	r3, r0, r3
 800133e:	3301      	adds	r3, #1
 8001340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001344:	2b00      	cmp	r3, #0
 8001346:	bf0c      	ite	eq
 8001348:	2301      	moveq	r3, #1
 800134a:	2300      	movne	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	e012      	b.n	8001376 <HAL_I2C_Init+0x18e>
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	1e58      	subs	r0, r3, #1
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6859      	ldr	r1, [r3, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	440b      	add	r3, r1
 800135e:	0099      	lsls	r1, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	fbb0 f3f3 	udiv	r3, r0, r3
 8001366:	3301      	adds	r3, #1
 8001368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800136c:	2b00      	cmp	r3, #0
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_I2C_Init+0x196>
 800137a:	2301      	movs	r3, #1
 800137c:	e022      	b.n	80013c4 <HAL_I2C_Init+0x1dc>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d10e      	bne.n	80013a4 <HAL_I2C_Init+0x1bc>
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	1e58      	subs	r0, r3, #1
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6859      	ldr	r1, [r3, #4]
 800138e:	460b      	mov	r3, r1
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	440b      	add	r3, r1
 8001394:	fbb0 f3f3 	udiv	r3, r0, r3
 8001398:	3301      	adds	r3, #1
 800139a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800139e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013a2:	e00f      	b.n	80013c4 <HAL_I2C_Init+0x1dc>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	1e58      	subs	r0, r3, #1
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6859      	ldr	r1, [r3, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	0099      	lsls	r1, r3, #2
 80013b4:	440b      	add	r3, r1
 80013b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80013ba:	3301      	adds	r3, #1
 80013bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013c4:	6879      	ldr	r1, [r7, #4]
 80013c6:	6809      	ldr	r1, [r1, #0]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69da      	ldr	r2, [r3, #28]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80013f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6911      	ldr	r1, [r2, #16]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	68d2      	ldr	r2, [r2, #12]
 80013fe:	4311      	orrs	r1, r2
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	430b      	orrs	r3, r1
 8001406:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	695a      	ldr	r2, [r3, #20]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	431a      	orrs	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	430a      	orrs	r2, r1
 8001422:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f042 0201 	orr.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2220      	movs	r2, #32
 800143e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	000186a0 	.word	0x000186a0
 8001460:	001e847f 	.word	0x001e847f
 8001464:	003d08ff 	.word	0x003d08ff
 8001468:	431bde83 	.word	0x431bde83
 800146c:	10624dd3 	.word	0x10624dd3

08001470 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af02      	add	r7, sp, #8
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	461a      	mov	r2, r3
 800147c:	460b      	mov	r3, r1
 800147e:	817b      	strh	r3, [r7, #10]
 8001480:	4613      	mov	r3, r2
 8001482:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001484:	f7ff fbf6 	bl	8000c74 <HAL_GetTick>
 8001488:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b20      	cmp	r3, #32
 8001494:	f040 80e0 	bne.w	8001658 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2319      	movs	r3, #25
 800149e:	2201      	movs	r2, #1
 80014a0:	4970      	ldr	r1, [pc, #448]	; (8001664 <HAL_I2C_Master_Transmit+0x1f4>)
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f000 fa92 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80014ae:	2302      	movs	r3, #2
 80014b0:	e0d3      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d101      	bne.n	80014c0 <HAL_I2C_Master_Transmit+0x50>
 80014bc:	2302      	movs	r3, #2
 80014be:	e0cc      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2201      	movs	r2, #1
 80014c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d007      	beq.n	80014e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f042 0201 	orr.w	r2, r2, #1
 80014e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2221      	movs	r2, #33	; 0x21
 80014fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2210      	movs	r2, #16
 8001502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2200      	movs	r2, #0
 800150a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	893a      	ldrh	r2, [r7, #8]
 8001516:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800151c:	b29a      	uxth	r2, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	4a50      	ldr	r2, [pc, #320]	; (8001668 <HAL_I2C_Master_Transmit+0x1f8>)
 8001526:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001528:	8979      	ldrh	r1, [r7, #10]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	6a3a      	ldr	r2, [r7, #32]
 800152e:	68f8      	ldr	r0, [r7, #12]
 8001530:	f000 f9ca 	bl	80018c8 <I2C_MasterRequestWrite>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e08d      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001554:	e066      	b.n	8001624 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	6a39      	ldr	r1, [r7, #32]
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 fb0c 	bl	8001b78 <I2C_WaitOnTXEFlagUntilTimeout>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d00d      	beq.n	8001582 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	2b04      	cmp	r3, #4
 800156c:	d107      	bne.n	800157e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800157c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e06b      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800159c:	b29b      	uxth	r3, r3
 800159e:	3b01      	subs	r3, #1
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b04      	cmp	r3, #4
 80015be:	d11b      	bne.n	80015f8 <HAL_I2C_Master_Transmit+0x188>
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d017      	beq.n	80015f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	781a      	ldrb	r2, [r3, #0]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	3b01      	subs	r3, #1
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015f0:	3b01      	subs	r3, #1
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	6a39      	ldr	r1, [r7, #32]
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f000 fafc 	bl	8001bfa <I2C_WaitOnBTFFlagUntilTimeout>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00d      	beq.n	8001624 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	2b04      	cmp	r3, #4
 800160e:	d107      	bne.n	8001620 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800161e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e01a      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001628:	2b00      	cmp	r3, #0
 800162a:	d194      	bne.n	8001556 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800163a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2220      	movs	r2, #32
 8001640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001654:	2300      	movs	r3, #0
 8001656:	e000      	b.n	800165a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001658:	2302      	movs	r3, #2
  }
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	00100002 	.word	0x00100002
 8001668:	ffff0000 	.word	0xffff0000

0800166c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	; 0x28
 8001670:	af02      	add	r7, sp, #8
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	607a      	str	r2, [r7, #4]
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	460b      	mov	r3, r1
 800167a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff fafa 	bl	8000c74 <HAL_GetTick>
 8001680:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8001682:	2301      	movs	r3, #1
 8001684:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b20      	cmp	r3, #32
 8001690:	f040 8111 	bne.w	80018b6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	2319      	movs	r3, #25
 800169a:	2201      	movs	r2, #1
 800169c:	4988      	ldr	r1, [pc, #544]	; (80018c0 <HAL_I2C_IsDeviceReady+0x254>)
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f000 f994 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80016aa:	2302      	movs	r3, #2
 80016ac:	e104      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d101      	bne.n	80016bc <HAL_I2C_IsDeviceReady+0x50>
 80016b8:	2302      	movs	r3, #2
 80016ba:	e0fd      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d007      	beq.n	80016e2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f042 0201 	orr.w	r2, r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2224      	movs	r2, #36	; 0x24
 80016f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2200      	movs	r2, #0
 80016fe:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4a70      	ldr	r2, [pc, #448]	; (80018c4 <HAL_I2C_IsDeviceReady+0x258>)
 8001704:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001714:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	2200      	movs	r2, #0
 800171e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001722:	68f8      	ldr	r0, [r7, #12]
 8001724:	f000 f952 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00d      	beq.n	800174a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800173c:	d103      	bne.n	8001746 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001744:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e0b6      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800174a:	897b      	ldrh	r3, [r7, #10]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001758:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff fa8b 	bl	8000c74 <HAL_GetTick>
 800175e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b02      	cmp	r3, #2
 800176c:	bf0c      	ite	eq
 800176e:	2301      	moveq	r3, #1
 8001770:	2300      	movne	r3, #0
 8001772:	b2db      	uxtb	r3, r3
 8001774:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001784:	bf0c      	ite	eq
 8001786:	2301      	moveq	r3, #1
 8001788:	2300      	movne	r3, #0
 800178a:	b2db      	uxtb	r3, r3
 800178c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800178e:	e025      	b.n	80017dc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001790:	f7ff fa70 	bl	8000c74 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d302      	bcc.n	80017a6 <HAL_I2C_IsDeviceReady+0x13a>
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d103      	bne.n	80017ae <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	22a0      	movs	r2, #160	; 0xa0
 80017aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	bf0c      	ite	eq
 80017bc:	2301      	moveq	r3, #1
 80017be:	2300      	movne	r3, #0
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017d2:	bf0c      	ite	eq
 80017d4:	2301      	moveq	r3, #1
 80017d6:	2300      	movne	r3, #0
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2ba0      	cmp	r3, #160	; 0xa0
 80017e6:	d005      	beq.n	80017f4 <HAL_I2C_IsDeviceReady+0x188>
 80017e8:	7dfb      	ldrb	r3, [r7, #23]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d102      	bne.n	80017f4 <HAL_I2C_IsDeviceReady+0x188>
 80017ee:	7dbb      	ldrb	r3, [r7, #22]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0cd      	beq.n	8001790 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2220      	movs	r2, #32
 80017f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b02      	cmp	r3, #2
 8001808:	d129      	bne.n	800185e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001818:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	695b      	ldr	r3, [r3, #20]
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	2319      	movs	r3, #25
 8001836:	2201      	movs	r2, #1
 8001838:	4921      	ldr	r1, [pc, #132]	; (80018c0 <HAL_I2C_IsDeviceReady+0x254>)
 800183a:	68f8      	ldr	r0, [r7, #12]
 800183c:	f000 f8c6 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e036      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2220      	movs	r2, #32
 800184e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800185a:	2300      	movs	r3, #0
 800185c:	e02c      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800186c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001876:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	2319      	movs	r3, #25
 800187e:	2201      	movs	r2, #1
 8001880:	490f      	ldr	r1, [pc, #60]	; (80018c0 <HAL_I2C_IsDeviceReady+0x254>)
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f000 f8a2 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e012      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	3301      	adds	r3, #1
 8001896:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	429a      	cmp	r2, r3
 800189e:	f4ff af32 	bcc.w	8001706 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2220      	movs	r2, #32
 80018a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2200      	movs	r2, #0
 80018ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e000      	b.n	80018b8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80018b6:	2302      	movs	r3, #2
  }
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3720      	adds	r7, #32
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	00100002 	.word	0x00100002
 80018c4:	ffff0000 	.word	0xffff0000

080018c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af02      	add	r7, sp, #8
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	460b      	mov	r3, r1
 80018d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	2b08      	cmp	r3, #8
 80018e2:	d006      	beq.n	80018f2 <I2C_MasterRequestWrite+0x2a>
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d003      	beq.n	80018f2 <I2C_MasterRequestWrite+0x2a>
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018f0:	d108      	bne.n	8001904 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	e00b      	b.n	800191c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001908:	2b12      	cmp	r3, #18
 800190a:	d107      	bne.n	800191c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800191a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f000 f84f 	bl	80019cc <I2C_WaitOnFlagUntilTimeout>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d00d      	beq.n	8001950 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001942:	d103      	bne.n	800194c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f44f 7200 	mov.w	r2, #512	; 0x200
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e035      	b.n	80019bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001958:	d108      	bne.n	800196c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800195a:	897b      	ldrh	r3, [r7, #10]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	461a      	mov	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001968:	611a      	str	r2, [r3, #16]
 800196a:	e01b      	b.n	80019a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800196c:	897b      	ldrh	r3, [r7, #10]
 800196e:	11db      	asrs	r3, r3, #7
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f003 0306 	and.w	r3, r3, #6
 8001976:	b2db      	uxtb	r3, r3
 8001978:	f063 030f 	orn	r3, r3, #15
 800197c:	b2da      	uxtb	r2, r3
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	490e      	ldr	r1, [pc, #56]	; (80019c4 <I2C_MasterRequestWrite+0xfc>)
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f875 	bl	8001a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e010      	b.n	80019bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800199a:	897b      	ldrh	r3, [r7, #10]
 800199c:	b2da      	uxtb	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	4907      	ldr	r1, [pc, #28]	; (80019c8 <I2C_MasterRequestWrite+0x100>)
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f000 f865 	bl	8001a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	00010008 	.word	0x00010008
 80019c8:	00010002 	.word	0x00010002

080019cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	4613      	mov	r3, r2
 80019da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019dc:	e025      	b.n	8001a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d021      	beq.n	8001a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019e6:	f7ff f945 	bl	8000c74 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d302      	bcc.n	80019fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d116      	bne.n	8001a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2200      	movs	r2, #0
 8001a00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2220      	movs	r2, #32
 8001a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	f043 0220 	orr.w	r2, r3, #32
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e023      	b.n	8001a72 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d10d      	bne.n	8001a50 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	bf0c      	ite	eq
 8001a46:	2301      	moveq	r3, #1
 8001a48:	2300      	movne	r3, #0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	e00c      	b.n	8001a6a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	43da      	mvns	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bf0c      	ite	eq
 8001a62:	2301      	moveq	r3, #1
 8001a64:	2300      	movne	r3, #0
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	461a      	mov	r2, r3
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d0b6      	beq.n	80019de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001a88:	e051      	b.n	8001b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a98:	d123      	bne.n	8001ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ab2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2220      	movs	r2, #32
 8001abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	f043 0204 	orr.w	r2, r3, #4
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e046      	b.n	8001b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae8:	d021      	beq.n	8001b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aea:	f7ff f8c3 	bl	8000c74 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d302      	bcc.n	8001b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d116      	bne.n	8001b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f043 0220 	orr.w	r2, r3, #32
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e020      	b.n	8001b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	0c1b      	lsrs	r3, r3, #16
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d10c      	bne.n	8001b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	43da      	mvns	r2, r3
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	4013      	ands	r3, r2
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	bf14      	ite	ne
 8001b4a:	2301      	movne	r3, #1
 8001b4c:	2300      	moveq	r3, #0
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	e00b      	b.n	8001b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	43da      	mvns	r2, r3
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	bf14      	ite	ne
 8001b64:	2301      	movne	r3, #1
 8001b66:	2300      	moveq	r3, #0
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d18d      	bne.n	8001a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b84:	e02d      	b.n	8001be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f000 f878 	bl	8001c7c <I2C_IsAcknowledgeFailed>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e02d      	b.n	8001bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d021      	beq.n	8001be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b9e:	f7ff f869 	bl	8000c74 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	68ba      	ldr	r2, [r7, #8]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d302      	bcc.n	8001bb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d116      	bne.n	8001be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2220      	movs	r2, #32
 8001bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	f043 0220 	orr.w	r2, r3, #32
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e007      	b.n	8001bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bec:	2b80      	cmp	r3, #128	; 0x80
 8001bee:	d1ca      	bne.n	8001b86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b084      	sub	sp, #16
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001c06:	e02d      	b.n	8001c64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f000 f837 	bl	8001c7c <I2C_IsAcknowledgeFailed>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e02d      	b.n	8001c74 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c1e:	d021      	beq.n	8001c64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c20:	f7ff f828 	bl	8000c74 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d302      	bcc.n	8001c36 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d116      	bne.n	8001c64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c50:	f043 0220 	orr.w	r2, r3, #32
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e007      	b.n	8001c74 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d1ca      	bne.n	8001c08 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c92:	d11b      	bne.n	8001ccc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c9c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	f043 0204 	orr.w	r2, r3, #4
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e000      	b.n	8001cce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e272      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 8087 	beq.w	8001e06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cf8:	4b92      	ldr	r3, [pc, #584]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 030c 	and.w	r3, r3, #12
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d00c      	beq.n	8001d1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d04:	4b8f      	ldr	r3, [pc, #572]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 030c 	and.w	r3, r3, #12
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d112      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
 8001d10:	4b8c      	ldr	r3, [pc, #560]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d1c:	d10b      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1e:	4b89      	ldr	r3, [pc, #548]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d06c      	beq.n	8001e04 <HAL_RCC_OscConfig+0x12c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d168      	bne.n	8001e04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e24c      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x76>
 8001d40:	4b80      	ldr	r3, [pc, #512]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a7f      	ldr	r2, [pc, #508]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	e02e      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x98>
 8001d56:	4b7b      	ldr	r3, [pc, #492]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a7a      	ldr	r2, [pc, #488]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b78      	ldr	r3, [pc, #480]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a77      	ldr	r2, [pc, #476]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	e01d      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d78:	d10c      	bne.n	8001d94 <HAL_RCC_OscConfig+0xbc>
 8001d7a:	4b72      	ldr	r3, [pc, #456]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a71      	ldr	r2, [pc, #452]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b6f      	ldr	r3, [pc, #444]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a6e      	ldr	r2, [pc, #440]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d94:	4b6b      	ldr	r3, [pc, #428]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a6a      	ldr	r2, [pc, #424]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a67      	ldr	r2, [pc, #412]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001daa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d013      	beq.n	8001ddc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7fe ff5e 	bl	8000c74 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7fe ff5a 	bl	8000c74 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	; 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e200      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b5d      	ldr	r3, [pc, #372]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0xe4>
 8001dda:	e014      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7fe ff4a 	bl	8000c74 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de4:	f7fe ff46 	bl	8000c74 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	; 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e1ec      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df6:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0x10c>
 8001e02:	e000      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d063      	beq.n	8001eda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e12:	4b4c      	ldr	r3, [pc, #304]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00b      	beq.n	8001e36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e1e:	4b49      	ldr	r3, [pc, #292]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d11c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
 8001e2a:	4b46      	ldr	r3, [pc, #280]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d116      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	4b43      	ldr	r3, [pc, #268]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e1c0      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4939      	ldr	r1, [pc, #228]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e62:	e03a      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d020      	beq.n	8001eae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6c:	4b36      	ldr	r3, [pc, #216]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7fe feff 	bl	8000c74 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7a:	f7fe fefb 	bl	8000c74 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e1a1      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b2a      	ldr	r3, [pc, #168]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4927      	ldr	r1, [pc, #156]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
 8001eac:	e015      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7fe fede 	bl	8000c74 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ebc:	f7fe feda 	bl	8000c74 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e180      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ece:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d03a      	beq.n	8001f5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d019      	beq.n	8001f22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7fe febe 	bl	8000c74 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001efc:	f7fe feba 	bl	8000c74 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e160      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fac4 	bl	80024a8 <RCC_Delay>
 8001f20:	e01c      	b.n	8001f5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f28:	f7fe fea4 	bl	8000c74 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2e:	e00f      	b.n	8001f50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f30:	f7fe fea0 	bl	8000c74 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d908      	bls.n	8001f50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e146      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	42420000 	.word	0x42420000
 8001f4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f50:	4b92      	ldr	r3, [pc, #584]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1e9      	bne.n	8001f30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80a6 	beq.w	80020b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6e:	4b8b      	ldr	r3, [pc, #556]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10d      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b88      	ldr	r3, [pc, #544]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	4a87      	ldr	r2, [pc, #540]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f84:	61d3      	str	r3, [r2, #28]
 8001f86:	4b85      	ldr	r3, [pc, #532]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f92:	2301      	movs	r3, #1
 8001f94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f96:	4b82      	ldr	r3, [pc, #520]	; (80021a0 <HAL_RCC_OscConfig+0x4c8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d118      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa2:	4b7f      	ldr	r3, [pc, #508]	; (80021a0 <HAL_RCC_OscConfig+0x4c8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a7e      	ldr	r2, [pc, #504]	; (80021a0 <HAL_RCC_OscConfig+0x4c8>)
 8001fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fae:	f7fe fe61 	bl	8000c74 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb6:	f7fe fe5d 	bl	8000c74 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b64      	cmp	r3, #100	; 0x64
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e103      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc8:	4b75      	ldr	r3, [pc, #468]	; (80021a0 <HAL_RCC_OscConfig+0x4c8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0f0      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d106      	bne.n	8001fea <HAL_RCC_OscConfig+0x312>
 8001fdc:	4b6f      	ldr	r3, [pc, #444]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	4a6e      	ldr	r2, [pc, #440]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6213      	str	r3, [r2, #32]
 8001fe8:	e02d      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10c      	bne.n	800200c <HAL_RCC_OscConfig+0x334>
 8001ff2:	4b6a      	ldr	r3, [pc, #424]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	4a69      	ldr	r2, [pc, #420]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	6213      	str	r3, [r2, #32]
 8001ffe:	4b67      	ldr	r3, [pc, #412]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a66      	ldr	r2, [pc, #408]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002004:	f023 0304 	bic.w	r3, r3, #4
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	e01c      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d10c      	bne.n	800202e <HAL_RCC_OscConfig+0x356>
 8002014:	4b61      	ldr	r3, [pc, #388]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4a60      	ldr	r2, [pc, #384]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800201a:	f043 0304 	orr.w	r3, r3, #4
 800201e:	6213      	str	r3, [r2, #32]
 8002020:	4b5e      	ldr	r3, [pc, #376]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4a5d      	ldr	r2, [pc, #372]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6213      	str	r3, [r2, #32]
 800202c:	e00b      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800202e:	4b5b      	ldr	r3, [pc, #364]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	4a5a      	ldr	r2, [pc, #360]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	6213      	str	r3, [r2, #32]
 800203a:	4b58      	ldr	r3, [pc, #352]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	4a57      	ldr	r2, [pc, #348]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002040:	f023 0304 	bic.w	r3, r3, #4
 8002044:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d015      	beq.n	800207a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7fe fe11 	bl	8000c74 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7fe fe0d 	bl	8000c74 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e0b1      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206c:	4b4b      	ldr	r3, [pc, #300]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0ee      	beq.n	8002056 <HAL_RCC_OscConfig+0x37e>
 8002078:	e014      	b.n	80020a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207a:	f7fe fdfb 	bl	8000c74 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002080:	e00a      	b.n	8002098 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f7fe fdf7 	bl	8000c74 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002090:	4293      	cmp	r3, r2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e09b      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002098:	4b40      	ldr	r3, [pc, #256]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1ee      	bne.n	8002082 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d105      	bne.n	80020b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020aa:	4b3c      	ldr	r3, [pc, #240]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	4a3b      	ldr	r2, [pc, #236]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8087 	beq.w	80021ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c0:	4b36      	ldr	r3, [pc, #216]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d061      	beq.n	8002190 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d146      	bne.n	8002162 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d4:	4b33      	ldr	r3, [pc, #204]	; (80021a4 <HAL_RCC_OscConfig+0x4cc>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7fe fdcb 	bl	8000c74 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e2:	f7fe fdc7 	bl	8000c74 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e06d      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f4:	4b29      	ldr	r3, [pc, #164]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f0      	bne.n	80020e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002108:	d108      	bne.n	800211c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800210a:	4b24      	ldr	r3, [pc, #144]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4921      	ldr	r1, [pc, #132]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211c:	4b1f      	ldr	r3, [pc, #124]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a19      	ldr	r1, [r3, #32]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	430b      	orrs	r3, r1
 800212e:	491b      	ldr	r1, [pc, #108]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002134:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <HAL_RCC_OscConfig+0x4cc>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7fe fd9b 	bl	8000c74 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7fe fd97 	bl	8000c74 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e03d      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x46a>
 8002160:	e035      	b.n	80021ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <HAL_RCC_OscConfig+0x4cc>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7fe fd84 	bl	8000c74 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7fe fd80 	bl	8000c74 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e026      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_RCC_OscConfig+0x4c4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x498>
 800218e:	e01e      	b.n	80021ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d107      	bne.n	80021a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e019      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
 800219c:	40021000 	.word	0x40021000
 80021a0:	40007000 	.word	0x40007000
 80021a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021a8:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <HAL_RCC_OscConfig+0x500>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40021000 	.word	0x40021000

080021dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0d0      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021f0:	4b6a      	ldr	r3, [pc, #424]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d910      	bls.n	8002220 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fe:	4b67      	ldr	r3, [pc, #412]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 0207 	bic.w	r2, r3, #7
 8002206:	4965      	ldr	r1, [pc, #404]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b63      	ldr	r3, [pc, #396]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0b8      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d020      	beq.n	800226e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002238:	4b59      	ldr	r3, [pc, #356]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a58      	ldr	r2, [pc, #352]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002242:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002250:	4b53      	ldr	r3, [pc, #332]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	4a52      	ldr	r2, [pc, #328]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800225a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800225c:	4b50      	ldr	r3, [pc, #320]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	494d      	ldr	r1, [pc, #308]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	4313      	orrs	r3, r2
 800226c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d040      	beq.n	80022fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d107      	bne.n	8002292 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002282:	4b47      	ldr	r3, [pc, #284]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d115      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e07f      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d107      	bne.n	80022aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4b41      	ldr	r3, [pc, #260]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d109      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e073      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022aa:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e06b      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ba:	4b39      	ldr	r3, [pc, #228]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f023 0203 	bic.w	r2, r3, #3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	4936      	ldr	r1, [pc, #216]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022cc:	f7fe fcd2 	bl	8000c74 <HAL_GetTick>
 80022d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d2:	e00a      	b.n	80022ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d4:	f7fe fcce 	bl	8000c74 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e053      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ea:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 020c 	and.w	r2, r3, #12
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d1eb      	bne.n	80022d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022fc:	4b27      	ldr	r3, [pc, #156]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d210      	bcs.n	800232c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230a:	4b24      	ldr	r3, [pc, #144]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f023 0207 	bic.w	r2, r3, #7
 8002312:	4922      	ldr	r1, [pc, #136]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800231a:	4b20      	ldr	r3, [pc, #128]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e032      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002338:	4b19      	ldr	r3, [pc, #100]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	4916      	ldr	r1, [pc, #88]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	2b00      	cmp	r3, #0
 8002354:	d009      	beq.n	800236a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002356:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	490e      	ldr	r1, [pc, #56]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800236a:	f000 f821 	bl	80023b0 <HAL_RCC_GetSysClockFreq>
 800236e:	4602      	mov	r2, r0
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	490a      	ldr	r1, [pc, #40]	; (80023a4 <HAL_RCC_ClockConfig+0x1c8>)
 800237c:	5ccb      	ldrb	r3, [r1, r3]
 800237e:	fa22 f303 	lsr.w	r3, r2, r3
 8002382:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_RCC_ClockConfig+0x1d0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe fc30 	bl	8000bf0 <HAL_InitTick>

  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40022000 	.word	0x40022000
 80023a0:	40021000 	.word	0x40021000
 80023a4:	0800582c 	.word	0x0800582c
 80023a8:	20000008 	.word	0x20000008
 80023ac:	2000000c 	.word	0x2000000c

080023b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023b0:	b490      	push	{r4, r7}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80023b6:	4b29      	ldr	r3, [pc, #164]	; (800245c <HAL_RCC_GetSysClockFreq+0xac>)
 80023b8:	1d3c      	adds	r4, r7, #4
 80023ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80023c0:	f240 2301 	movw	r3, #513	; 0x201
 80023c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]
 80023ca:	2300      	movs	r3, #0
 80023cc:	61bb      	str	r3, [r7, #24]
 80023ce:	2300      	movs	r3, #0
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023da:	4b21      	ldr	r3, [pc, #132]	; (8002460 <HAL_RCC_GetSysClockFreq+0xb0>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d002      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x40>
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d003      	beq.n	80023f6 <HAL_RCC_GetSysClockFreq+0x46>
 80023ee:	e02b      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023f0:	4b1c      	ldr	r3, [pc, #112]	; (8002464 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023f2:	623b      	str	r3, [r7, #32]
      break;
 80023f4:	e02b      	b.n	800244e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	0c9b      	lsrs	r3, r3, #18
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	3328      	adds	r3, #40	; 0x28
 8002400:	443b      	add	r3, r7
 8002402:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002406:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d012      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002412:	4b13      	ldr	r3, [pc, #76]	; (8002460 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	0c5b      	lsrs	r3, r3, #17
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	3328      	adds	r3, #40	; 0x28
 800241e:	443b      	add	r3, r7
 8002420:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002424:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	4a0e      	ldr	r2, [pc, #56]	; (8002464 <HAL_RCC_GetSysClockFreq+0xb4>)
 800242a:	fb03 f202 	mul.w	r2, r3, r2
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	fbb2 f3f3 	udiv	r3, r2, r3
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
 8002436:	e004      	b.n	8002442 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <HAL_RCC_GetSysClockFreq+0xb8>)
 800243c:	fb02 f303 	mul.w	r3, r2, r3
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	623b      	str	r3, [r7, #32]
      break;
 8002446:	e002      	b.n	800244e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_RCC_GetSysClockFreq+0xb4>)
 800244a:	623b      	str	r3, [r7, #32]
      break;
 800244c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800244e:	6a3b      	ldr	r3, [r7, #32]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3728      	adds	r7, #40	; 0x28
 8002454:	46bd      	mov	sp, r7
 8002456:	bc90      	pop	{r4, r7}
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	0800502c 	.word	0x0800502c
 8002460:	40021000 	.word	0x40021000
 8002464:	007a1200 	.word	0x007a1200
 8002468:	003d0900 	.word	0x003d0900

0800246c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002470:	4b02      	ldr	r3, [pc, #8]	; (800247c <HAL_RCC_GetHCLKFreq+0x10>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	20000008 	.word	0x20000008

08002480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002484:	f7ff fff2 	bl	800246c <HAL_RCC_GetHCLKFreq>
 8002488:	4602      	mov	r2, r0
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	0a1b      	lsrs	r3, r3, #8
 8002490:	f003 0307 	and.w	r3, r3, #7
 8002494:	4903      	ldr	r1, [pc, #12]	; (80024a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002496:	5ccb      	ldrb	r3, [r1, r3]
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000
 80024a4:	0800583c 	.word	0x0800583c

080024a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <RCC_Delay+0x34>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <RCC_Delay+0x38>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	0a5b      	lsrs	r3, r3, #9
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024c4:	bf00      	nop
  }
  while (Delay --);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1e5a      	subs	r2, r3, #1
 80024ca:	60fa      	str	r2, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1f9      	bne.n	80024c4 <RCC_Delay+0x1c>
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	20000008 	.word	0x20000008
 80024e0:	10624dd3 	.word	0x10624dd3

080024e4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024ea:	f3ef 8305 	mrs	r3, IPSR
 80024ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80024f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10f      	bne.n	8002516 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024f6:	f3ef 8310 	mrs	r3, PRIMASK
 80024fa:	607b      	str	r3, [r7, #4]
  return(result);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d109      	bne.n	8002516 <osKernelInitialize+0x32>
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <osKernelInitialize+0x60>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d109      	bne.n	800251e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800250a:	f3ef 8311 	mrs	r3, BASEPRI
 800250e:	603b      	str	r3, [r7, #0]
  return(result);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8002516:	f06f 0305 	mvn.w	r3, #5
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	e00c      	b.n	8002538 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <osKernelInitialize+0x60>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d105      	bne.n	8002532 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8002526:	4b07      	ldr	r3, [pc, #28]	; (8002544 <osKernelInitialize+0x60>)
 8002528:	2201      	movs	r2, #1
 800252a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	e002      	b.n	8002538 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002532:	f04f 33ff 	mov.w	r3, #4294967295
 8002536:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002538:	68fb      	ldr	r3, [r7, #12]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	200004a0 	.word	0x200004a0

08002548 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800254e:	f3ef 8305 	mrs	r3, IPSR
 8002552:	60bb      	str	r3, [r7, #8]
  return(result);
 8002554:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800255a:	f3ef 8310 	mrs	r3, PRIMASK
 800255e:	607b      	str	r3, [r7, #4]
  return(result);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d109      	bne.n	800257a <osKernelStart+0x32>
 8002566:	4b11      	ldr	r3, [pc, #68]	; (80025ac <osKernelStart+0x64>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2b02      	cmp	r3, #2
 800256c:	d109      	bne.n	8002582 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800256e:	f3ef 8311 	mrs	r3, BASEPRI
 8002572:	603b      	str	r3, [r7, #0]
  return(result);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <osKernelStart+0x3a>
    stat = osErrorISR;
 800257a:	f06f 0305 	mvn.w	r3, #5
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	e00e      	b.n	80025a0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <osKernelStart+0x64>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d107      	bne.n	800259a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800258a:	4b08      	ldr	r3, [pc, #32]	; (80025ac <osKernelStart+0x64>)
 800258c:	2202      	movs	r2, #2
 800258e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002590:	f001 f878 	bl	8003684 <vTaskStartScheduler>
      stat = osOK;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	e002      	b.n	80025a0 <osKernelStart+0x58>
    } else {
      stat = osError;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80025a0:	68fb      	ldr	r3, [r7, #12]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200004a0 	.word	0x200004a0

080025b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b092      	sub	sp, #72	; 0x48
 80025b4:	af04      	add	r7, sp, #16
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025c0:	f3ef 8305 	mrs	r3, IPSR
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f040 8094 	bne.w	80026f6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ce:	f3ef 8310 	mrs	r3, PRIMASK
 80025d2:	623b      	str	r3, [r7, #32]
  return(result);
 80025d4:	6a3b      	ldr	r3, [r7, #32]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 808d 	bne.w	80026f6 <osThreadNew+0x146>
 80025dc:	4b48      	ldr	r3, [pc, #288]	; (8002700 <osThreadNew+0x150>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d106      	bne.n	80025f2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80025e4:	f3ef 8311 	mrs	r3, BASEPRI
 80025e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f040 8082 	bne.w	80026f6 <osThreadNew+0x146>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d07e      	beq.n	80026f6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80025f8:	2380      	movs	r3, #128	; 0x80
 80025fa:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80025fc:	2318      	movs	r3, #24
 80025fe:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002600:	2300      	movs	r3, #0
 8002602:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002604:	f107 031b 	add.w	r3, r7, #27
 8002608:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800260a:	f04f 33ff 	mov.w	r3, #4294967295
 800260e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d045      	beq.n	80026a2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <osThreadNew+0x74>
        name = attr->name;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002634:	2b00      	cmp	r3, #0
 8002636:	d008      	beq.n	800264a <osThreadNew+0x9a>
 8002638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263a:	2b38      	cmp	r3, #56	; 0x38
 800263c:	d805      	bhi.n	800264a <osThreadNew+0x9a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <osThreadNew+0x9e>
        return (NULL);
 800264a:	2300      	movs	r3, #0
 800264c:	e054      	b.n	80026f8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00e      	beq.n	8002684 <osThreadNew+0xd4>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b5b      	cmp	r3, #91	; 0x5b
 800266c:	d90a      	bls.n	8002684 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002672:	2b00      	cmp	r3, #0
 8002674:	d006      	beq.n	8002684 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <osThreadNew+0xd4>
        mem = 1;
 800267e:	2301      	movs	r3, #1
 8002680:	62bb      	str	r3, [r7, #40]	; 0x28
 8002682:	e010      	b.n	80026a6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d10c      	bne.n	80026a6 <osThreadNew+0xf6>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d108      	bne.n	80026a6 <osThreadNew+0xf6>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d104      	bne.n	80026a6 <osThreadNew+0xf6>
          mem = 0;
 800269c:	2300      	movs	r3, #0
 800269e:	62bb      	str	r3, [r7, #40]	; 0x28
 80026a0:	e001      	b.n	80026a6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80026a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d110      	bne.n	80026ce <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80026b4:	9202      	str	r2, [sp, #8]
 80026b6:	9301      	str	r3, [sp, #4]
 80026b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 fe12 	bl	80032ec <xTaskCreateStatic>
 80026c8:	4603      	mov	r3, r0
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	e013      	b.n	80026f6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d110      	bne.n	80026f6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80026d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	9301      	str	r3, [sp, #4]
 80026de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 fe5c 	bl	80033a4 <xTaskCreate>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d001      	beq.n	80026f6 <osThreadNew+0x146>
          hTask = NULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80026f6:	697b      	ldr	r3, [r7, #20]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3738      	adds	r7, #56	; 0x38
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	200004a0 	.word	0x200004a0

08002704 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800270c:	f3ef 8305 	mrs	r3, IPSR
 8002710:	613b      	str	r3, [r7, #16]
  return(result);
 8002712:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10f      	bne.n	8002738 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002718:	f3ef 8310 	mrs	r3, PRIMASK
 800271c:	60fb      	str	r3, [r7, #12]
  return(result);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d109      	bne.n	8002738 <osDelay+0x34>
 8002724:	4b0d      	ldr	r3, [pc, #52]	; (800275c <osDelay+0x58>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d109      	bne.n	8002740 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800272c:	f3ef 8311 	mrs	r3, BASEPRI
 8002730:	60bb      	str	r3, [r7, #8]
  return(result);
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <osDelay+0x3c>
    stat = osErrorISR;
 8002738:	f06f 0305 	mvn.w	r3, #5
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	e007      	b.n	8002750 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d002      	beq.n	8002750 <osDelay+0x4c>
      vTaskDelay(ticks);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 ff66 	bl	800361c <vTaskDelay>
    }
  }

  return (stat);
 8002750:	697b      	ldr	r3, [r7, #20]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200004a0 	.word	0x200004a0

08002760 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4a06      	ldr	r2, [pc, #24]	; (8002788 <vApplicationGetIdleTaskMemory+0x28>)
 8002770:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	4a05      	ldr	r2, [pc, #20]	; (800278c <vApplicationGetIdleTaskMemory+0x2c>)
 8002776:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2280      	movs	r2, #128	; 0x80
 800277c:	601a      	str	r2, [r3, #0]
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	200004a4 	.word	0x200004a4
 800278c:	20000500 	.word	0x20000500

08002790 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4a07      	ldr	r2, [pc, #28]	; (80027bc <vApplicationGetTimerTaskMemory+0x2c>)
 80027a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	4a06      	ldr	r2, [pc, #24]	; (80027c0 <vApplicationGetTimerTaskMemory+0x30>)
 80027a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ae:	601a      	str	r2, [r3, #0]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000700 	.word	0x20000700
 80027c0:	2000075c 	.word	0x2000075c

080027c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f103 0208 	add.w	r2, r3, #8
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f103 0208 	add.w	r2, r3, #8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f103 0208 	add.w	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr

0800281a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800281a:	b480      	push	{r7}
 800281c:	b085      	sub	sp, #20
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
 8002822:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	1c5a      	adds	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	601a      	str	r2, [r3, #0]
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002876:	d103      	bne.n	8002880 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	e00c      	b.n	800289a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3308      	adds	r3, #8
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	e002      	b.n	800288e <vListInsert+0x2e>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	429a      	cmp	r2, r3
 8002898:	d2f6      	bcs.n	8002888 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	1c5a      	adds	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	601a      	str	r2, [r3, #0]
}
 80028c6:	bf00      	nop
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr

080028d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6892      	ldr	r2, [r2, #8]
 80028e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6852      	ldr	r2, [r2, #4]
 80028f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d103      	bne.n	8002904 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	1e5a      	subs	r2, r3, #1
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr
	...

08002924 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d10a      	bne.n	800294e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293c:	f383 8811 	msr	BASEPRI, r3
 8002940:	f3bf 8f6f 	isb	sy
 8002944:	f3bf 8f4f 	dsb	sy
 8002948:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800294a:	bf00      	nop
 800294c:	e7fe      	b.n	800294c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800294e:	f001 ffc5 	bl	80048dc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295a:	68f9      	ldr	r1, [r7, #12]
 800295c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800295e:	fb01 f303 	mul.w	r3, r1, r3
 8002962:	441a      	add	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297e:	3b01      	subs	r3, #1
 8002980:	68f9      	ldr	r1, [r7, #12]
 8002982:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002984:	fb01 f303 	mul.w	r3, r1, r3
 8002988:	441a      	add	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	22ff      	movs	r2, #255	; 0xff
 8002992:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	22ff      	movs	r2, #255	; 0xff
 800299a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d114      	bne.n	80029ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01a      	beq.n	80029e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3310      	adds	r3, #16
 80029b0:	4618      	mov	r0, r3
 80029b2:	f001 f8f1 	bl	8003b98 <xTaskRemoveFromEventList>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d012      	beq.n	80029e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80029bc:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <xQueueGenericReset+0xcc>)
 80029be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	f3bf 8f4f 	dsb	sy
 80029c8:	f3bf 8f6f 	isb	sy
 80029cc:	e009      	b.n	80029e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	3310      	adds	r3, #16
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fef6 	bl	80027c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	3324      	adds	r3, #36	; 0x24
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fef1 	bl	80027c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029e2:	f001 ffab 	bl	800493c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029e6:	2301      	movs	r3, #1
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	e000ed04 	.word	0xe000ed04

080029f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08e      	sub	sp, #56	; 0x38
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
 8002a00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10a      	bne.n	8002a1e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a0c:	f383 8811 	msr	BASEPRI, r3
 8002a10:	f3bf 8f6f 	isb	sy
 8002a14:	f3bf 8f4f 	dsb	sy
 8002a18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a1a:	bf00      	nop
 8002a1c:	e7fe      	b.n	8002a1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10a      	bne.n	8002a3a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a36:	bf00      	nop
 8002a38:	e7fe      	b.n	8002a38 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d002      	beq.n	8002a46 <xQueueGenericCreateStatic+0x52>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <xQueueGenericCreateStatic+0x56>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <xQueueGenericCreateStatic+0x58>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10a      	bne.n	8002a66 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a54:	f383 8811 	msr	BASEPRI, r3
 8002a58:	f3bf 8f6f 	isb	sy
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	623b      	str	r3, [r7, #32]
}
 8002a62:	bf00      	nop
 8002a64:	e7fe      	b.n	8002a64 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d102      	bne.n	8002a72 <xQueueGenericCreateStatic+0x7e>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <xQueueGenericCreateStatic+0x82>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <xQueueGenericCreateStatic+0x84>
 8002a76:	2300      	movs	r3, #0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10a      	bne.n	8002a92 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a80:	f383 8811 	msr	BASEPRI, r3
 8002a84:	f3bf 8f6f 	isb	sy
 8002a88:	f3bf 8f4f 	dsb	sy
 8002a8c:	61fb      	str	r3, [r7, #28]
}
 8002a8e:	bf00      	nop
 8002a90:	e7fe      	b.n	8002a90 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a92:	2350      	movs	r3, #80	; 0x50
 8002a94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2b50      	cmp	r3, #80	; 0x50
 8002a9a:	d00a      	beq.n	8002ab2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa0:	f383 8811 	msr	BASEPRI, r3
 8002aa4:	f3bf 8f6f 	isb	sy
 8002aa8:	f3bf 8f4f 	dsb	sy
 8002aac:	61bb      	str	r3, [r7, #24]
}
 8002aae:	bf00      	nop
 8002ab0:	e7fe      	b.n	8002ab0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00d      	beq.n	8002ad8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ac4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	4613      	mov	r3, r2
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	68b9      	ldr	r1, [r7, #8]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f805 	bl	8002ae2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3730      	adds	r7, #48	; 0x30
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d103      	bne.n	8002afe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	e002      	b.n	8002b04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b10:	2101      	movs	r1, #1
 8002b12:	69b8      	ldr	r0, [r7, #24]
 8002b14:	f7ff ff06 	bl	8002924 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b20:	bf00      	nop
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08e      	sub	sp, #56	; 0x38
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
 8002b34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b36:	2300      	movs	r3, #0
 8002b38:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d10a      	bne.n	8002b5a <xQueueGenericSend+0x32>
	__asm volatile
 8002b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b48:	f383 8811 	msr	BASEPRI, r3
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	f3bf 8f4f 	dsb	sy
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b56:	bf00      	nop
 8002b58:	e7fe      	b.n	8002b58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d103      	bne.n	8002b68 <xQueueGenericSend+0x40>
 8002b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <xQueueGenericSend+0x44>
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <xQueueGenericSend+0x46>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10a      	bne.n	8002b88 <xQueueGenericSend+0x60>
	__asm volatile
 8002b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b76:	f383 8811 	msr	BASEPRI, r3
 8002b7a:	f3bf 8f6f 	isb	sy
 8002b7e:	f3bf 8f4f 	dsb	sy
 8002b82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b84:	bf00      	nop
 8002b86:	e7fe      	b.n	8002b86 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d103      	bne.n	8002b96 <xQueueGenericSend+0x6e>
 8002b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <xQueueGenericSend+0x72>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <xQueueGenericSend+0x74>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10a      	bne.n	8002bb6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba4:	f383 8811 	msr	BASEPRI, r3
 8002ba8:	f3bf 8f6f 	isb	sy
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	623b      	str	r3, [r7, #32]
}
 8002bb2:	bf00      	nop
 8002bb4:	e7fe      	b.n	8002bb4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002bb6:	f001 f9b1 	bl	8003f1c <xTaskGetSchedulerState>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d102      	bne.n	8002bc6 <xQueueGenericSend+0x9e>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <xQueueGenericSend+0xa2>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <xQueueGenericSend+0xa4>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10a      	bne.n	8002be6 <xQueueGenericSend+0xbe>
	__asm volatile
 8002bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd4:	f383 8811 	msr	BASEPRI, r3
 8002bd8:	f3bf 8f6f 	isb	sy
 8002bdc:	f3bf 8f4f 	dsb	sy
 8002be0:	61fb      	str	r3, [r7, #28]
}
 8002be2:	bf00      	nop
 8002be4:	e7fe      	b.n	8002be4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002be6:	f001 fe79 	bl	80048dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d302      	bcc.n	8002bfc <xQueueGenericSend+0xd4>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d129      	bne.n	8002c50 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	68b9      	ldr	r1, [r7, #8]
 8002c00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c02:	f000 fa07 	bl	8003014 <prvCopyDataToQueue>
 8002c06:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d010      	beq.n	8002c32 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c12:	3324      	adds	r3, #36	; 0x24
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 ffbf 	bl	8003b98 <xTaskRemoveFromEventList>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d013      	beq.n	8002c48 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002c20:	4b3f      	ldr	r3, [pc, #252]	; (8002d20 <xQueueGenericSend+0x1f8>)
 8002c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	f3bf 8f4f 	dsb	sy
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	e00a      	b.n	8002c48 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d007      	beq.n	8002c48 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002c38:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <xQueueGenericSend+0x1f8>)
 8002c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002c48:	f001 fe78 	bl	800493c <vPortExitCritical>
				return pdPASS;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e063      	b.n	8002d18 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d103      	bne.n	8002c5e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c56:	f001 fe71 	bl	800493c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	e05c      	b.n	8002d18 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d106      	bne.n	8002c72 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c64:	f107 0314 	add.w	r3, r7, #20
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fff9 	bl	8003c60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c72:	f001 fe63 	bl	800493c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c76:	f000 fd6b 	bl	8003750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c7a:	f001 fe2f 	bl	80048dc <vPortEnterCritical>
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c84:	b25b      	sxtb	r3, r3
 8002c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8a:	d103      	bne.n	8002c94 <xQueueGenericSend+0x16c>
 8002c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c9a:	b25b      	sxtb	r3, r3
 8002c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca0:	d103      	bne.n	8002caa <xQueueGenericSend+0x182>
 8002ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002caa:	f001 fe47 	bl	800493c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cae:	1d3a      	adds	r2, r7, #4
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 ffe8 	bl	8003c8c <xTaskCheckForTimeOut>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d124      	bne.n	8002d0c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002cc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cc4:	f000 fa9e 	bl	8003204 <prvIsQueueFull>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d018      	beq.n	8002d00 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd0:	3310      	adds	r3, #16
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 ff0e 	bl	8003af8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002cdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cde:	f000 fa29 	bl	8003134 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ce2:	f000 fd43 	bl	800376c <xTaskResumeAll>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f47f af7c 	bne.w	8002be6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002cee:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <xQueueGenericSend+0x1f8>)
 8002cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	f3bf 8f6f 	isb	sy
 8002cfe:	e772      	b.n	8002be6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002d00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d02:	f000 fa17 	bl	8003134 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d06:	f000 fd31 	bl	800376c <xTaskResumeAll>
 8002d0a:	e76c      	b.n	8002be6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002d0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d0e:	f000 fa11 	bl	8003134 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d12:	f000 fd2b 	bl	800376c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002d16:	2300      	movs	r3, #0
		}
	}
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3738      	adds	r7, #56	; 0x38
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	e000ed04 	.word	0xe000ed04

08002d24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08e      	sub	sp, #56	; 0x38
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d40:	f383 8811 	msr	BASEPRI, r3
 8002d44:	f3bf 8f6f 	isb	sy
 8002d48:	f3bf 8f4f 	dsb	sy
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d4e:	bf00      	nop
 8002d50:	e7fe      	b.n	8002d50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d103      	bne.n	8002d60 <xQueueGenericSendFromISR+0x3c>
 8002d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <xQueueGenericSendFromISR+0x40>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <xQueueGenericSendFromISR+0x42>
 8002d64:	2300      	movs	r3, #0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10a      	bne.n	8002d80 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	623b      	str	r3, [r7, #32]
}
 8002d7c:	bf00      	nop
 8002d7e:	e7fe      	b.n	8002d7e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d103      	bne.n	8002d8e <xQueueGenericSendFromISR+0x6a>
 8002d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <xQueueGenericSendFromISR+0x6e>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <xQueueGenericSendFromISR+0x70>
 8002d92:	2300      	movs	r3, #0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10a      	bne.n	8002dae <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9c:	f383 8811 	msr	BASEPRI, r3
 8002da0:	f3bf 8f6f 	isb	sy
 8002da4:	f3bf 8f4f 	dsb	sy
 8002da8:	61fb      	str	r3, [r7, #28]
}
 8002daa:	bf00      	nop
 8002dac:	e7fe      	b.n	8002dac <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002dae:	f001 fe57 	bl	8004a60 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002db2:	f3ef 8211 	mrs	r2, BASEPRI
 8002db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dba:	f383 8811 	msr	BASEPRI, r3
 8002dbe:	f3bf 8f6f 	isb	sy
 8002dc2:	f3bf 8f4f 	dsb	sy
 8002dc6:	61ba      	str	r2, [r7, #24]
 8002dc8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002dca:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d302      	bcc.n	8002de0 <xQueueGenericSendFromISR+0xbc>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d12c      	bne.n	8002e3a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002de6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df0:	f000 f910 	bl	8003014 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002df4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d112      	bne.n	8002e24 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d016      	beq.n	8002e34 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e08:	3324      	adds	r3, #36	; 0x24
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 fec4 	bl	8003b98 <xTaskRemoveFromEventList>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00e      	beq.n	8002e34 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e007      	b.n	8002e34 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002e24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002e28:	3301      	adds	r3, #1
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	b25a      	sxtb	r2, r3
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002e34:	2301      	movs	r3, #1
 8002e36:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002e38:	e001      	b.n	8002e3e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e40:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002e48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3738      	adds	r7, #56	; 0x38
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08c      	sub	sp, #48	; 0x30
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e60:	2300      	movs	r3, #0
 8002e62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10a      	bne.n	8002e84 <xQueueReceive+0x30>
	__asm volatile
 8002e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e72:	f383 8811 	msr	BASEPRI, r3
 8002e76:	f3bf 8f6f 	isb	sy
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	623b      	str	r3, [r7, #32]
}
 8002e80:	bf00      	nop
 8002e82:	e7fe      	b.n	8002e82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <xQueueReceive+0x3e>
 8002e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <xQueueReceive+0x42>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <xQueueReceive+0x44>
 8002e96:	2300      	movs	r3, #0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10a      	bne.n	8002eb2 <xQueueReceive+0x5e>
	__asm volatile
 8002e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea0:	f383 8811 	msr	BASEPRI, r3
 8002ea4:	f3bf 8f6f 	isb	sy
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	61fb      	str	r3, [r7, #28]
}
 8002eae:	bf00      	nop
 8002eb0:	e7fe      	b.n	8002eb0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002eb2:	f001 f833 	bl	8003f1c <xTaskGetSchedulerState>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d102      	bne.n	8002ec2 <xQueueReceive+0x6e>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <xQueueReceive+0x72>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e000      	b.n	8002ec8 <xQueueReceive+0x74>
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <xQueueReceive+0x8e>
	__asm volatile
 8002ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ed0:	f383 8811 	msr	BASEPRI, r3
 8002ed4:	f3bf 8f6f 	isb	sy
 8002ed8:	f3bf 8f4f 	dsb	sy
 8002edc:	61bb      	str	r3, [r7, #24]
}
 8002ede:	bf00      	nop
 8002ee0:	e7fe      	b.n	8002ee0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ee2:	f001 fcfb 	bl	80048dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01f      	beq.n	8002f32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ef2:	68b9      	ldr	r1, [r7, #8]
 8002ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ef6:	f000 f8f7 	bl	80030e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	1e5a      	subs	r2, r3, #1
 8002efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00f      	beq.n	8002f2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	3310      	adds	r3, #16
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f000 fe42 	bl	8003b98 <xTaskRemoveFromEventList>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d007      	beq.n	8002f2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f1a:	4b3d      	ldr	r3, [pc, #244]	; (8003010 <xQueueReceive+0x1bc>)
 8002f1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	f3bf 8f4f 	dsb	sy
 8002f26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002f2a:	f001 fd07 	bl	800493c <vPortExitCritical>
				return pdPASS;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e069      	b.n	8003006 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d103      	bne.n	8002f40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f38:	f001 fd00 	bl	800493c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e062      	b.n	8003006 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d106      	bne.n	8002f54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f46:	f107 0310 	add.w	r3, r7, #16
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f000 fe88 	bl	8003c60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f50:	2301      	movs	r3, #1
 8002f52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f54:	f001 fcf2 	bl	800493c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f58:	f000 fbfa 	bl	8003750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f5c:	f001 fcbe 	bl	80048dc <vPortEnterCritical>
 8002f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f66:	b25b      	sxtb	r3, r3
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6c:	d103      	bne.n	8002f76 <xQueueReceive+0x122>
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f82:	d103      	bne.n	8002f8c <xQueueReceive+0x138>
 8002f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f8c:	f001 fcd6 	bl	800493c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f90:	1d3a      	adds	r2, r7, #4
 8002f92:	f107 0310 	add.w	r3, r7, #16
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 fe77 	bl	8003c8c <xTaskCheckForTimeOut>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d123      	bne.n	8002fec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fa6:	f000 f917 	bl	80031d8 <prvIsQueueEmpty>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d017      	beq.n	8002fe0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb2:	3324      	adds	r3, #36	; 0x24
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f000 fd9d 	bl	8003af8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002fbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fc0:	f000 f8b8 	bl	8003134 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002fc4:	f000 fbd2 	bl	800376c <xTaskResumeAll>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d189      	bne.n	8002ee2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002fce:	4b10      	ldr	r3, [pc, #64]	; (8003010 <xQueueReceive+0x1bc>)
 8002fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	f3bf 8f4f 	dsb	sy
 8002fda:	f3bf 8f6f 	isb	sy
 8002fde:	e780      	b.n	8002ee2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002fe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fe2:	f000 f8a7 	bl	8003134 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fe6:	f000 fbc1 	bl	800376c <xTaskResumeAll>
 8002fea:	e77a      	b.n	8002ee2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002fec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fee:	f000 f8a1 	bl	8003134 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ff2:	f000 fbbb 	bl	800376c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ff8:	f000 f8ee 	bl	80031d8 <prvIsQueueEmpty>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f43f af6f 	beq.w	8002ee2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003004:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003006:	4618      	mov	r0, r3
 8003008:	3730      	adds	r7, #48	; 0x30
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	e000ed04 	.word	0xe000ed04

08003014 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003028:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10d      	bne.n	800304e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d14d      	bne.n	80030d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	4618      	mov	r0, r3
 8003040:	f000 ff8a 	bl	8003f58 <xTaskPriorityDisinherit>
 8003044:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	e043      	b.n	80030d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d119      	bne.n	8003088 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6898      	ldr	r0, [r3, #8]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305c:	461a      	mov	r2, r3
 800305e:	68b9      	ldr	r1, [r7, #8]
 8003060:	f001 ff52 	bl	8004f08 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	441a      	add	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	429a      	cmp	r2, r3
 800307c:	d32b      	bcc.n	80030d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	e026      	b.n	80030d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	68d8      	ldr	r0, [r3, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	461a      	mov	r2, r3
 8003092:	68b9      	ldr	r1, [r7, #8]
 8003094:	f001 ff38 	bl	8004f08 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	425b      	negs	r3, r3
 80030a2:	441a      	add	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d207      	bcs.n	80030c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	425b      	negs	r3, r3
 80030be:	441a      	add	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d105      	bne.n	80030d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d002      	beq.n	80030d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80030de:	697b      	ldr	r3, [r7, #20]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d018      	beq.n	800312c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	441a      	add	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	d303      	bcc.n	800311c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68d9      	ldr	r1, [r3, #12]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003124:	461a      	mov	r2, r3
 8003126:	6838      	ldr	r0, [r7, #0]
 8003128:	f001 feee 	bl	8004f08 <memcpy>
	}
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800313c:	f001 fbce 	bl	80048dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003146:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003148:	e011      	b.n	800316e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	2b00      	cmp	r3, #0
 8003150:	d012      	beq.n	8003178 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3324      	adds	r3, #36	; 0x24
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fd1e 	bl	8003b98 <xTaskRemoveFromEventList>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003162:	f000 fdf5 	bl	8003d50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	3b01      	subs	r3, #1
 800316a:	b2db      	uxtb	r3, r3
 800316c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800316e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003172:	2b00      	cmp	r3, #0
 8003174:	dce9      	bgt.n	800314a <prvUnlockQueue+0x16>
 8003176:	e000      	b.n	800317a <prvUnlockQueue+0x46>
					break;
 8003178:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	22ff      	movs	r2, #255	; 0xff
 800317e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003182:	f001 fbdb 	bl	800493c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003186:	f001 fba9 	bl	80048dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003190:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003192:	e011      	b.n	80031b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d012      	beq.n	80031c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3310      	adds	r3, #16
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fcf9 	bl	8003b98 <xTaskRemoveFromEventList>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80031ac:	f000 fdd0 	bl	8003d50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80031b0:	7bbb      	ldrb	r3, [r7, #14]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80031b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	dce9      	bgt.n	8003194 <prvUnlockQueue+0x60>
 80031c0:	e000      	b.n	80031c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80031c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	22ff      	movs	r2, #255	; 0xff
 80031c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80031cc:	f001 fbb6 	bl	800493c <vPortExitCritical>
}
 80031d0:	bf00      	nop
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031e0:	f001 fb7c 	bl	80048dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d102      	bne.n	80031f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80031ec:	2301      	movs	r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	e001      	b.n	80031f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031f6:	f001 fba1 	bl	800493c <vPortExitCritical>

	return xReturn;
 80031fa:	68fb      	ldr	r3, [r7, #12]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800320c:	f001 fb66 	bl	80048dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003218:	429a      	cmp	r2, r3
 800321a:	d102      	bne.n	8003222 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800321c:	2301      	movs	r3, #1
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	e001      	b.n	8003226 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003222:	2300      	movs	r3, #0
 8003224:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003226:	f001 fb89 	bl	800493c <vPortExitCritical>

	return xReturn;
 800322a:	68fb      	ldr	r3, [r7, #12]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	e014      	b.n	800326e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003244:	4a0e      	ldr	r2, [pc, #56]	; (8003280 <vQueueAddToRegistry+0x4c>)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d10b      	bne.n	8003268 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003250:	490b      	ldr	r1, [pc, #44]	; (8003280 <vQueueAddToRegistry+0x4c>)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800325a:	4a09      	ldr	r2, [pc, #36]	; (8003280 <vQueueAddToRegistry+0x4c>)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	4413      	add	r3, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003266:	e006      	b.n	8003276 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	3301      	adds	r3, #1
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2b07      	cmp	r3, #7
 8003272:	d9e7      	bls.n	8003244 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003274:	bf00      	nop
 8003276:	bf00      	nop
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr
 8003280:	20000b5c 	.word	0x20000b5c

08003284 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003294:	f001 fb22 	bl	80048dc <vPortEnterCritical>
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800329e:	b25b      	sxtb	r3, r3
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d103      	bne.n	80032ae <vQueueWaitForMessageRestricted+0x2a>
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032b4:	b25b      	sxtb	r3, r3
 80032b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ba:	d103      	bne.n	80032c4 <vQueueWaitForMessageRestricted+0x40>
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032c4:	f001 fb3a 	bl	800493c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d106      	bne.n	80032de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	3324      	adds	r3, #36	; 0x24
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fc31 	bl	8003b40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80032de:	6978      	ldr	r0, [r7, #20]
 80032e0:	f7ff ff28 	bl	8003134 <prvUnlockQueue>
	}
 80032e4:	bf00      	nop
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b08e      	sub	sp, #56	; 0x38
 80032f0:	af04      	add	r7, sp, #16
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10a      	bne.n	8003316 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003304:	f383 8811 	msr	BASEPRI, r3
 8003308:	f3bf 8f6f 	isb	sy
 800330c:	f3bf 8f4f 	dsb	sy
 8003310:	623b      	str	r3, [r7, #32]
}
 8003312:	bf00      	nop
 8003314:	e7fe      	b.n	8003314 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10a      	bne.n	8003332 <xTaskCreateStatic+0x46>
	__asm volatile
 800331c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003320:	f383 8811 	msr	BASEPRI, r3
 8003324:	f3bf 8f6f 	isb	sy
 8003328:	f3bf 8f4f 	dsb	sy
 800332c:	61fb      	str	r3, [r7, #28]
}
 800332e:	bf00      	nop
 8003330:	e7fe      	b.n	8003330 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003332:	235c      	movs	r3, #92	; 0x5c
 8003334:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b5c      	cmp	r3, #92	; 0x5c
 800333a:	d00a      	beq.n	8003352 <xTaskCreateStatic+0x66>
	__asm volatile
 800333c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003340:	f383 8811 	msr	BASEPRI, r3
 8003344:	f3bf 8f6f 	isb	sy
 8003348:	f3bf 8f4f 	dsb	sy
 800334c:	61bb      	str	r3, [r7, #24]
}
 800334e:	bf00      	nop
 8003350:	e7fe      	b.n	8003350 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01e      	beq.n	8003396 <xTaskCreateStatic+0xaa>
 8003358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800335a:	2b00      	cmp	r3, #0
 800335c:	d01b      	beq.n	8003396 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800335e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003360:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003366:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003370:	2300      	movs	r3, #0
 8003372:	9303      	str	r3, [sp, #12]
 8003374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003376:	9302      	str	r3, [sp, #8]
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	68b9      	ldr	r1, [r7, #8]
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f850 	bl	800342e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800338e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003390:	f000 f8d4 	bl	800353c <prvAddNewTaskToReadyList>
 8003394:	e001      	b.n	800339a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8003396:	2300      	movs	r3, #0
 8003398:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800339a:	697b      	ldr	r3, [r7, #20]
	}
 800339c:	4618      	mov	r0, r3
 800339e:	3728      	adds	r7, #40	; 0x28
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08c      	sub	sp, #48	; 0x30
 80033a8:	af04      	add	r7, sp, #16
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f001 fb8f 	bl	8004adc <pvPortMalloc>
 80033be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00e      	beq.n	80033e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80033c6:	205c      	movs	r0, #92	; 0x5c
 80033c8:	f001 fb88 	bl	8004adc <pvPortMalloc>
 80033cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	631a      	str	r2, [r3, #48]	; 0x30
 80033da:	e005      	b.n	80033e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033dc:	6978      	ldr	r0, [r7, #20]
 80033de:	f001 fc41 	bl	8004c64 <vPortFree>
 80033e2:	e001      	b.n	80033e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d017      	beq.n	800341e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033f6:	88fa      	ldrh	r2, [r7, #6]
 80033f8:	2300      	movs	r3, #0
 80033fa:	9303      	str	r3, [sp, #12]
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	9302      	str	r3, [sp, #8]
 8003400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003402:	9301      	str	r3, [sp, #4]
 8003404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	68b9      	ldr	r1, [r7, #8]
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 f80e 	bl	800342e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003412:	69f8      	ldr	r0, [r7, #28]
 8003414:	f000 f892 	bl	800353c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003418:	2301      	movs	r3, #1
 800341a:	61bb      	str	r3, [r7, #24]
 800341c:	e002      	b.n	8003424 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800341e:	f04f 33ff 	mov.w	r3, #4294967295
 8003422:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003424:	69bb      	ldr	r3, [r7, #24]
	}
 8003426:	4618      	mov	r0, r3
 8003428:	3720      	adds	r7, #32
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b088      	sub	sp, #32
 8003432:	af00      	add	r7, sp, #0
 8003434:	60f8      	str	r0, [r7, #12]
 8003436:	60b9      	str	r1, [r7, #8]
 8003438:	607a      	str	r2, [r7, #4]
 800343a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800343c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	461a      	mov	r2, r3
 8003446:	21a5      	movs	r1, #165	; 0xa5
 8003448:	f001 fd6c 	bl	8004f24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800344c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003456:	3b01      	subs	r3, #1
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	f023 0307 	bic.w	r3, r3, #7
 8003464:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003474:	f383 8811 	msr	BASEPRI, r3
 8003478:	f3bf 8f6f 	isb	sy
 800347c:	f3bf 8f4f 	dsb	sy
 8003480:	617b      	str	r3, [r7, #20]
}
 8003482:	bf00      	nop
 8003484:	e7fe      	b.n	8003484 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	e012      	b.n	80034b2 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	4413      	add	r3, r2
 8003492:	7819      	ldrb	r1, [r3, #0]
 8003494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	4413      	add	r3, r2
 800349a:	3334      	adds	r3, #52	; 0x34
 800349c:	460a      	mov	r2, r1
 800349e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	4413      	add	r3, r2
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d006      	beq.n	80034ba <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	3301      	adds	r3, #1
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	2b0f      	cmp	r3, #15
 80034b6:	d9e9      	bls.n	800348c <prvInitialiseNewTask+0x5e>
 80034b8:	e000      	b.n	80034bc <prvInitialiseNewTask+0x8e>
		{
			break;
 80034ba:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c6:	2b37      	cmp	r3, #55	; 0x37
 80034c8:	d901      	bls.n	80034ce <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034ca:	2337      	movs	r3, #55	; 0x37
 80034cc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034d2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034d8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80034da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034dc:	2200      	movs	r2, #0
 80034de:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e2:	3304      	adds	r3, #4
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff f98c 	bl	8002802 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ec:	3318      	adds	r3, #24
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff f987 	bl	8002802 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034fc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003502:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003506:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003508:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800350a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350c:	2200      	movs	r2, #0
 800350e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	68f9      	ldr	r1, [r7, #12]
 800351c:	69b8      	ldr	r0, [r7, #24]
 800351e:	f001 f8ef 	bl	8004700 <pxPortInitialiseStack>
 8003522:	4602      	mov	r2, r0
 8003524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003526:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800352e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003532:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003534:	bf00      	nop
 8003536:	3720      	adds	r7, #32
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003544:	f001 f9ca 	bl	80048dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003548:	4b2d      	ldr	r3, [pc, #180]	; (8003600 <prvAddNewTaskToReadyList+0xc4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	4a2c      	ldr	r2, [pc, #176]	; (8003600 <prvAddNewTaskToReadyList+0xc4>)
 8003550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003552:	4b2c      	ldr	r3, [pc, #176]	; (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d109      	bne.n	800356e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800355a:	4a2a      	ldr	r2, [pc, #168]	; (8003604 <prvAddNewTaskToReadyList+0xc8>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003560:	4b27      	ldr	r3, [pc, #156]	; (8003600 <prvAddNewTaskToReadyList+0xc4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d110      	bne.n	800358a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003568:	f000 fc16 	bl	8003d98 <prvInitialiseTaskLists>
 800356c:	e00d      	b.n	800358a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800356e:	4b26      	ldr	r3, [pc, #152]	; (8003608 <prvAddNewTaskToReadyList+0xcc>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003576:	4b23      	ldr	r3, [pc, #140]	; (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003580:	429a      	cmp	r2, r3
 8003582:	d802      	bhi.n	800358a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003584:	4a1f      	ldr	r2, [pc, #124]	; (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800358a:	4b20      	ldr	r3, [pc, #128]	; (800360c <prvAddNewTaskToReadyList+0xd0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3301      	adds	r3, #1
 8003590:	4a1e      	ldr	r2, [pc, #120]	; (800360c <prvAddNewTaskToReadyList+0xd0>)
 8003592:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003594:	4b1d      	ldr	r3, [pc, #116]	; (800360c <prvAddNewTaskToReadyList+0xd0>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <prvAddNewTaskToReadyList+0xd4>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d903      	bls.n	80035b0 <prvAddNewTaskToReadyList+0x74>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	4a18      	ldr	r2, [pc, #96]	; (8003610 <prvAddNewTaskToReadyList+0xd4>)
 80035ae:	6013      	str	r3, [r2, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4a15      	ldr	r2, [pc, #84]	; (8003614 <prvAddNewTaskToReadyList+0xd8>)
 80035be:	441a      	add	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3304      	adds	r3, #4
 80035c4:	4619      	mov	r1, r3
 80035c6:	4610      	mov	r0, r2
 80035c8:	f7ff f927 	bl	800281a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035cc:	f001 f9b6 	bl	800493c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035d0:	4b0d      	ldr	r3, [pc, #52]	; (8003608 <prvAddNewTaskToReadyList+0xcc>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00e      	beq.n	80035f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035d8:	4b0a      	ldr	r3, [pc, #40]	; (8003604 <prvAddNewTaskToReadyList+0xc8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d207      	bcs.n	80035f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035e6:	4b0c      	ldr	r3, [pc, #48]	; (8003618 <prvAddNewTaskToReadyList+0xdc>)
 80035e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	f3bf 8f4f 	dsb	sy
 80035f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20001070 	.word	0x20001070
 8003604:	20000b9c 	.word	0x20000b9c
 8003608:	2000107c 	.word	0x2000107c
 800360c:	2000108c 	.word	0x2000108c
 8003610:	20001078 	.word	0x20001078
 8003614:	20000ba0 	.word	0x20000ba0
 8003618:	e000ed04 	.word	0xe000ed04

0800361c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003624:	2300      	movs	r3, #0
 8003626:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d017      	beq.n	800365e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800362e:	4b13      	ldr	r3, [pc, #76]	; (800367c <vTaskDelay+0x60>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <vTaskDelay+0x30>
	__asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	60bb      	str	r3, [r7, #8]
}
 8003648:	bf00      	nop
 800364a:	e7fe      	b.n	800364a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800364c:	f000 f880 	bl	8003750 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003650:	2100      	movs	r1, #0
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 fcee 	bl	8004034 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003658:	f000 f888 	bl	800376c <xTaskResumeAll>
 800365c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d107      	bne.n	8003674 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003664:	4b06      	ldr	r3, [pc, #24]	; (8003680 <vTaskDelay+0x64>)
 8003666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	f3bf 8f4f 	dsb	sy
 8003670:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003674:	bf00      	nop
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20001098 	.word	0x20001098
 8003680:	e000ed04 	.word	0xe000ed04

08003684 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08a      	sub	sp, #40	; 0x28
 8003688:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800368a:	2300      	movs	r3, #0
 800368c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800368e:	2300      	movs	r3, #0
 8003690:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003692:	463a      	mov	r2, r7
 8003694:	1d39      	adds	r1, r7, #4
 8003696:	f107 0308 	add.w	r3, r7, #8
 800369a:	4618      	mov	r0, r3
 800369c:	f7ff f860 	bl	8002760 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036a0:	6839      	ldr	r1, [r7, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	9202      	str	r2, [sp, #8]
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	2300      	movs	r3, #0
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	2300      	movs	r3, #0
 80036b0:	460a      	mov	r2, r1
 80036b2:	4921      	ldr	r1, [pc, #132]	; (8003738 <vTaskStartScheduler+0xb4>)
 80036b4:	4821      	ldr	r0, [pc, #132]	; (800373c <vTaskStartScheduler+0xb8>)
 80036b6:	f7ff fe19 	bl	80032ec <xTaskCreateStatic>
 80036ba:	4603      	mov	r3, r0
 80036bc:	4a20      	ldr	r2, [pc, #128]	; (8003740 <vTaskStartScheduler+0xbc>)
 80036be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036c0:	4b1f      	ldr	r3, [pc, #124]	; (8003740 <vTaskStartScheduler+0xbc>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036c8:	2301      	movs	r3, #1
 80036ca:	617b      	str	r3, [r7, #20]
 80036cc:	e001      	b.n	80036d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d102      	bne.n	80036de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80036d8:	f000 fd00 	bl	80040dc <xTimerCreateTimerTask>
 80036dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d116      	bne.n	8003712 <vTaskStartScheduler+0x8e>
	__asm volatile
 80036e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e8:	f383 8811 	msr	BASEPRI, r3
 80036ec:	f3bf 8f6f 	isb	sy
 80036f0:	f3bf 8f4f 	dsb	sy
 80036f4:	613b      	str	r3, [r7, #16]
}
 80036f6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036f8:	4b12      	ldr	r3, [pc, #72]	; (8003744 <vTaskStartScheduler+0xc0>)
 80036fa:	f04f 32ff 	mov.w	r2, #4294967295
 80036fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003700:	4b11      	ldr	r3, [pc, #68]	; (8003748 <vTaskStartScheduler+0xc4>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003706:	4b11      	ldr	r3, [pc, #68]	; (800374c <vTaskStartScheduler+0xc8>)
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800370c:	f001 f874 	bl	80047f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003710:	e00e      	b.n	8003730 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003718:	d10a      	bne.n	8003730 <vTaskStartScheduler+0xac>
	__asm volatile
 800371a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	60fb      	str	r3, [r7, #12]
}
 800372c:	bf00      	nop
 800372e:	e7fe      	b.n	800372e <vTaskStartScheduler+0xaa>
}
 8003730:	bf00      	nop
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	0800503c 	.word	0x0800503c
 800373c:	08003d69 	.word	0x08003d69
 8003740:	20001094 	.word	0x20001094
 8003744:	20001090 	.word	0x20001090
 8003748:	2000107c 	.word	0x2000107c
 800374c:	20001074 	.word	0x20001074

08003750 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003754:	4b04      	ldr	r3, [pc, #16]	; (8003768 <vTaskSuspendAll+0x18>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	3301      	adds	r3, #1
 800375a:	4a03      	ldr	r2, [pc, #12]	; (8003768 <vTaskSuspendAll+0x18>)
 800375c:	6013      	str	r3, [r2, #0]
}
 800375e:	bf00      	nop
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20001098 	.word	0x20001098

0800376c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800377a:	4b42      	ldr	r3, [pc, #264]	; (8003884 <xTaskResumeAll+0x118>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10a      	bne.n	8003798 <xTaskResumeAll+0x2c>
	__asm volatile
 8003782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003786:	f383 8811 	msr	BASEPRI, r3
 800378a:	f3bf 8f6f 	isb	sy
 800378e:	f3bf 8f4f 	dsb	sy
 8003792:	603b      	str	r3, [r7, #0]
}
 8003794:	bf00      	nop
 8003796:	e7fe      	b.n	8003796 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003798:	f001 f8a0 	bl	80048dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800379c:	4b39      	ldr	r3, [pc, #228]	; (8003884 <xTaskResumeAll+0x118>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	4a38      	ldr	r2, [pc, #224]	; (8003884 <xTaskResumeAll+0x118>)
 80037a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037a6:	4b37      	ldr	r3, [pc, #220]	; (8003884 <xTaskResumeAll+0x118>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d162      	bne.n	8003874 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037ae:	4b36      	ldr	r3, [pc, #216]	; (8003888 <xTaskResumeAll+0x11c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d05e      	beq.n	8003874 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037b6:	e02f      	b.n	8003818 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80037b8:	4b34      	ldr	r3, [pc, #208]	; (800388c <xTaskResumeAll+0x120>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3318      	adds	r3, #24
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff f883 	bl	80028d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	3304      	adds	r3, #4
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff f87e 	bl	80028d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d8:	4b2d      	ldr	r3, [pc, #180]	; (8003890 <xTaskResumeAll+0x124>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d903      	bls.n	80037e8 <xTaskResumeAll+0x7c>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	4a2a      	ldr	r2, [pc, #168]	; (8003890 <xTaskResumeAll+0x124>)
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4a27      	ldr	r2, [pc, #156]	; (8003894 <xTaskResumeAll+0x128>)
 80037f6:	441a      	add	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f7ff f80b 	bl	800281a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003808:	4b23      	ldr	r3, [pc, #140]	; (8003898 <xTaskResumeAll+0x12c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003812:	4b22      	ldr	r3, [pc, #136]	; (800389c <xTaskResumeAll+0x130>)
 8003814:	2201      	movs	r2, #1
 8003816:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003818:	4b1c      	ldr	r3, [pc, #112]	; (800388c <xTaskResumeAll+0x120>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1cb      	bne.n	80037b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003826:	f000 fb55 	bl	8003ed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800382a:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <xTaskResumeAll+0x134>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d010      	beq.n	8003858 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003836:	f000 f845 	bl	80038c4 <xTaskIncrementTick>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d002      	beq.n	8003846 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003840:	4b16      	ldr	r3, [pc, #88]	; (800389c <xTaskResumeAll+0x130>)
 8003842:	2201      	movs	r2, #1
 8003844:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3b01      	subs	r3, #1
 800384a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1f1      	bne.n	8003836 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8003852:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <xTaskResumeAll+0x134>)
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003858:	4b10      	ldr	r3, [pc, #64]	; (800389c <xTaskResumeAll+0x130>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d009      	beq.n	8003874 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003860:	2301      	movs	r3, #1
 8003862:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003864:	4b0f      	ldr	r3, [pc, #60]	; (80038a4 <xTaskResumeAll+0x138>)
 8003866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003874:	f001 f862 	bl	800493c <vPortExitCritical>

	return xAlreadyYielded;
 8003878:	68bb      	ldr	r3, [r7, #8]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	20001098 	.word	0x20001098
 8003888:	20001070 	.word	0x20001070
 800388c:	20001030 	.word	0x20001030
 8003890:	20001078 	.word	0x20001078
 8003894:	20000ba0 	.word	0x20000ba0
 8003898:	20000b9c 	.word	0x20000b9c
 800389c:	20001084 	.word	0x20001084
 80038a0:	20001080 	.word	0x20001080
 80038a4:	e000ed04 	.word	0xe000ed04

080038a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80038ae:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <xTaskGetTickCount+0x18>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80038b4:	687b      	ldr	r3, [r7, #4]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr
 80038c0:	20001074 	.word	0x20001074

080038c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ce:	4b51      	ldr	r3, [pc, #324]	; (8003a14 <xTaskIncrementTick+0x150>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f040 808e 	bne.w	80039f4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038d8:	4b4f      	ldr	r3, [pc, #316]	; (8003a18 <xTaskIncrementTick+0x154>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3301      	adds	r3, #1
 80038de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038e0:	4a4d      	ldr	r2, [pc, #308]	; (8003a18 <xTaskIncrementTick+0x154>)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d120      	bne.n	800392e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80038ec:	4b4b      	ldr	r3, [pc, #300]	; (8003a1c <xTaskIncrementTick+0x158>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <xTaskIncrementTick+0x48>
	__asm volatile
 80038f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fa:	f383 8811 	msr	BASEPRI, r3
 80038fe:	f3bf 8f6f 	isb	sy
 8003902:	f3bf 8f4f 	dsb	sy
 8003906:	603b      	str	r3, [r7, #0]
}
 8003908:	bf00      	nop
 800390a:	e7fe      	b.n	800390a <xTaskIncrementTick+0x46>
 800390c:	4b43      	ldr	r3, [pc, #268]	; (8003a1c <xTaskIncrementTick+0x158>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	4b43      	ldr	r3, [pc, #268]	; (8003a20 <xTaskIncrementTick+0x15c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a41      	ldr	r2, [pc, #260]	; (8003a1c <xTaskIncrementTick+0x158>)
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	4a41      	ldr	r2, [pc, #260]	; (8003a20 <xTaskIncrementTick+0x15c>)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	4b40      	ldr	r3, [pc, #256]	; (8003a24 <xTaskIncrementTick+0x160>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	3301      	adds	r3, #1
 8003926:	4a3f      	ldr	r2, [pc, #252]	; (8003a24 <xTaskIncrementTick+0x160>)
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	f000 fad3 	bl	8003ed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800392e:	4b3e      	ldr	r3, [pc, #248]	; (8003a28 <xTaskIncrementTick+0x164>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	429a      	cmp	r2, r3
 8003936:	d34e      	bcc.n	80039d6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003938:	4b38      	ldr	r3, [pc, #224]	; (8003a1c <xTaskIncrementTick+0x158>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <xTaskIncrementTick+0x82>
 8003942:	2301      	movs	r3, #1
 8003944:	e000      	b.n	8003948 <xTaskIncrementTick+0x84>
 8003946:	2300      	movs	r3, #0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800394c:	4b36      	ldr	r3, [pc, #216]	; (8003a28 <xTaskIncrementTick+0x164>)
 800394e:	f04f 32ff 	mov.w	r2, #4294967295
 8003952:	601a      	str	r2, [r3, #0]
					break;
 8003954:	e03f      	b.n	80039d6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003956:	4b31      	ldr	r3, [pc, #196]	; (8003a1c <xTaskIncrementTick+0x158>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	429a      	cmp	r2, r3
 800396c:	d203      	bcs.n	8003976 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800396e:	4a2e      	ldr	r2, [pc, #184]	; (8003a28 <xTaskIncrementTick+0x164>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6013      	str	r3, [r2, #0]
						break;
 8003974:	e02f      	b.n	80039d6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	3304      	adds	r3, #4
 800397a:	4618      	mov	r0, r3
 800397c:	f7fe ffa8 	bl	80028d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	d004      	beq.n	8003992 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	3318      	adds	r3, #24
 800398c:	4618      	mov	r0, r3
 800398e:	f7fe ff9f 	bl	80028d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003996:	4b25      	ldr	r3, [pc, #148]	; (8003a2c <xTaskIncrementTick+0x168>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d903      	bls.n	80039a6 <xTaskIncrementTick+0xe2>
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a2:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <xTaskIncrementTick+0x168>)
 80039a4:	6013      	str	r3, [r2, #0]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4a1f      	ldr	r2, [pc, #124]	; (8003a30 <xTaskIncrementTick+0x16c>)
 80039b4:	441a      	add	r2, r3
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	3304      	adds	r3, #4
 80039ba:	4619      	mov	r1, r3
 80039bc:	4610      	mov	r0, r2
 80039be:	f7fe ff2c 	bl	800281a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c6:	4b1b      	ldr	r3, [pc, #108]	; (8003a34 <xTaskIncrementTick+0x170>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d3b3      	bcc.n	8003938 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039d0:	2301      	movs	r3, #1
 80039d2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039d4:	e7b0      	b.n	8003938 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039d6:	4b17      	ldr	r3, [pc, #92]	; (8003a34 <xTaskIncrementTick+0x170>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039dc:	4914      	ldr	r1, [pc, #80]	; (8003a30 <xTaskIncrementTick+0x16c>)
 80039de:	4613      	mov	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	440b      	add	r3, r1
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d907      	bls.n	80039fe <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80039ee:	2301      	movs	r3, #1
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	e004      	b.n	80039fe <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80039f4:	4b10      	ldr	r3, [pc, #64]	; (8003a38 <xTaskIncrementTick+0x174>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	3301      	adds	r3, #1
 80039fa:	4a0f      	ldr	r2, [pc, #60]	; (8003a38 <xTaskIncrementTick+0x174>)
 80039fc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <xTaskIncrementTick+0x178>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003a06:	2301      	movs	r3, #1
 8003a08:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003a0a:	697b      	ldr	r3, [r7, #20]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	20001098 	.word	0x20001098
 8003a18:	20001074 	.word	0x20001074
 8003a1c:	20001028 	.word	0x20001028
 8003a20:	2000102c 	.word	0x2000102c
 8003a24:	20001088 	.word	0x20001088
 8003a28:	20001090 	.word	0x20001090
 8003a2c:	20001078 	.word	0x20001078
 8003a30:	20000ba0 	.word	0x20000ba0
 8003a34:	20000b9c 	.word	0x20000b9c
 8003a38:	20001080 	.word	0x20001080
 8003a3c:	20001084 	.word	0x20001084

08003a40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a46:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <vTaskSwitchContext+0xa4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a4e:	4b26      	ldr	r3, [pc, #152]	; (8003ae8 <vTaskSwitchContext+0xa8>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a54:	e041      	b.n	8003ada <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003a56:	4b24      	ldr	r3, [pc, #144]	; (8003ae8 <vTaskSwitchContext+0xa8>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003a5c:	4b23      	ldr	r3, [pc, #140]	; (8003aec <vTaskSwitchContext+0xac>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	60fb      	str	r3, [r7, #12]
 8003a62:	e010      	b.n	8003a86 <vTaskSwitchContext+0x46>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10a      	bne.n	8003a80 <vTaskSwitchContext+0x40>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	607b      	str	r3, [r7, #4]
}
 8003a7c:	bf00      	nop
 8003a7e:	e7fe      	b.n	8003a7e <vTaskSwitchContext+0x3e>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	491a      	ldr	r1, [pc, #104]	; (8003af0 <vTaskSwitchContext+0xb0>)
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	4413      	add	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	440b      	add	r3, r1
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0e4      	beq.n	8003a64 <vTaskSwitchContext+0x24>
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4a12      	ldr	r2, [pc, #72]	; (8003af0 <vTaskSwitchContext+0xb0>)
 8003aa6:	4413      	add	r3, r2
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	605a      	str	r2, [r3, #4]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	3308      	adds	r3, #8
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d104      	bne.n	8003aca <vTaskSwitchContext+0x8a>
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	4a08      	ldr	r2, [pc, #32]	; (8003af4 <vTaskSwitchContext+0xb4>)
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	4a05      	ldr	r2, [pc, #20]	; (8003aec <vTaskSwitchContext+0xac>)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6013      	str	r3, [r2, #0]
}
 8003ada:	bf00      	nop
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr
 8003ae4:	20001098 	.word	0x20001098
 8003ae8:	20001084 	.word	0x20001084
 8003aec:	20001078 	.word	0x20001078
 8003af0:	20000ba0 	.word	0x20000ba0
 8003af4:	20000b9c 	.word	0x20000b9c

08003af8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10a      	bne.n	8003b1e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	60fb      	str	r3, [r7, #12]
}
 8003b1a:	bf00      	nop
 8003b1c:	e7fe      	b.n	8003b1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b1e:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <vTaskPlaceOnEventList+0x44>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	3318      	adds	r3, #24
 8003b24:	4619      	mov	r1, r3
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7fe fe9a 	bl	8002860 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	6838      	ldr	r0, [r7, #0]
 8003b30:	f000 fa80 	bl	8004034 <prvAddCurrentTaskToDelayedList>
}
 8003b34:	bf00      	nop
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000b9c 	.word	0x20000b9c

08003b40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10a      	bne.n	8003b68 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b56:	f383 8811 	msr	BASEPRI, r3
 8003b5a:	f3bf 8f6f 	isb	sy
 8003b5e:	f3bf 8f4f 	dsb	sy
 8003b62:	617b      	str	r3, [r7, #20]
}
 8003b64:	bf00      	nop
 8003b66:	e7fe      	b.n	8003b66 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b68:	4b0a      	ldr	r3, [pc, #40]	; (8003b94 <vTaskPlaceOnEventListRestricted+0x54>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	3318      	adds	r3, #24
 8003b6e:	4619      	mov	r1, r3
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f7fe fe52 	bl	800281a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d002      	beq.n	8003b82 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b80:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	68b8      	ldr	r0, [r7, #8]
 8003b86:	f000 fa55 	bl	8004034 <prvAddCurrentTaskToDelayedList>
	}
 8003b8a:	bf00      	nop
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000b9c 	.word	0x20000b9c

08003b98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10a      	bne.n	8003bc4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb2:	f383 8811 	msr	BASEPRI, r3
 8003bb6:	f3bf 8f6f 	isb	sy
 8003bba:	f3bf 8f4f 	dsb	sy
 8003bbe:	60fb      	str	r3, [r7, #12]
}
 8003bc0:	bf00      	nop
 8003bc2:	e7fe      	b.n	8003bc2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	3318      	adds	r3, #24
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fe fe81 	bl	80028d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bce:	4b1e      	ldr	r3, [pc, #120]	; (8003c48 <xTaskRemoveFromEventList+0xb0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d11d      	bne.n	8003c12 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	3304      	adds	r3, #4
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fe fe78 	bl	80028d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be4:	4b19      	ldr	r3, [pc, #100]	; (8003c4c <xTaskRemoveFromEventList+0xb4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d903      	bls.n	8003bf4 <xTaskRemoveFromEventList+0x5c>
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	4a16      	ldr	r2, [pc, #88]	; (8003c4c <xTaskRemoveFromEventList+0xb4>)
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4a13      	ldr	r2, [pc, #76]	; (8003c50 <xTaskRemoveFromEventList+0xb8>)
 8003c02:	441a      	add	r2, r3
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	3304      	adds	r3, #4
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4610      	mov	r0, r2
 8003c0c:	f7fe fe05 	bl	800281a <vListInsertEnd>
 8003c10:	e005      	b.n	8003c1e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	3318      	adds	r3, #24
 8003c16:	4619      	mov	r1, r3
 8003c18:	480e      	ldr	r0, [pc, #56]	; (8003c54 <xTaskRemoveFromEventList+0xbc>)
 8003c1a:	f7fe fdfe 	bl	800281a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c22:	4b0d      	ldr	r3, [pc, #52]	; (8003c58 <xTaskRemoveFromEventList+0xc0>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d905      	bls.n	8003c38 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c30:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <xTaskRemoveFromEventList+0xc4>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e001      	b.n	8003c3c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003c3c:	697b      	ldr	r3, [r7, #20]
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3718      	adds	r7, #24
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20001098 	.word	0x20001098
 8003c4c:	20001078 	.word	0x20001078
 8003c50:	20000ba0 	.word	0x20000ba0
 8003c54:	20001030 	.word	0x20001030
 8003c58:	20000b9c 	.word	0x20000b9c
 8003c5c:	20001084 	.word	0x20001084

08003c60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c68:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <vTaskInternalSetTimeOutState+0x24>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c70:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <vTaskInternalSetTimeOutState+0x28>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	605a      	str	r2, [r3, #4]
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20001088 	.word	0x20001088
 8003c88:	20001074 	.word	0x20001074

08003c8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b088      	sub	sp, #32
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10a      	bne.n	8003cb2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca0:	f383 8811 	msr	BASEPRI, r3
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	613b      	str	r3, [r7, #16]
}
 8003cae:	bf00      	nop
 8003cb0:	e7fe      	b.n	8003cb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10a      	bne.n	8003cce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	60fb      	str	r3, [r7, #12]
}
 8003cca:	bf00      	nop
 8003ccc:	e7fe      	b.n	8003ccc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003cce:	f000 fe05 	bl	80048dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003cd2:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <xTaskCheckForTimeOut+0xbc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cea:	d102      	bne.n	8003cf2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003cec:	2300      	movs	r3, #0
 8003cee:	61fb      	str	r3, [r7, #28]
 8003cf0:	e023      	b.n	8003d3a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	4b15      	ldr	r3, [pc, #84]	; (8003d4c <xTaskCheckForTimeOut+0xc0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d007      	beq.n	8003d0e <xTaskCheckForTimeOut+0x82>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d302      	bcc.n	8003d0e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	e015      	b.n	8003d3a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d20b      	bcs.n	8003d30 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	1ad2      	subs	r2, r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f7ff ff9b 	bl	8003c60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61fb      	str	r3, [r7, #28]
 8003d2e:	e004      	b.n	8003d3a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d36:	2301      	movs	r3, #1
 8003d38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d3a:	f000 fdff 	bl	800493c <vPortExitCritical>

	return xReturn;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3720      	adds	r7, #32
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	20001074 	.word	0x20001074
 8003d4c:	20001088 	.word	0x20001088

08003d50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d54:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <vTaskMissedYield+0x14>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	601a      	str	r2, [r3, #0]
}
 8003d5a:	bf00      	nop
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bc80      	pop	{r7}
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	20001084 	.word	0x20001084

08003d68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d70:	f000 f852 	bl	8003e18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d74:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <prvIdleTask+0x28>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d9f9      	bls.n	8003d70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d7c:	4b05      	ldr	r3, [pc, #20]	; (8003d94 <prvIdleTask+0x2c>)
 8003d7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	f3bf 8f4f 	dsb	sy
 8003d88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d8c:	e7f0      	b.n	8003d70 <prvIdleTask+0x8>
 8003d8e:	bf00      	nop
 8003d90:	20000ba0 	.word	0x20000ba0
 8003d94:	e000ed04 	.word	0xe000ed04

08003d98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
 8003da2:	e00c      	b.n	8003dbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4a12      	ldr	r2, [pc, #72]	; (8003df8 <prvInitialiseTaskLists+0x60>)
 8003db0:	4413      	add	r3, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe fd06 	bl	80027c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	607b      	str	r3, [r7, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2b37      	cmp	r3, #55	; 0x37
 8003dc2:	d9ef      	bls.n	8003da4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003dc4:	480d      	ldr	r0, [pc, #52]	; (8003dfc <prvInitialiseTaskLists+0x64>)
 8003dc6:	f7fe fcfd 	bl	80027c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003dca:	480d      	ldr	r0, [pc, #52]	; (8003e00 <prvInitialiseTaskLists+0x68>)
 8003dcc:	f7fe fcfa 	bl	80027c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003dd0:	480c      	ldr	r0, [pc, #48]	; (8003e04 <prvInitialiseTaskLists+0x6c>)
 8003dd2:	f7fe fcf7 	bl	80027c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003dd6:	480c      	ldr	r0, [pc, #48]	; (8003e08 <prvInitialiseTaskLists+0x70>)
 8003dd8:	f7fe fcf4 	bl	80027c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003ddc:	480b      	ldr	r0, [pc, #44]	; (8003e0c <prvInitialiseTaskLists+0x74>)
 8003dde:	f7fe fcf1 	bl	80027c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003de2:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <prvInitialiseTaskLists+0x78>)
 8003de4:	4a05      	ldr	r2, [pc, #20]	; (8003dfc <prvInitialiseTaskLists+0x64>)
 8003de6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003de8:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <prvInitialiseTaskLists+0x7c>)
 8003dea:	4a05      	ldr	r2, [pc, #20]	; (8003e00 <prvInitialiseTaskLists+0x68>)
 8003dec:	601a      	str	r2, [r3, #0]
}
 8003dee:	bf00      	nop
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000ba0 	.word	0x20000ba0
 8003dfc:	20001000 	.word	0x20001000
 8003e00:	20001014 	.word	0x20001014
 8003e04:	20001030 	.word	0x20001030
 8003e08:	20001044 	.word	0x20001044
 8003e0c:	2000105c 	.word	0x2000105c
 8003e10:	20001028 	.word	0x20001028
 8003e14:	2000102c 	.word	0x2000102c

08003e18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e1e:	e019      	b.n	8003e54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e20:	f000 fd5c 	bl	80048dc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003e24:	4b10      	ldr	r3, [pc, #64]	; (8003e68 <prvCheckTasksWaitingTermination+0x50>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3304      	adds	r3, #4
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fe fd4d 	bl	80028d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e36:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <prvCheckTasksWaitingTermination+0x54>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	4a0b      	ldr	r2, [pc, #44]	; (8003e6c <prvCheckTasksWaitingTermination+0x54>)
 8003e3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <prvCheckTasksWaitingTermination+0x58>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	4a0a      	ldr	r2, [pc, #40]	; (8003e70 <prvCheckTasksWaitingTermination+0x58>)
 8003e48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e4a:	f000 fd77 	bl	800493c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 f810 	bl	8003e74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <prvCheckTasksWaitingTermination+0x58>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1e1      	bne.n	8003e20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20001044 	.word	0x20001044
 8003e6c:	20001070 	.word	0x20001070
 8003e70:	20001058 	.word	0x20001058

08003e74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d108      	bne.n	8003e98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 feea 	bl	8004c64 <vPortFree>
				vPortFree( pxTCB );
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fee7 	bl	8004c64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e96:	e018      	b.n	8003eca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d103      	bne.n	8003eaa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 fede 	bl	8004c64 <vPortFree>
	}
 8003ea8:	e00f      	b.n	8003eca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d00a      	beq.n	8003eca <prvDeleteTCB+0x56>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	60fb      	str	r3, [r7, #12]
}
 8003ec6:	bf00      	nop
 8003ec8:	e7fe      	b.n	8003ec8 <prvDeleteTCB+0x54>
	}
 8003eca:	bf00      	nop
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eda:	4b0e      	ldr	r3, [pc, #56]	; (8003f14 <prvResetNextTaskUnblockTime+0x40>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d101      	bne.n	8003ee8 <prvResetNextTaskUnblockTime+0x14>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <prvResetNextTaskUnblockTime+0x16>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d004      	beq.n	8003ef8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003eee:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <prvResetNextTaskUnblockTime+0x44>)
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003ef6:	e008      	b.n	8003f0a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ef8:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <prvResetNextTaskUnblockTime+0x40>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	4a04      	ldr	r2, [pc, #16]	; (8003f18 <prvResetNextTaskUnblockTime+0x44>)
 8003f08:	6013      	str	r3, [r2, #0]
}
 8003f0a:	bf00      	nop
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr
 8003f14:	20001028 	.word	0x20001028
 8003f18:	20001090 	.word	0x20001090

08003f1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <xTaskGetSchedulerState+0x34>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d102      	bne.n	8003f30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	607b      	str	r3, [r7, #4]
 8003f2e:	e008      	b.n	8003f42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f30:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <xTaskGetSchedulerState+0x38>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d102      	bne.n	8003f3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f38:	2302      	movs	r3, #2
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	e001      	b.n	8003f42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f42:	687b      	ldr	r3, [r7, #4]
	}
 8003f44:	4618      	mov	r0, r3
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	2000107c 	.word	0x2000107c
 8003f54:	20001098 	.word	0x20001098

08003f58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d056      	beq.n	800401c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f6e:	4b2e      	ldr	r3, [pc, #184]	; (8004028 <xTaskPriorityDisinherit+0xd0>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d00a      	beq.n	8003f8e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f7c:	f383 8811 	msr	BASEPRI, r3
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	f3bf 8f4f 	dsb	sy
 8003f88:	60fb      	str	r3, [r7, #12]
}
 8003f8a:	bf00      	nop
 8003f8c:	e7fe      	b.n	8003f8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10a      	bne.n	8003fac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9a:	f383 8811 	msr	BASEPRI, r3
 8003f9e:	f3bf 8f6f 	isb	sy
 8003fa2:	f3bf 8f4f 	dsb	sy
 8003fa6:	60bb      	str	r3, [r7, #8]
}
 8003fa8:	bf00      	nop
 8003faa:	e7fe      	b.n	8003faa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fb0:	1e5a      	subs	r2, r3, #1
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d02c      	beq.n	800401c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d128      	bne.n	800401c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fc7e 	bl	80028d0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fec:	4b0f      	ldr	r3, [pc, #60]	; (800402c <xTaskPriorityDisinherit+0xd4>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d903      	bls.n	8003ffc <xTaskPriorityDisinherit+0xa4>
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff8:	4a0c      	ldr	r2, [pc, #48]	; (800402c <xTaskPriorityDisinherit+0xd4>)
 8003ffa:	6013      	str	r3, [r2, #0]
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004000:	4613      	mov	r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4a09      	ldr	r2, [pc, #36]	; (8004030 <xTaskPriorityDisinherit+0xd8>)
 800400a:	441a      	add	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	3304      	adds	r3, #4
 8004010:	4619      	mov	r1, r3
 8004012:	4610      	mov	r0, r2
 8004014:	f7fe fc01 	bl	800281a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004018:	2301      	movs	r3, #1
 800401a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800401c:	697b      	ldr	r3, [r7, #20]
	}
 800401e:	4618      	mov	r0, r3
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	20000b9c 	.word	0x20000b9c
 800402c:	20001078 	.word	0x20001078
 8004030:	20000ba0 	.word	0x20000ba0

08004034 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800403e:	4b21      	ldr	r3, [pc, #132]	; (80040c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004044:	4b20      	ldr	r3, [pc, #128]	; (80040c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3304      	adds	r3, #4
 800404a:	4618      	mov	r0, r3
 800404c:	f7fe fc40 	bl	80028d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004056:	d10a      	bne.n	800406e <prvAddCurrentTaskToDelayedList+0x3a>
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800405e:	4b1a      	ldr	r3, [pc, #104]	; (80040c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	3304      	adds	r3, #4
 8004064:	4619      	mov	r1, r3
 8004066:	4819      	ldr	r0, [pc, #100]	; (80040cc <prvAddCurrentTaskToDelayedList+0x98>)
 8004068:	f7fe fbd7 	bl	800281a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800406c:	e026      	b.n	80040bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4413      	add	r3, r2
 8004074:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004076:	4b14      	ldr	r3, [pc, #80]	; (80040c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	429a      	cmp	r2, r3
 8004084:	d209      	bcs.n	800409a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004086:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3304      	adds	r3, #4
 8004090:	4619      	mov	r1, r3
 8004092:	4610      	mov	r0, r2
 8004094:	f7fe fbe4 	bl	8002860 <vListInsert>
}
 8004098:	e010      	b.n	80040bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800409a:	4b0e      	ldr	r3, [pc, #56]	; (80040d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	4b0a      	ldr	r3, [pc, #40]	; (80040c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3304      	adds	r3, #4
 80040a4:	4619      	mov	r1, r3
 80040a6:	4610      	mov	r0, r2
 80040a8:	f7fe fbda 	bl	8002860 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040ac:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d202      	bcs.n	80040bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80040b6:	4a08      	ldr	r2, [pc, #32]	; (80040d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	6013      	str	r3, [r2, #0]
}
 80040bc:	bf00      	nop
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	20001074 	.word	0x20001074
 80040c8:	20000b9c 	.word	0x20000b9c
 80040cc:	2000105c 	.word	0x2000105c
 80040d0:	2000102c 	.word	0x2000102c
 80040d4:	20001028 	.word	0x20001028
 80040d8:	20001090 	.word	0x20001090

080040dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08a      	sub	sp, #40	; 0x28
 80040e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80040e2:	2300      	movs	r3, #0
 80040e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80040e6:	f000 facb 	bl	8004680 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80040ea:	4b1c      	ldr	r3, [pc, #112]	; (800415c <xTimerCreateTimerTask+0x80>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d021      	beq.n	8004136 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80040fa:	1d3a      	adds	r2, r7, #4
 80040fc:	f107 0108 	add.w	r1, r7, #8
 8004100:	f107 030c 	add.w	r3, r7, #12
 8004104:	4618      	mov	r0, r3
 8004106:	f7fe fb43 	bl	8002790 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	9202      	str	r2, [sp, #8]
 8004112:	9301      	str	r3, [sp, #4]
 8004114:	2302      	movs	r3, #2
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	2300      	movs	r3, #0
 800411a:	460a      	mov	r2, r1
 800411c:	4910      	ldr	r1, [pc, #64]	; (8004160 <xTimerCreateTimerTask+0x84>)
 800411e:	4811      	ldr	r0, [pc, #68]	; (8004164 <xTimerCreateTimerTask+0x88>)
 8004120:	f7ff f8e4 	bl	80032ec <xTaskCreateStatic>
 8004124:	4603      	mov	r3, r0
 8004126:	4a10      	ldr	r2, [pc, #64]	; (8004168 <xTimerCreateTimerTask+0x8c>)
 8004128:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800412a:	4b0f      	ldr	r3, [pc, #60]	; (8004168 <xTimerCreateTimerTask+0x8c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004132:	2301      	movs	r3, #1
 8004134:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800413c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004140:	f383 8811 	msr	BASEPRI, r3
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	f3bf 8f4f 	dsb	sy
 800414c:	613b      	str	r3, [r7, #16]
}
 800414e:	bf00      	nop
 8004150:	e7fe      	b.n	8004150 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004152:	697b      	ldr	r3, [r7, #20]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3718      	adds	r7, #24
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	200010cc 	.word	0x200010cc
 8004160:	08005044 	.word	0x08005044
 8004164:	08004289 	.word	0x08004289
 8004168:	200010d0 	.word	0x200010d0

0800416c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	; 0x28
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
 8004178:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800417a:	2300      	movs	r3, #0
 800417c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10a      	bne.n	800419a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	623b      	str	r3, [r7, #32]
}
 8004196:	bf00      	nop
 8004198:	e7fe      	b.n	8004198 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800419a:	4b1a      	ldr	r3, [pc, #104]	; (8004204 <xTimerGenericCommand+0x98>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d02a      	beq.n	80041f8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2b05      	cmp	r3, #5
 80041b2:	dc18      	bgt.n	80041e6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80041b4:	f7ff feb2 	bl	8003f1c <xTaskGetSchedulerState>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d109      	bne.n	80041d2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80041be:	4b11      	ldr	r3, [pc, #68]	; (8004204 <xTimerGenericCommand+0x98>)
 80041c0:	6818      	ldr	r0, [r3, #0]
 80041c2:	f107 0110 	add.w	r1, r7, #16
 80041c6:	2300      	movs	r3, #0
 80041c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ca:	f7fe fcad 	bl	8002b28 <xQueueGenericSend>
 80041ce:	6278      	str	r0, [r7, #36]	; 0x24
 80041d0:	e012      	b.n	80041f8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80041d2:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <xTimerGenericCommand+0x98>)
 80041d4:	6818      	ldr	r0, [r3, #0]
 80041d6:	f107 0110 	add.w	r1, r7, #16
 80041da:	2300      	movs	r3, #0
 80041dc:	2200      	movs	r2, #0
 80041de:	f7fe fca3 	bl	8002b28 <xQueueGenericSend>
 80041e2:	6278      	str	r0, [r7, #36]	; 0x24
 80041e4:	e008      	b.n	80041f8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80041e6:	4b07      	ldr	r3, [pc, #28]	; (8004204 <xTimerGenericCommand+0x98>)
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	f107 0110 	add.w	r1, r7, #16
 80041ee:	2300      	movs	r3, #0
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	f7fe fd97 	bl	8002d24 <xQueueGenericSendFromISR>
 80041f6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3728      	adds	r7, #40	; 0x28
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	200010cc 	.word	0x200010cc

08004208 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af02      	add	r7, sp, #8
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004212:	4b1c      	ldr	r3, [pc, #112]	; (8004284 <prvProcessExpiredTimer+0x7c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	3304      	adds	r3, #4
 8004220:	4618      	mov	r0, r3
 8004222:	f7fe fb55 	bl	80028d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d122      	bne.n	8004274 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	18d1      	adds	r1, r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	6978      	ldr	r0, [r7, #20]
 800423c:	f000 f8c8 	bl	80043d0 <prvInsertTimerInActiveList>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004246:	2300      	movs	r3, #0
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	2300      	movs	r3, #0
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	2100      	movs	r1, #0
 8004250:	6978      	ldr	r0, [r7, #20]
 8004252:	f7ff ff8b 	bl	800416c <xTimerGenericCommand>
 8004256:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10a      	bne.n	8004274 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	60fb      	str	r3, [r7, #12]
}
 8004270:	bf00      	nop
 8004272:	e7fe      	b.n	8004272 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	6978      	ldr	r0, [r7, #20]
 800427a:	4798      	blx	r3
}
 800427c:	bf00      	nop
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	200010c4 	.word	0x200010c4

08004288 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004290:	f107 0308 	add.w	r3, r7, #8
 8004294:	4618      	mov	r0, r3
 8004296:	f000 f857 	bl	8004348 <prvGetNextExpireTime>
 800429a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4619      	mov	r1, r3
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 f803 	bl	80042ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80042a6:	f000 f8d5 	bl	8004454 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042aa:	e7f1      	b.n	8004290 <prvTimerTask+0x8>

080042ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80042b6:	f7ff fa4b 	bl	8003750 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042ba:	f107 0308 	add.w	r3, r7, #8
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 f866 	bl	8004390 <prvSampleTimeNow>
 80042c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d130      	bne.n	800432e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10a      	bne.n	80042e8 <prvProcessTimerOrBlockTask+0x3c>
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d806      	bhi.n	80042e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80042da:	f7ff fa47 	bl	800376c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80042de:	68f9      	ldr	r1, [r7, #12]
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7ff ff91 	bl	8004208 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80042e6:	e024      	b.n	8004332 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d008      	beq.n	8004300 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80042ee:	4b13      	ldr	r3, [pc, #76]	; (800433c <prvProcessTimerOrBlockTask+0x90>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf0c      	ite	eq
 80042f8:	2301      	moveq	r3, #1
 80042fa:	2300      	movne	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004300:	4b0f      	ldr	r3, [pc, #60]	; (8004340 <prvProcessTimerOrBlockTask+0x94>)
 8004302:	6818      	ldr	r0, [r3, #0]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	4619      	mov	r1, r3
 800430e:	f7fe ffb9 	bl	8003284 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004312:	f7ff fa2b 	bl	800376c <xTaskResumeAll>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800431c:	4b09      	ldr	r3, [pc, #36]	; (8004344 <prvProcessTimerOrBlockTask+0x98>)
 800431e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	f3bf 8f4f 	dsb	sy
 8004328:	f3bf 8f6f 	isb	sy
}
 800432c:	e001      	b.n	8004332 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800432e:	f7ff fa1d 	bl	800376c <xTaskResumeAll>
}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	200010c8 	.word	0x200010c8
 8004340:	200010cc 	.word	0x200010cc
 8004344:	e000ed04 	.word	0xe000ed04

08004348 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004350:	4b0e      	ldr	r3, [pc, #56]	; (800438c <prvGetNextExpireTime+0x44>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	bf0c      	ite	eq
 800435a:	2301      	moveq	r3, #1
 800435c:	2300      	movne	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	461a      	mov	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800436e:	4b07      	ldr	r3, [pc, #28]	; (800438c <prvGetNextExpireTime+0x44>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e001      	b.n	800437e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800437e:	68fb      	ldr	r3, [r7, #12]
}
 8004380:	4618      	mov	r0, r3
 8004382:	3714      	adds	r7, #20
 8004384:	46bd      	mov	sp, r7
 8004386:	bc80      	pop	{r7}
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	200010c4 	.word	0x200010c4

08004390 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004398:	f7ff fa86 	bl	80038a8 <xTaskGetTickCount>
 800439c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <prvSampleTimeNow+0x3c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d205      	bcs.n	80043b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80043a8:	f000 f908 	bl	80045bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	e002      	b.n	80043ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80043ba:	4a04      	ldr	r2, [pc, #16]	; (80043cc <prvSampleTimeNow+0x3c>)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80043c0:	68fb      	ldr	r3, [r7, #12]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	200010d4 	.word	0x200010d4

080043d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
 80043dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d812      	bhi.n	800441c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	1ad2      	subs	r2, r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	429a      	cmp	r2, r3
 8004402:	d302      	bcc.n	800440a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004404:	2301      	movs	r3, #1
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	e01b      	b.n	8004442 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800440a:	4b10      	ldr	r3, [pc, #64]	; (800444c <prvInsertTimerInActiveList+0x7c>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	3304      	adds	r3, #4
 8004412:	4619      	mov	r1, r3
 8004414:	4610      	mov	r0, r2
 8004416:	f7fe fa23 	bl	8002860 <vListInsert>
 800441a:	e012      	b.n	8004442 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	429a      	cmp	r2, r3
 8004422:	d206      	bcs.n	8004432 <prvInsertTimerInActiveList+0x62>
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d302      	bcc.n	8004432 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800442c:	2301      	movs	r3, #1
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e007      	b.n	8004442 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004432:	4b07      	ldr	r3, [pc, #28]	; (8004450 <prvInsertTimerInActiveList+0x80>)
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	3304      	adds	r3, #4
 800443a:	4619      	mov	r1, r3
 800443c:	4610      	mov	r0, r2
 800443e:	f7fe fa0f 	bl	8002860 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004442:	697b      	ldr	r3, [r7, #20]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3718      	adds	r7, #24
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	200010c8 	.word	0x200010c8
 8004450:	200010c4 	.word	0x200010c4

08004454 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08e      	sub	sp, #56	; 0x38
 8004458:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800445a:	e09d      	b.n	8004598 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	da18      	bge.n	8004494 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004462:	1d3b      	adds	r3, r7, #4
 8004464:	3304      	adds	r3, #4
 8004466:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800446e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004472:	f383 8811 	msr	BASEPRI, r3
 8004476:	f3bf 8f6f 	isb	sy
 800447a:	f3bf 8f4f 	dsb	sy
 800447e:	61fb      	str	r3, [r7, #28]
}
 8004480:	bf00      	nop
 8004482:	e7fe      	b.n	8004482 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800448a:	6850      	ldr	r0, [r2, #4]
 800448c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800448e:	6892      	ldr	r2, [r2, #8]
 8004490:	4611      	mov	r1, r2
 8004492:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	db7d      	blt.n	8004596 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800449e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d004      	beq.n	80044b0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a8:	3304      	adds	r3, #4
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fa10 	bl	80028d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044b0:	463b      	mov	r3, r7
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff ff6c 	bl	8004390 <prvSampleTimeNow>
 80044b8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b09      	cmp	r3, #9
 80044be:	d86b      	bhi.n	8004598 <prvProcessReceivedCommands+0x144>
 80044c0:	a201      	add	r2, pc, #4	; (adr r2, 80044c8 <prvProcessReceivedCommands+0x74>)
 80044c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c6:	bf00      	nop
 80044c8:	080044f1 	.word	0x080044f1
 80044cc:	080044f1 	.word	0x080044f1
 80044d0:	080044f1 	.word	0x080044f1
 80044d4:	08004599 	.word	0x08004599
 80044d8:	0800454d 	.word	0x0800454d
 80044dc:	08004585 	.word	0x08004585
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	080044f1 	.word	0x080044f1
 80044e8:	08004599 	.word	0x08004599
 80044ec:	0800454d 	.word	0x0800454d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	18d1      	adds	r1, r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044fe:	f7ff ff67 	bl	80043d0 <prvInsertTimerInActiveList>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d047      	beq.n	8004598 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800450e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d13f      	bne.n	8004598 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	441a      	add	r2, r3
 8004520:	2300      	movs	r3, #0
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	2300      	movs	r3, #0
 8004526:	2100      	movs	r1, #0
 8004528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800452a:	f7ff fe1f 	bl	800416c <xTimerGenericCommand>
 800452e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d130      	bne.n	8004598 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8004536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453a:	f383 8811 	msr	BASEPRI, r3
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f3bf 8f4f 	dsb	sy
 8004546:	61bb      	str	r3, [r7, #24]
}
 8004548:	bf00      	nop
 800454a:	e7fe      	b.n	800454a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004550:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10a      	bne.n	8004570 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800455a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455e:	f383 8811 	msr	BASEPRI, r3
 8004562:	f3bf 8f6f 	isb	sy
 8004566:	f3bf 8f4f 	dsb	sy
 800456a:	617b      	str	r3, [r7, #20]
}
 800456c:	bf00      	nop
 800456e:	e7fe      	b.n	800456e <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004572:	699a      	ldr	r2, [r3, #24]
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	18d1      	adds	r1, r2, r3
 8004578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800457c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800457e:	f7ff ff27 	bl	80043d0 <prvInsertTimerInActiveList>
					break;
 8004582:	e009      	b.n	8004598 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004586:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d104      	bne.n	8004598 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800458e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004590:	f000 fb68 	bl	8004c64 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004594:	e000      	b.n	8004598 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004596:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004598:	4b07      	ldr	r3, [pc, #28]	; (80045b8 <prvProcessReceivedCommands+0x164>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	1d39      	adds	r1, r7, #4
 800459e:	2200      	movs	r2, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7fe fc57 	bl	8002e54 <xQueueReceive>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f47f af57 	bne.w	800445c <prvProcessReceivedCommands+0x8>
	}
}
 80045ae:	bf00      	nop
 80045b0:	bf00      	nop
 80045b2:	3730      	adds	r7, #48	; 0x30
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	200010cc 	.word	0x200010cc

080045bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80045c2:	e045      	b.n	8004650 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045c4:	4b2c      	ldr	r3, [pc, #176]	; (8004678 <prvSwitchTimerLists+0xbc>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045ce:	4b2a      	ldr	r3, [pc, #168]	; (8004678 <prvSwitchTimerLists+0xbc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	3304      	adds	r3, #4
 80045dc:	4618      	mov	r0, r3
 80045de:	f7fe f977 	bl	80028d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d12e      	bne.n	8004650 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	4413      	add	r3, r2
 80045fa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	429a      	cmp	r2, r3
 8004602:	d90e      	bls.n	8004622 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004610:	4b19      	ldr	r3, [pc, #100]	; (8004678 <prvSwitchTimerLists+0xbc>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	3304      	adds	r3, #4
 8004618:	4619      	mov	r1, r3
 800461a:	4610      	mov	r0, r2
 800461c:	f7fe f920 	bl	8002860 <vListInsert>
 8004620:	e016      	b.n	8004650 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004622:	2300      	movs	r3, #0
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	2300      	movs	r3, #0
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	2100      	movs	r1, #0
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f7ff fd9d 	bl	800416c <xTimerGenericCommand>
 8004632:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10a      	bne.n	8004650 <prvSwitchTimerLists+0x94>
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	603b      	str	r3, [r7, #0]
}
 800464c:	bf00      	nop
 800464e:	e7fe      	b.n	800464e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004650:	4b09      	ldr	r3, [pc, #36]	; (8004678 <prvSwitchTimerLists+0xbc>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1b4      	bne.n	80045c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800465a:	4b07      	ldr	r3, [pc, #28]	; (8004678 <prvSwitchTimerLists+0xbc>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <prvSwitchTimerLists+0xc0>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <prvSwitchTimerLists+0xbc>)
 8004666:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004668:	4a04      	ldr	r2, [pc, #16]	; (800467c <prvSwitchTimerLists+0xc0>)
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	6013      	str	r3, [r2, #0]
}
 800466e:	bf00      	nop
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	200010c4 	.word	0x200010c4
 800467c:	200010c8 	.word	0x200010c8

08004680 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004686:	f000 f929 	bl	80048dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800468a:	4b15      	ldr	r3, [pc, #84]	; (80046e0 <prvCheckForValidListAndQueue+0x60>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d120      	bne.n	80046d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004692:	4814      	ldr	r0, [pc, #80]	; (80046e4 <prvCheckForValidListAndQueue+0x64>)
 8004694:	f7fe f896 	bl	80027c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004698:	4813      	ldr	r0, [pc, #76]	; (80046e8 <prvCheckForValidListAndQueue+0x68>)
 800469a:	f7fe f893 	bl	80027c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800469e:	4b13      	ldr	r3, [pc, #76]	; (80046ec <prvCheckForValidListAndQueue+0x6c>)
 80046a0:	4a10      	ldr	r2, [pc, #64]	; (80046e4 <prvCheckForValidListAndQueue+0x64>)
 80046a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80046a4:	4b12      	ldr	r3, [pc, #72]	; (80046f0 <prvCheckForValidListAndQueue+0x70>)
 80046a6:	4a10      	ldr	r2, [pc, #64]	; (80046e8 <prvCheckForValidListAndQueue+0x68>)
 80046a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80046aa:	2300      	movs	r3, #0
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	4b11      	ldr	r3, [pc, #68]	; (80046f4 <prvCheckForValidListAndQueue+0x74>)
 80046b0:	4a11      	ldr	r2, [pc, #68]	; (80046f8 <prvCheckForValidListAndQueue+0x78>)
 80046b2:	2110      	movs	r1, #16
 80046b4:	200a      	movs	r0, #10
 80046b6:	f7fe f99d 	bl	80029f4 <xQueueGenericCreateStatic>
 80046ba:	4603      	mov	r3, r0
 80046bc:	4a08      	ldr	r2, [pc, #32]	; (80046e0 <prvCheckForValidListAndQueue+0x60>)
 80046be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80046c0:	4b07      	ldr	r3, [pc, #28]	; (80046e0 <prvCheckForValidListAndQueue+0x60>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80046c8:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <prvCheckForValidListAndQueue+0x60>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	490b      	ldr	r1, [pc, #44]	; (80046fc <prvCheckForValidListAndQueue+0x7c>)
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fe fdb0 	bl	8003234 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046d4:	f000 f932 	bl	800493c <vPortExitCritical>
}
 80046d8:	bf00      	nop
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	200010cc 	.word	0x200010cc
 80046e4:	2000109c 	.word	0x2000109c
 80046e8:	200010b0 	.word	0x200010b0
 80046ec:	200010c4 	.word	0x200010c4
 80046f0:	200010c8 	.word	0x200010c8
 80046f4:	20001178 	.word	0x20001178
 80046f8:	200010d8 	.word	0x200010d8
 80046fc:	0800504c 	.word	0x0800504c

08004700 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3b04      	subs	r3, #4
 8004710:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004718:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	3b04      	subs	r3, #4
 800471e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f023 0201 	bic.w	r2, r3, #1
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	3b04      	subs	r3, #4
 800472e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004730:	4a08      	ldr	r2, [pc, #32]	; (8004754 <pxPortInitialiseStack+0x54>)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	3b14      	subs	r3, #20
 800473a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	3b20      	subs	r3, #32
 8004746:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004748:	68fb      	ldr	r3, [r7, #12]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3714      	adds	r7, #20
 800474e:	46bd      	mov	sp, r7
 8004750:	bc80      	pop	{r7}
 8004752:	4770      	bx	lr
 8004754:	08004759 	.word	0x08004759

08004758 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800475e:	2300      	movs	r3, #0
 8004760:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004762:	4b12      	ldr	r3, [pc, #72]	; (80047ac <prvTaskExitError+0x54>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476a:	d00a      	beq.n	8004782 <prvTaskExitError+0x2a>
	__asm volatile
 800476c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004770:	f383 8811 	msr	BASEPRI, r3
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	60fb      	str	r3, [r7, #12]
}
 800477e:	bf00      	nop
 8004780:	e7fe      	b.n	8004780 <prvTaskExitError+0x28>
	__asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	60bb      	str	r3, [r7, #8]
}
 8004794:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004796:	bf00      	nop
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0fc      	beq.n	8004798 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800479e:	bf00      	nop
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bc80      	pop	{r7}
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	20000014 	.word	0x20000014

080047b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047b0:	4b07      	ldr	r3, [pc, #28]	; (80047d0 <pxCurrentTCBConst2>)
 80047b2:	6819      	ldr	r1, [r3, #0]
 80047b4:	6808      	ldr	r0, [r1, #0]
 80047b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80047ba:	f380 8809 	msr	PSP, r0
 80047be:	f3bf 8f6f 	isb	sy
 80047c2:	f04f 0000 	mov.w	r0, #0
 80047c6:	f380 8811 	msr	BASEPRI, r0
 80047ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80047ce:	4770      	bx	lr

080047d0 <pxCurrentTCBConst2>:
 80047d0:	20000b9c 	.word	0x20000b9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop

080047d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80047d8:	4806      	ldr	r0, [pc, #24]	; (80047f4 <prvPortStartFirstTask+0x1c>)
 80047da:	6800      	ldr	r0, [r0, #0]
 80047dc:	6800      	ldr	r0, [r0, #0]
 80047de:	f380 8808 	msr	MSP, r0
 80047e2:	b662      	cpsie	i
 80047e4:	b661      	cpsie	f
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	df00      	svc	0
 80047f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047f2:	bf00      	nop
 80047f4:	e000ed08 	.word	0xe000ed08

080047f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80047fe:	4b32      	ldr	r3, [pc, #200]	; (80048c8 <xPortStartScheduler+0xd0>)
 8004800:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	22ff      	movs	r2, #255	; 0xff
 800480e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004818:	78fb      	ldrb	r3, [r7, #3]
 800481a:	b2db      	uxtb	r3, r3
 800481c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004820:	b2da      	uxtb	r2, r3
 8004822:	4b2a      	ldr	r3, [pc, #168]	; (80048cc <xPortStartScheduler+0xd4>)
 8004824:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004826:	4b2a      	ldr	r3, [pc, #168]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004828:	2207      	movs	r2, #7
 800482a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800482c:	e009      	b.n	8004842 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800482e:	4b28      	ldr	r3, [pc, #160]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3b01      	subs	r3, #1
 8004834:	4a26      	ldr	r2, [pc, #152]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004836:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004838:	78fb      	ldrb	r3, [r7, #3]
 800483a:	b2db      	uxtb	r3, r3
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	b2db      	uxtb	r3, r3
 8004840:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004842:	78fb      	ldrb	r3, [r7, #3]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800484a:	2b80      	cmp	r3, #128	; 0x80
 800484c:	d0ef      	beq.n	800482e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800484e:	4b20      	ldr	r3, [pc, #128]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f1c3 0307 	rsb	r3, r3, #7
 8004856:	2b04      	cmp	r3, #4
 8004858:	d00a      	beq.n	8004870 <xPortStartScheduler+0x78>
	__asm volatile
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	60bb      	str	r3, [r7, #8]
}
 800486c:	bf00      	nop
 800486e:	e7fe      	b.n	800486e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004870:	4b17      	ldr	r3, [pc, #92]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	021b      	lsls	r3, r3, #8
 8004876:	4a16      	ldr	r2, [pc, #88]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004878:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800487a:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <xPortStartScheduler+0xd8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004882:	4a13      	ldr	r2, [pc, #76]	; (80048d0 <xPortStartScheduler+0xd8>)
 8004884:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	b2da      	uxtb	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800488e:	4b11      	ldr	r3, [pc, #68]	; (80048d4 <xPortStartScheduler+0xdc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a10      	ldr	r2, [pc, #64]	; (80048d4 <xPortStartScheduler+0xdc>)
 8004894:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004898:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800489a:	4b0e      	ldr	r3, [pc, #56]	; (80048d4 <xPortStartScheduler+0xdc>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a0d      	ldr	r2, [pc, #52]	; (80048d4 <xPortStartScheduler+0xdc>)
 80048a0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048a4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048a6:	f000 f8b9 	bl	8004a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <xPortStartScheduler+0xe0>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048b0:	f7ff ff92 	bl	80047d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048b4:	f7ff f8c4 	bl	8003a40 <vTaskSwitchContext>
	prvTaskExitError();
 80048b8:	f7ff ff4e 	bl	8004758 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	e000e400 	.word	0xe000e400
 80048cc:	200011c8 	.word	0x200011c8
 80048d0:	200011cc 	.word	0x200011cc
 80048d4:	e000ed20 	.word	0xe000ed20
 80048d8:	20000014 	.word	0x20000014

080048dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	607b      	str	r3, [r7, #4]
}
 80048f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80048f6:	4b0f      	ldr	r3, [pc, #60]	; (8004934 <vPortEnterCritical+0x58>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3301      	adds	r3, #1
 80048fc:	4a0d      	ldr	r2, [pc, #52]	; (8004934 <vPortEnterCritical+0x58>)
 80048fe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004900:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <vPortEnterCritical+0x58>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d10f      	bne.n	8004928 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004908:	4b0b      	ldr	r3, [pc, #44]	; (8004938 <vPortEnterCritical+0x5c>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00a      	beq.n	8004928 <vPortEnterCritical+0x4c>
	__asm volatile
 8004912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	603b      	str	r3, [r7, #0]
}
 8004924:	bf00      	nop
 8004926:	e7fe      	b.n	8004926 <vPortEnterCritical+0x4a>
	}
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	20000014 	.word	0x20000014
 8004938:	e000ed04 	.word	0xe000ed04

0800493c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004942:	4b11      	ldr	r3, [pc, #68]	; (8004988 <vPortExitCritical+0x4c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <vPortExitCritical+0x24>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	607b      	str	r3, [r7, #4]
}
 800495c:	bf00      	nop
 800495e:	e7fe      	b.n	800495e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004960:	4b09      	ldr	r3, [pc, #36]	; (8004988 <vPortExitCritical+0x4c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3b01      	subs	r3, #1
 8004966:	4a08      	ldr	r2, [pc, #32]	; (8004988 <vPortExitCritical+0x4c>)
 8004968:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800496a:	4b07      	ldr	r3, [pc, #28]	; (8004988 <vPortExitCritical+0x4c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <vPortExitCritical+0x42>
 8004972:	2300      	movs	r3, #0
 8004974:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	f383 8811 	msr	BASEPRI, r3
}
 800497c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr
 8004988:	20000014 	.word	0x20000014
 800498c:	00000000 	.word	0x00000000

08004990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004990:	f3ef 8009 	mrs	r0, PSP
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	4b0d      	ldr	r3, [pc, #52]	; (80049d0 <pxCurrentTCBConst>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80049a0:	6010      	str	r0, [r2, #0]
 80049a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80049a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049aa:	f380 8811 	msr	BASEPRI, r0
 80049ae:	f7ff f847 	bl	8003a40 <vTaskSwitchContext>
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8811 	msr	BASEPRI, r0
 80049ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80049be:	6819      	ldr	r1, [r3, #0]
 80049c0:	6808      	ldr	r0, [r1, #0]
 80049c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80049c6:	f380 8809 	msr	PSP, r0
 80049ca:	f3bf 8f6f 	isb	sy
 80049ce:	4770      	bx	lr

080049d0 <pxCurrentTCBConst>:
 80049d0:	20000b9c 	.word	0x20000b9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop

080049d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
	__asm volatile
 80049de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e2:	f383 8811 	msr	BASEPRI, r3
 80049e6:	f3bf 8f6f 	isb	sy
 80049ea:	f3bf 8f4f 	dsb	sy
 80049ee:	607b      	str	r3, [r7, #4]
}
 80049f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80049f2:	f7fe ff67 	bl	80038c4 <xTaskIncrementTick>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <xPortSysTickHandler+0x40>)
 80049fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	2300      	movs	r3, #0
 8004a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	f383 8811 	msr	BASEPRI, r3
}
 8004a0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a10:	bf00      	nop
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	e000ed04 	.word	0xe000ed04

08004a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a20:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <vPortSetupTimerInterrupt+0x30>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a26:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <vPortSetupTimerInterrupt+0x34>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a2c:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <vPortSetupTimerInterrupt+0x38>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <vPortSetupTimerInterrupt+0x3c>)
 8004a32:	fba2 2303 	umull	r2, r3, r2, r3
 8004a36:	099b      	lsrs	r3, r3, #6
 8004a38:	4a08      	ldr	r2, [pc, #32]	; (8004a5c <vPortSetupTimerInterrupt+0x40>)
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a3e:	4b03      	ldr	r3, [pc, #12]	; (8004a4c <vPortSetupTimerInterrupt+0x30>)
 8004a40:	2207      	movs	r2, #7
 8004a42:	601a      	str	r2, [r3, #0]
}
 8004a44:	bf00      	nop
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bc80      	pop	{r7}
 8004a4a:	4770      	bx	lr
 8004a4c:	e000e010 	.word	0xe000e010
 8004a50:	e000e018 	.word	0xe000e018
 8004a54:	20000008 	.word	0x20000008
 8004a58:	10624dd3 	.word	0x10624dd3
 8004a5c:	e000e014 	.word	0xe000e014

08004a60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004a66:	f3ef 8305 	mrs	r3, IPSR
 8004a6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b0f      	cmp	r3, #15
 8004a70:	d914      	bls.n	8004a9c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004a72:	4a16      	ldr	r2, [pc, #88]	; (8004acc <vPortValidateInterruptPriority+0x6c>)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4413      	add	r3, r2
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004a7c:	4b14      	ldr	r3, [pc, #80]	; (8004ad0 <vPortValidateInterruptPriority+0x70>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	7afa      	ldrb	r2, [r7, #11]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d20a      	bcs.n	8004a9c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8a:	f383 8811 	msr	BASEPRI, r3
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f3bf 8f4f 	dsb	sy
 8004a96:	607b      	str	r3, [r7, #4]
}
 8004a98:	bf00      	nop
 8004a9a:	e7fe      	b.n	8004a9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004a9c:	4b0d      	ldr	r3, [pc, #52]	; (8004ad4 <vPortValidateInterruptPriority+0x74>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <vPortValidateInterruptPriority+0x78>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d90a      	bls.n	8004ac2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	603b      	str	r3, [r7, #0]
}
 8004abe:	bf00      	nop
 8004ac0:	e7fe      	b.n	8004ac0 <vPortValidateInterruptPriority+0x60>
	}
 8004ac2:	bf00      	nop
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr
 8004acc:	e000e3f0 	.word	0xe000e3f0
 8004ad0:	200011c8 	.word	0x200011c8
 8004ad4:	e000ed0c 	.word	0xe000ed0c
 8004ad8:	200011cc 	.word	0x200011cc

08004adc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08a      	sub	sp, #40	; 0x28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ae8:	f7fe fe32 	bl	8003750 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004aec:	4b58      	ldr	r3, [pc, #352]	; (8004c50 <pvPortMalloc+0x174>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004af4:	f000 f910 	bl	8004d18 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004af8:	4b56      	ldr	r3, [pc, #344]	; (8004c54 <pvPortMalloc+0x178>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4013      	ands	r3, r2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f040 808e 	bne.w	8004c22 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01d      	beq.n	8004b48 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b0c:	2208      	movs	r2, #8
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4413      	add	r3, r2
 8004b12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d014      	beq.n	8004b48 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f023 0307 	bic.w	r3, r3, #7
 8004b24:	3308      	adds	r3, #8
 8004b26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f003 0307 	and.w	r3, r3, #7
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <pvPortMalloc+0x6c>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	617b      	str	r3, [r7, #20]
}
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d069      	beq.n	8004c22 <pvPortMalloc+0x146>
 8004b4e:	4b42      	ldr	r3, [pc, #264]	; (8004c58 <pvPortMalloc+0x17c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d864      	bhi.n	8004c22 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b58:	4b40      	ldr	r3, [pc, #256]	; (8004c5c <pvPortMalloc+0x180>)
 8004b5a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b5c:	4b3f      	ldr	r3, [pc, #252]	; (8004c5c <pvPortMalloc+0x180>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b62:	e004      	b.n	8004b6e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b66:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d903      	bls.n	8004b80 <pvPortMalloc+0xa4>
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f1      	bne.n	8004b64 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004b80:	4b33      	ldr	r3, [pc, #204]	; (8004c50 <pvPortMalloc+0x174>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d04b      	beq.n	8004c22 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2208      	movs	r2, #8
 8004b90:	4413      	add	r3, r2
 8004b92:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	1ad2      	subs	r2, r2, r3
 8004ba4:	2308      	movs	r3, #8
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d91f      	bls.n	8004bec <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004bac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00a      	beq.n	8004bd4 <pvPortMalloc+0xf8>
	__asm volatile
 8004bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc2:	f383 8811 	msr	BASEPRI, r3
 8004bc6:	f3bf 8f6f 	isb	sy
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	613b      	str	r3, [r7, #16]
}
 8004bd0:	bf00      	nop
 8004bd2:	e7fe      	b.n	8004bd2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	1ad2      	subs	r2, r2, r3
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004be6:	69b8      	ldr	r0, [r7, #24]
 8004be8:	f000 f8f8 	bl	8004ddc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bec:	4b1a      	ldr	r3, [pc, #104]	; (8004c58 <pvPortMalloc+0x17c>)
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	4a18      	ldr	r2, [pc, #96]	; (8004c58 <pvPortMalloc+0x17c>)
 8004bf8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bfa:	4b17      	ldr	r3, [pc, #92]	; (8004c58 <pvPortMalloc+0x17c>)
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	4b18      	ldr	r3, [pc, #96]	; (8004c60 <pvPortMalloc+0x184>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d203      	bcs.n	8004c0e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c06:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <pvPortMalloc+0x17c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a15      	ldr	r2, [pc, #84]	; (8004c60 <pvPortMalloc+0x184>)
 8004c0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c10:	685a      	ldr	r2, [r3, #4]
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <pvPortMalloc+0x178>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c22:	f7fe fda3 	bl	800376c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	f003 0307 	and.w	r3, r3, #7
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <pvPortMalloc+0x16a>
	__asm volatile
 8004c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	60fb      	str	r3, [r7, #12]
}
 8004c42:	bf00      	nop
 8004c44:	e7fe      	b.n	8004c44 <pvPortMalloc+0x168>
	return pvReturn;
 8004c46:	69fb      	ldr	r3, [r7, #28]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3728      	adds	r7, #40	; 0x28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	20001dd8 	.word	0x20001dd8
 8004c54:	20001de4 	.word	0x20001de4
 8004c58:	20001ddc 	.word	0x20001ddc
 8004c5c:	20001dd0 	.word	0x20001dd0
 8004c60:	20001de0 	.word	0x20001de0

08004c64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d048      	beq.n	8004d08 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004c76:	2308      	movs	r3, #8
 8004c78:	425b      	negs	r3, r3
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	4b21      	ldr	r3, [pc, #132]	; (8004d10 <vPortFree+0xac>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <vPortFree+0x44>
	__asm volatile
 8004c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c96:	f383 8811 	msr	BASEPRI, r3
 8004c9a:	f3bf 8f6f 	isb	sy
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	60fb      	str	r3, [r7, #12]
}
 8004ca4:	bf00      	nop
 8004ca6:	e7fe      	b.n	8004ca6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <vPortFree+0x62>
	__asm volatile
 8004cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	60bb      	str	r3, [r7, #8]
}
 8004cc2:	bf00      	nop
 8004cc4:	e7fe      	b.n	8004cc4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	4b11      	ldr	r3, [pc, #68]	; (8004d10 <vPortFree+0xac>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d019      	beq.n	8004d08 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d115      	bne.n	8004d08 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <vPortFree+0xac>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	43db      	mvns	r3, r3
 8004ce6:	401a      	ands	r2, r3
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004cec:	f7fe fd30 	bl	8003750 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	4b07      	ldr	r3, [pc, #28]	; (8004d14 <vPortFree+0xb0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	4a06      	ldr	r2, [pc, #24]	; (8004d14 <vPortFree+0xb0>)
 8004cfc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004cfe:	6938      	ldr	r0, [r7, #16]
 8004d00:	f000 f86c 	bl	8004ddc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004d04:	f7fe fd32 	bl	800376c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d08:	bf00      	nop
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	20001de4 	.word	0x20001de4
 8004d14:	20001ddc 	.word	0x20001ddc

08004d18 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d22:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d24:	4b27      	ldr	r3, [pc, #156]	; (8004dc4 <prvHeapInit+0xac>)
 8004d26:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00c      	beq.n	8004d4c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	3307      	adds	r3, #7
 8004d36:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f023 0307 	bic.w	r3, r3, #7
 8004d3e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	4a1f      	ldr	r2, [pc, #124]	; (8004dc4 <prvHeapInit+0xac>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d50:	4a1d      	ldr	r2, [pc, #116]	; (8004dc8 <prvHeapInit+0xb0>)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d56:	4b1c      	ldr	r3, [pc, #112]	; (8004dc8 <prvHeapInit+0xb0>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	4413      	add	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d64:	2208      	movs	r2, #8
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0307 	bic.w	r3, r3, #7
 8004d72:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4a15      	ldr	r2, [pc, #84]	; (8004dcc <prvHeapInit+0xb4>)
 8004d78:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d7a:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <prvHeapInit+0xb4>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d82:	4b12      	ldr	r3, [pc, #72]	; (8004dcc <prvHeapInit+0xb4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	1ad2      	subs	r2, r2, r3
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d98:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <prvHeapInit+0xb4>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <prvHeapInit+0xb8>)
 8004da6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	4a09      	ldr	r2, [pc, #36]	; (8004dd4 <prvHeapInit+0xbc>)
 8004dae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004db0:	4b09      	ldr	r3, [pc, #36]	; (8004dd8 <prvHeapInit+0xc0>)
 8004db2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004db6:	601a      	str	r2, [r3, #0]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	200011d0 	.word	0x200011d0
 8004dc8:	20001dd0 	.word	0x20001dd0
 8004dcc:	20001dd8 	.word	0x20001dd8
 8004dd0:	20001de0 	.word	0x20001de0
 8004dd4:	20001ddc 	.word	0x20001ddc
 8004dd8:	20001de4 	.word	0x20001de4

08004ddc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004de4:	4b27      	ldr	r3, [pc, #156]	; (8004e84 <prvInsertBlockIntoFreeList+0xa8>)
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	e002      	b.n	8004df0 <prvInsertBlockIntoFreeList+0x14>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d8f7      	bhi.n	8004dea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	4413      	add	r3, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d108      	bne.n	8004e1e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	441a      	add	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	441a      	add	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d118      	bne.n	8004e64 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b14      	ldr	r3, [pc, #80]	; (8004e88 <prvInsertBlockIntoFreeList+0xac>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d00d      	beq.n	8004e5a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	441a      	add	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	e008      	b.n	8004e6c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e5a:	4b0b      	ldr	r3, [pc, #44]	; (8004e88 <prvInsertBlockIntoFreeList+0xac>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	e003      	b.n	8004e6c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d002      	beq.n	8004e7a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bc80      	pop	{r7}
 8004e82:	4770      	bx	lr
 8004e84:	20001dd0 	.word	0x20001dd0
 8004e88:	20001dd8 	.word	0x20001dd8

08004e8c <__libc_init_array>:
 8004e8c:	b570      	push	{r4, r5, r6, lr}
 8004e8e:	2600      	movs	r6, #0
 8004e90:	4d0c      	ldr	r5, [pc, #48]	; (8004ec4 <__libc_init_array+0x38>)
 8004e92:	4c0d      	ldr	r4, [pc, #52]	; (8004ec8 <__libc_init_array+0x3c>)
 8004e94:	1b64      	subs	r4, r4, r5
 8004e96:	10a4      	asrs	r4, r4, #2
 8004e98:	42a6      	cmp	r6, r4
 8004e9a:	d109      	bne.n	8004eb0 <__libc_init_array+0x24>
 8004e9c:	f000 f88c 	bl	8004fb8 <_init>
 8004ea0:	2600      	movs	r6, #0
 8004ea2:	4d0a      	ldr	r5, [pc, #40]	; (8004ecc <__libc_init_array+0x40>)
 8004ea4:	4c0a      	ldr	r4, [pc, #40]	; (8004ed0 <__libc_init_array+0x44>)
 8004ea6:	1b64      	subs	r4, r4, r5
 8004ea8:	10a4      	asrs	r4, r4, #2
 8004eaa:	42a6      	cmp	r6, r4
 8004eac:	d105      	bne.n	8004eba <__libc_init_array+0x2e>
 8004eae:	bd70      	pop	{r4, r5, r6, pc}
 8004eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eb4:	4798      	blx	r3
 8004eb6:	3601      	adds	r6, #1
 8004eb8:	e7ee      	b.n	8004e98 <__libc_init_array+0xc>
 8004eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ebe:	4798      	blx	r3
 8004ec0:	3601      	adds	r6, #1
 8004ec2:	e7f2      	b.n	8004eaa <__libc_init_array+0x1e>
 8004ec4:	0800586c 	.word	0x0800586c
 8004ec8:	0800586c 	.word	0x0800586c
 8004ecc:	0800586c 	.word	0x0800586c
 8004ed0:	08005870 	.word	0x08005870

08004ed4 <__itoa>:
 8004ed4:	1e93      	subs	r3, r2, #2
 8004ed6:	2b22      	cmp	r3, #34	; 0x22
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	460c      	mov	r4, r1
 8004edc:	d904      	bls.n	8004ee8 <__itoa+0x14>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	461c      	mov	r4, r3
 8004ee2:	700b      	strb	r3, [r1, #0]
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	bd10      	pop	{r4, pc}
 8004ee8:	2a0a      	cmp	r2, #10
 8004eea:	d109      	bne.n	8004f00 <__itoa+0x2c>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	da07      	bge.n	8004f00 <__itoa+0x2c>
 8004ef0:	232d      	movs	r3, #45	; 0x2d
 8004ef2:	700b      	strb	r3, [r1, #0]
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	4240      	negs	r0, r0
 8004ef8:	4421      	add	r1, r4
 8004efa:	f000 f81b 	bl	8004f34 <__utoa>
 8004efe:	e7f1      	b.n	8004ee4 <__itoa+0x10>
 8004f00:	2100      	movs	r1, #0
 8004f02:	e7f9      	b.n	8004ef8 <__itoa+0x24>

08004f04 <itoa>:
 8004f04:	f7ff bfe6 	b.w	8004ed4 <__itoa>

08004f08 <memcpy>:
 8004f08:	440a      	add	r2, r1
 8004f0a:	4291      	cmp	r1, r2
 8004f0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f10:	d100      	bne.n	8004f14 <memcpy+0xc>
 8004f12:	4770      	bx	lr
 8004f14:	b510      	push	{r4, lr}
 8004f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f1a:	4291      	cmp	r1, r2
 8004f1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f20:	d1f9      	bne.n	8004f16 <memcpy+0xe>
 8004f22:	bd10      	pop	{r4, pc}

08004f24 <memset>:
 8004f24:	4603      	mov	r3, r0
 8004f26:	4402      	add	r2, r0
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d100      	bne.n	8004f2e <memset+0xa>
 8004f2c:	4770      	bx	lr
 8004f2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f32:	e7f9      	b.n	8004f28 <memset+0x4>

08004f34 <__utoa>:
 8004f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f36:	b08b      	sub	sp, #44	; 0x2c
 8004f38:	4605      	mov	r5, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	466e      	mov	r6, sp
 8004f3e:	4c1d      	ldr	r4, [pc, #116]	; (8004fb4 <__utoa+0x80>)
 8004f40:	f104 0c20 	add.w	ip, r4, #32
 8004f44:	4637      	mov	r7, r6
 8004f46:	6820      	ldr	r0, [r4, #0]
 8004f48:	6861      	ldr	r1, [r4, #4]
 8004f4a:	3408      	adds	r4, #8
 8004f4c:	c703      	stmia	r7!, {r0, r1}
 8004f4e:	4564      	cmp	r4, ip
 8004f50:	463e      	mov	r6, r7
 8004f52:	d1f7      	bne.n	8004f44 <__utoa+0x10>
 8004f54:	7921      	ldrb	r1, [r4, #4]
 8004f56:	6820      	ldr	r0, [r4, #0]
 8004f58:	7139      	strb	r1, [r7, #4]
 8004f5a:	1e91      	subs	r1, r2, #2
 8004f5c:	2922      	cmp	r1, #34	; 0x22
 8004f5e:	6038      	str	r0, [r7, #0]
 8004f60:	f04f 0100 	mov.w	r1, #0
 8004f64:	d904      	bls.n	8004f70 <__utoa+0x3c>
 8004f66:	7019      	strb	r1, [r3, #0]
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	b00b      	add	sp, #44	; 0x2c
 8004f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f70:	1e58      	subs	r0, r3, #1
 8004f72:	4684      	mov	ip, r0
 8004f74:	fbb5 f7f2 	udiv	r7, r5, r2
 8004f78:	fb02 5617 	mls	r6, r2, r7, r5
 8004f7c:	3628      	adds	r6, #40	; 0x28
 8004f7e:	446e      	add	r6, sp
 8004f80:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004f84:	460c      	mov	r4, r1
 8004f86:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004f8a:	462e      	mov	r6, r5
 8004f8c:	42b2      	cmp	r2, r6
 8004f8e:	463d      	mov	r5, r7
 8004f90:	f101 0101 	add.w	r1, r1, #1
 8004f94:	d9ee      	bls.n	8004f74 <__utoa+0x40>
 8004f96:	2200      	movs	r2, #0
 8004f98:	545a      	strb	r2, [r3, r1]
 8004f9a:	1919      	adds	r1, r3, r4
 8004f9c:	1aa5      	subs	r5, r4, r2
 8004f9e:	42aa      	cmp	r2, r5
 8004fa0:	dae3      	bge.n	8004f6a <__utoa+0x36>
 8004fa2:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004fa6:	780e      	ldrb	r6, [r1, #0]
 8004fa8:	3201      	adds	r2, #1
 8004faa:	7006      	strb	r6, [r0, #0]
 8004fac:	f801 5901 	strb.w	r5, [r1], #-1
 8004fb0:	e7f4      	b.n	8004f9c <__utoa+0x68>
 8004fb2:	bf00      	nop
 8004fb4:	08005844 	.word	0x08005844

08004fb8 <_init>:
 8004fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fba:	bf00      	nop
 8004fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fbe:	bc08      	pop	{r3}
 8004fc0:	469e      	mov	lr, r3
 8004fc2:	4770      	bx	lr

08004fc4 <_fini>:
 8004fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc6:	bf00      	nop
 8004fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fca:	bc08      	pop	{r3}
 8004fcc:	469e      	mov	lr, r3
 8004fce:	4770      	bx	lr
