
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08  382191.7      0.81     245.1   84997.7                          
    0:01:08  382191.7      0.81     245.1   84997.7                          
    0:01:08  382793.4      0.81     245.1   84578.2                          
    0:01:08  383387.1      0.81     245.1   84158.8                          
    0:01:09  383980.8      0.81     245.1   83739.3                          
    0:01:09  384574.5      0.81     245.1   83319.8                          
    0:01:10  385168.3      0.81     245.1   82900.3                          
    0:01:10  385762.0      0.81     245.1   82480.8                          
    0:01:10  386355.7      0.81     245.1   82061.3                          
    0:01:11  386949.4      0.81     245.1   81641.8                          
    0:01:12  387685.2      0.81     245.1   63519.3                          
    0:01:13  388433.7      0.81     245.1   44586.2                          
    0:01:14  389182.7      0.81     245.1   25540.2                          
    0:01:14  389910.2      0.81     245.1    7141.9                          
    0:01:44  394641.1      0.46     131.8       0.0                          
    0:01:45  394615.5      0.46     131.8       0.0                          
    0:01:45  394615.5      0.46     131.8       0.0                          
    0:01:46  394616.0      0.46     131.8       0.0                          
    0:01:48  394616.0      0.46     131.8       0.0                          
    0:02:16  346901.5      0.50     121.4       0.0                          
    0:02:18  346855.5      0.47     115.3       0.0                          
    0:02:22  346865.9      0.45     113.9       0.0                          
    0:02:33  346875.2      0.44     113.1       0.0                          
    0:02:34  346882.3      0.42     111.7       0.0                          
    0:02:35  346889.0      0.42     111.3       0.0                          
    0:02:36  346895.1      0.42     111.0       0.0                          
    0:02:37  346901.0      0.41     110.4       0.0                          
    0:02:38  346906.6      0.41     110.2       0.0                          
    0:02:39  346915.9      0.41     109.5       0.0                          
    0:02:40  346927.0      0.41     109.3       0.0                          
    0:02:40  346938.5      0.41     108.5       0.0                          
    0:02:41  346951.8      0.40     108.3       0.0                          
    0:02:42  346963.5      0.40     107.9       0.0                          
    0:02:43  346972.0      0.40     107.5       0.0                          
    0:02:44  346971.7      0.40     107.5       0.0                          
    0:02:44  346971.7      0.40     107.5       0.0                          
    0:02:45  346971.7      0.40     107.5       0.0                          
    0:02:45  346971.7      0.40     107.5       0.0                          
    0:02:45  346971.7      0.40     107.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:45  346971.7      0.40     107.5       0.0                          
    0:02:45  347018.5      0.40     105.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  347064.0      0.40     102.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  347110.3      0.40     100.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  347155.8      0.40      97.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  347202.1      0.40      95.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  347247.6      0.40      93.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  347290.4      0.39      91.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:46  347315.1      0.39      90.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:46  347338.0      0.38      89.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:46  347347.6      0.38      89.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:02:46  347372.3      0.38      88.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:46  347406.9      0.38      88.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:46  347431.6      0.38      87.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:46  347459.3      0.38      86.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347478.2      0.37      86.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347512.0      0.36      85.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:47  347527.4      0.36      85.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347562.8      0.36      83.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  347604.8      0.36      82.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  347641.8      0.36      80.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  347683.8      0.36      79.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  347720.8      0.36      77.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  347751.6      0.36      76.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347768.7      0.36      76.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347787.3      0.35      76.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:47  347796.9      0.35      76.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:47  347817.3      0.35      75.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347829.6      0.35      75.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347842.9      0.35      75.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347858.0      0.35      74.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347878.8      0.35      74.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347902.2      0.34      74.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347915.0      0.34      73.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:48  347937.8      0.34      73.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:48  347948.7      0.34      73.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:48  347982.0      0.33      72.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:48  348005.1      0.33      72.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:02:48  348019.5      0.33      71.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:49  348032.3      0.33      71.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:49  348050.4      0.33      71.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:49  348058.3      0.33      71.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:49  348074.8      0.32      70.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:49  348087.9      0.32      70.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:49  348109.1      0.32      70.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  348130.4      0.32      69.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  348151.7      0.32      68.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  348173.0      0.32      68.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  348186.5      0.31      68.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:49  348202.8      0.31      67.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:49  348212.3      0.31      67.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:02:49  348228.3      0.31      67.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:50  348242.9      0.31      67.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348258.4      0.31      67.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:50  348275.1      0.31      66.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348285.5      0.30      66.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:50  348308.9      0.30      66.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348314.2      0.30      66.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:50  348318.7      0.30      66.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348328.1      0.30      65.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:50  348342.2      0.29      65.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348353.9      0.29      65.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:50  348372.5      0.29      65.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:50  348383.9      0.29      65.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348394.8      0.29      64.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:02:51  348413.4      0.29      64.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348435.3      0.29      64.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348448.8      0.29      63.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348456.8      0.28      63.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348481.5      0.28      63.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:51  348505.7      0.28      63.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:51  348530.2      0.28      62.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  348554.7      0.28      61.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  348554.2      0.28      61.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:51  348561.1      0.28      61.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348569.9      0.28      61.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348581.6      0.28      61.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348605.2      0.28      61.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348624.6      0.28      60.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348639.5      0.27      60.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:52  348684.5      0.27      60.1      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  348730.0      0.27      59.2     121.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  348774.9      0.27      58.6     193.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  348794.9      0.27      58.2     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:52  348811.1      0.27      58.1     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348857.4      0.27      56.7     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  348904.7      0.27      55.4     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:52  348915.4      0.26      55.2     193.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:02:52  348925.2      0.26      55.1     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:53  348937.2      0.26      54.9     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:02:53  348953.2      0.26      54.7     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:02:53  348953.4      0.26      54.7     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:53  348958.7      0.26      54.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:53  348965.4      0.26      54.5     193.7 path/path/path/genblk1.add_in_reg[30]/D
    0:02:53  348967.5      0.26      54.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:53  348981.4      0.26      54.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:53  348983.0      0.25      54.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:53  349003.4      0.25      53.9     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:53  349010.9      0.25      53.7     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:02:53  349017.0      0.25      53.6     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:53  349029.5      0.25      53.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:53  349035.6      0.25      53.4     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  349076.3      0.25      53.2     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:54  349084.0      0.25      53.2     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:54  349105.3      0.24      52.9     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:02:54  349125.8      0.24      52.4     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  349149.5      0.24      51.8     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:54  349169.4      0.24      51.3     290.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  349196.0      0.24      50.7     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  349229.5      0.24      49.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  349249.5      0.24      49.2     290.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:02:54  349260.4      0.24      49.1     290.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:02:54  349268.6      0.24      49.0     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:54  349278.7      0.24      48.8     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:54  349280.9      0.24      48.8     290.6 path/path/path/genblk1.add_in_reg[30]/D
    0:02:54  349293.1      0.24      48.6     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349297.9      0.24      48.4     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349302.7      0.23      48.4     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349316.8      0.23      48.2     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349320.2      0.23      48.2     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349325.3      0.23      48.1     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349335.9      0.23      47.9     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349335.9      0.23      47.9     290.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349339.4      0.23      47.8     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:02:55  349344.2      0.23      47.7     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349359.1      0.23      47.3     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349363.6      0.23      47.3     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:55  349373.7      0.23      47.1     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:02:55  349390.2      0.22      46.9     290.6 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:55  349418.1      0.22      46.7     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:56  349448.7      0.22      46.4     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349463.3      0.22      46.2     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:56  349473.7      0.22      46.1     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349494.7      0.22      45.8     290.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349507.0      0.22      45.5     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  349518.9      0.22      45.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349536.5      0.22      45.2     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349545.8      0.22      44.9     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  349557.0      0.22      44.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349557.0      0.22      44.8     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349557.5      0.22      44.7     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:56  349563.4      0.22      44.7     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:56  349586.2      0.22      44.2     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  349601.7      0.22      43.9     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349622.4      0.22      43.6     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349640.8      0.21      43.4     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349666.0      0.21      43.0     339.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349678.3      0.21      42.7     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349692.6      0.21      42.4     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349718.2      0.21      41.9     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349720.6      0.21      41.8     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349720.6      0.21      41.8     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349737.1      0.21      41.5     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349749.3      0.21      41.3     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:02:57  349760.7      0.21      41.2     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349770.0      0.21      41.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349788.9      0.21      40.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:57  349805.7      0.21      40.6     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  349818.5      0.21      40.4     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  349841.9      0.21      39.9     339.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  349869.8      0.21      39.4     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  349886.3      0.21      39.1     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349889.2      0.21      39.1     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:58  349914.7      0.21      38.7     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349915.5      0.21      38.7     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349917.9      0.21      38.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349929.9      0.20      38.5     339.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349935.2      0.20      38.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349938.7      0.20      38.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349950.4      0.20      38.1     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:58  349967.4      0.20      37.8     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  349982.8      0.20      37.6     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:59  349983.4      0.20      37.5     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350002.0      0.20      37.2     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  350003.6      0.19      37.2     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  350004.9      0.19      37.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350013.4      0.19      37.0     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:59  350018.2      0.19      36.9     339.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350046.7      0.19      36.4     339.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  350073.0      0.19      35.9     339.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  350081.3      0.19      35.8     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350089.0      0.19      35.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350100.9      0.19      35.4     339.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350115.6      0.19      35.1     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  350132.6      0.19      34.9     339.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:02:59  350146.7      0.19      34.7     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350153.1      0.19      34.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:00  350166.7      0.19      34.2     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  350167.2      0.19      34.2     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350168.0      0.18      34.2     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350169.8      0.18      34.1     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350176.8      0.18      34.0     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350181.5      0.18      34.0     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:00  350193.5      0.18      33.9     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:00  350193.5      0.18      33.9     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350197.8      0.18      33.8     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350200.2      0.18      33.7     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:00  350212.4      0.18      33.6     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:00  350219.1      0.18      33.5     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350231.8      0.18      33.3     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350246.2      0.18      33.2     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  350259.5      0.18      33.1     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350282.4      0.18      33.0     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350290.6      0.18      32.9     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350304.4      0.18      32.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350315.6      0.18      32.6     363.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350315.6      0.18      32.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:01  350336.6      0.18      32.2     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350337.4      0.18      32.2     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350343.8      0.18      32.1     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:01  350349.7      0.18      32.1     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350364.3      0.18      32.0     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350372.5      0.18      31.7     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  350392.2      0.18      31.4     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  350402.9      0.18      31.3     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350410.0      0.17      31.1     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:02  350413.5      0.17      31.1     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:02  350421.7      0.17      30.9     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350426.3      0.17      30.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350437.7      0.17      30.7     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  350466.4      0.17      30.0     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  350473.6      0.17      29.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350500.5      0.17      29.6     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:02  350526.5      0.17      29.2     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  350556.3      0.17      29.0     411.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350564.6      0.17      28.9     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:03  350579.7      0.17      28.6     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350599.7      0.16      28.5     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  350605.3      0.16      28.4     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  350621.5      0.16      28.2     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:03  350626.8      0.16      28.1     460.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350654.0      0.16      27.7     460.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350658.2      0.16      27.7     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:03  350675.2      0.16      27.5     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  350676.8      0.16      27.5     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350687.2      0.16      27.2     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350706.1      0.16      26.9     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  350718.9      0.16      26.7     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  350735.4      0.16      26.6     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350752.1      0.16      26.3     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  350769.9      0.16      26.0     460.1 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350777.1      0.16      25.8     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  350788.3      0.16      25.8     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350788.3      0.15      25.7     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350800.3      0.15      25.5     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350807.7      0.15      25.4     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350816.0      0.15      25.3     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  350826.9      0.15      25.1     460.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  350829.3      0.15      25.0     460.1 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:04  350848.9      0.15      24.8     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  350852.1      0.15      24.8     460.1 path/path/path/genblk1.add_in_reg[31]/D
    0:03:05  350853.2      0.15      24.7     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350858.8      0.15      24.6     460.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  350867.6      0.15      24.5     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350881.7      0.15      24.3     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:05  350889.6      0.15      24.2     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350900.0      0.15      24.0     460.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  350911.7      0.15      23.8     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350915.7      0.15      23.7     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350921.8      0.14      23.5     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  350933.5      0.14      23.2     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350950.3      0.14      22.9     460.1 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350972.4      0.14      22.7     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  350978.5      0.14      22.6     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:05  350982.7      0.14      22.6     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:06  350995.2      0.14      22.5     484.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:06  350995.0      0.14      22.5     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351003.8      0.14      22.4     484.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  351005.1      0.14      22.4     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351013.9      0.14      22.2     484.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351038.3      0.14      21.9     484.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  351056.4      0.14      21.7     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  351065.5      0.14      21.6     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351080.6      0.14      21.4     484.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  351093.4      0.14      21.3     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351094.5      0.13      21.2     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351093.4      0.13      21.2     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351094.5      0.13      21.2     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:06  351096.6      0.13      21.1     484.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:06  351114.9      0.13      20.8     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351125.3      0.13      20.6     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  351125.8      0.13      20.6     484.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:07  351129.8      0.13      20.6     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351137.3      0.13      20.5     484.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351137.6      0.13      20.5     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351137.6      0.13      20.5     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:07  351137.6      0.13      20.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351152.2      0.13      20.3     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  351172.7      0.13      20.2     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  351173.5      0.13      20.1     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351178.0      0.13      20.1     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351180.9      0.13      20.1     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351191.3      0.13      19.9     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:07  351201.9      0.13      19.8     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351216.6      0.13      19.7     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351222.4      0.13      19.7     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351233.3      0.13      19.5     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351245.8      0.13      19.3     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  351259.9      0.13      19.2     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351270.3      0.13      19.1     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351281.5      0.13      18.9     508.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351285.4      0.13      18.9     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351288.1      0.13      18.8     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351291.8      0.12      18.8     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351319.5      0.12      18.5     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  351324.0      0.12      18.4     508.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:08  351331.5      0.12      18.3     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351331.5      0.12      18.3     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351341.6      0.12      18.2     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:09  351352.7      0.12      18.0     508.6 path/path/path/genblk1.add_in_reg[30]/D
    0:03:09  351362.1      0.12      18.0     508.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351371.1      0.12      17.9     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:09  351371.1      0.12      17.8     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351371.9      0.12      17.8     508.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351397.2      0.12      17.6     508.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351397.7      0.12      17.6     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351419.8      0.12      17.3     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351419.5      0.12      17.3     508.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351419.5      0.12      17.3     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351429.1      0.12      17.2     508.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351455.7      0.12      16.8     508.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  351457.3      0.12      16.8     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351466.6      0.12      16.6     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:09  351470.8      0.12      16.6     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351475.6      0.12      16.6     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351477.0      0.12      16.6     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:10  351486.3      0.12      16.4     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351495.6      0.11      16.3     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351502.5      0.11      16.2     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351514.7      0.11      16.0     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  351520.9      0.11      16.0     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  351528.8      0.11      15.8     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351535.2      0.11      15.7     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  351546.1      0.11      15.6     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  351554.6      0.11      15.5     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  351564.5      0.10      15.3     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:10  351575.1      0.10      15.2     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351585.2      0.10      15.1     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351593.7      0.10      15.0     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351603.1      0.10      14.9     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351613.4      0.10      14.8     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351626.7      0.10      14.6     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  351636.3      0.10      14.5     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351644.5      0.10      14.4     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  351651.7      0.10      14.3     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351660.8      0.10      14.2     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351667.7      0.10      14.1     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  351680.7      0.09      14.0     508.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351688.7      0.09      13.9     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:11  351696.2      0.09      13.8     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  351701.2      0.09      13.7     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:11  351712.9      0.09      13.5     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351723.5      0.09      13.4     508.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351736.6      0.09      13.3     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351748.6      0.09      13.1     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351754.4      0.09      13.1     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351766.6      0.09      12.9     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351779.1      0.09      12.7     508.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351791.6      0.09      12.5     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351802.6      0.09      12.4     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351813.2      0.08      12.3     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351820.4      0.08      12.1     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351830.2      0.08      12.0     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351840.6      0.08      11.8     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351844.3      0.08      11.8     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:12  351855.5      0.08      11.6     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  351865.1      0.08      11.5     508.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  351873.0      0.08      11.4     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351880.2      0.08      11.3     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:13  351889.8      0.08      11.2     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:13  351905.0      0.08      11.0     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:13  351915.6      0.08      10.9     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  351926.8      0.08      10.7     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351938.5      0.08      10.6     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351939.3      0.08      10.6     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351945.9      0.08      10.5     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351952.8      0.07      10.4     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  351964.5      0.07      10.3     508.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  351977.3      0.07      10.2     508.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  351984.8      0.07      10.1     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:13  351991.9      0.07      10.0     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  352001.0      0.07       9.8     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352005.8      0.07       9.8     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352009.8      0.07       9.7     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:14  352017.2      0.07       9.6     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352023.3      0.07       9.6     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352033.4      0.07       9.4     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352045.1      0.07       9.3     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  352055.5      0.07       9.2     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352061.4      0.07       9.1     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352071.2      0.07       9.0     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352082.6      0.07       8.8     508.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  352089.6      0.07       8.7     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352103.4      0.06       8.6     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352114.8      0.06       8.5     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352124.4      0.06       8.4     508.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352134.8      0.06       8.3     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:14  352140.6      0.06       8.3     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352147.0      0.06       8.2     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352149.7      0.06       8.2     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352164.0      0.06       8.0     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352175.5      0.06       7.9     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352181.1      0.06       7.8     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352193.8      0.06       7.6     508.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  352204.7      0.06       7.5     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  352216.7      0.06       7.4     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352224.2      0.06       7.3     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:15  352229.2      0.06       7.2     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:15  352232.1      0.06       7.2     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352243.6      0.06       7.1     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352248.1      0.06       7.0     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352253.2      0.06       6.9     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352262.2      0.06       6.9     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:15  352276.3      0.05       6.7     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352286.1      0.05       6.6     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352293.9      0.05       6.5     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352300.5      0.05       6.4     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352308.2      0.05       6.4     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352310.6      0.05       6.3     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352319.9      0.05       6.2     508.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352335.9      0.05       6.1     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352343.6      0.05       6.0     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:16  352358.0      0.05       5.9     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352362.2      0.05       5.9     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:16  352366.5      0.05       5.8     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352380.8      0.05       5.7     508.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352391.5      0.05       5.6     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352399.7      0.05       5.5     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352412.5      0.05       5.4     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  352423.7      0.05       5.3     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352433.2      0.05       5.2     508.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352437.8      0.05       5.1     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352451.3      0.04       5.0     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352454.8      0.04       5.0     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352460.9      0.04       5.0     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352466.5      0.04       4.9     508.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352476.6      0.04       4.8     508.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352482.4      0.04       4.7     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352491.8      0.04       4.6     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352496.5      0.04       4.6     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  352500.5      0.04       4.6     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352511.7      0.04       4.5     508.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352521.0      0.04       4.4     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352524.5      0.04       4.3     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:17  352529.3      0.04       4.3     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  352538.3      0.04       4.2     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  352546.8      0.04       4.1     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352549.7      0.04       4.1     508.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  352563.3      0.04       4.0     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352569.4      0.04       3.9     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352577.9      0.04       3.9     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352587.5      0.04       3.8     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352591.8      0.04       3.8     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352598.2      0.04       3.7     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352604.8      0.04       3.7     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352614.1      0.03       3.6     532.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  352621.0      0.03       3.5     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  352629.5      0.03       3.4     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352640.7      0.03       3.3     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  352651.1      0.03       3.2     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  352658.3      0.03       3.2     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352666.5      0.03       3.1     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:18  352673.7      0.03       3.1     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352678.5      0.03       3.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352689.1      0.03       2.9     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352694.7      0.03       2.9     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352703.8      0.03       2.8     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352708.8      0.03       2.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352711.7      0.03       2.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352717.9      0.03       2.7     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  352724.2      0.03       2.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:19  352730.4      0.03       2.7     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352740.7      0.03       2.6     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:19  352744.7      0.03       2.5     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  352751.4      0.03       2.5     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  352755.6      0.03       2.4     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  352758.0      0.03       2.4     532.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  352762.3      0.03       2.4     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  352758.0      0.02       2.2     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  352759.1      0.02       2.2     532.8                          
    0:03:22  352737.0      0.02       2.2     532.8                          
    0:03:22  352738.6      0.02       2.2     532.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:23  352738.6      0.02       2.2     532.8                          
    0:03:23  352702.2      0.02       2.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  352707.2      0.02       2.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  352716.3      0.02       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  352716.3      0.02       2.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  352724.2      0.02       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:23  352732.2      0.02       2.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  352733.8      0.02       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:23  352733.8      0.02       2.0       0.0                          
    0:03:24  352733.8      0.02       2.0       0.0                          
    0:03:32  351773.0      0.09       2.4       0.0                          
    0:03:35  351686.8      0.09       2.5       0.0                          
    0:03:39  351632.6      0.09       2.5       0.0                          
    0:03:39  351629.9      0.09       2.5       0.0                          
    0:03:40  351628.3      0.09       2.5       0.0                          
    0:03:40  351628.3      0.09       2.5       0.0                          
    0:03:40  351633.1      0.09       2.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:40  351641.6      0.07       2.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:40  351649.3      0.06       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  351650.9      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351653.9      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351658.9      0.05       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351670.3      0.04       2.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351677.0      0.04       2.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351677.8      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:41  351682.9      0.03       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351682.9      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:41  351683.6      0.02       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:41  351685.0      0.02       2.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351702.8      0.02       1.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351720.9      0.02       1.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351724.1      0.02       1.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:42  351732.6      0.02       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351734.5      0.02       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351741.1      0.02       1.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351756.3      0.02       1.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  351766.4      0.02       1.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  351770.1      0.02       1.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351770.1      0.02       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351782.6      0.02       1.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351787.4      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351798.0      0.02       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351804.1      0.02       1.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:43  351805.5      0.02       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:43  351817.7      0.02       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  351817.7      0.02       1.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:43  351832.6      0.02       1.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  351832.6      0.02       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:44  351833.4      0.02       1.2       0.0                          
    0:03:45  351722.8      0.06       1.5       0.0                          
    0:03:45  351716.1      0.06       1.5       0.0                          
    0:03:45  351716.1      0.06       1.5       0.0                          
    0:03:45  351716.1      0.06       1.5       0.0                          
    0:03:46  351716.1      0.06       1.5       0.0                          
    0:03:46  351716.1      0.06       1.5       0.0                          
    0:03:46  351716.1      0.06       1.5       0.0                          
    0:03:46  351723.5      0.02       1.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  351729.4      0.02       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351817.7      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351819.3      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351819.6      0.02       0.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  351819.0      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351824.1      0.02       0.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:47  351834.5      0.01       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351841.9      0.01       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351844.3      0.01       0.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  351849.9      0.01       0.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:47  351852.0      0.01       0.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  351858.7      0.01       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:47  351868.0      0.01       0.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  351874.4      0.01       0.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:48  351881.6      0.01       0.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  351882.1      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:48  351886.3      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:48  351890.9      0.01       0.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  351890.9      0.01       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  351893.5      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:48  351899.1      0.01       0.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:48  351905.8      0.01       0.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  351927.6      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:49  351939.8      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:49  351949.1      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:49  351949.1      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:49  351957.4      0.01       0.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:49  351966.4      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  351968.8      0.01       0.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:49  351972.0      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  351979.4      0.01       0.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  351981.0      0.01       0.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  351999.7      0.01       0.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352000.2      0.01       0.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352007.1      0.01       0.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352018.5      0.01       0.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352028.7      0.01       0.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352035.3      0.01       0.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352041.2      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352054.2      0.01       0.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352054.2      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352054.5      0.01       0.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352057.6      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352057.6      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352061.4      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352064.0      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352069.1      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352069.1      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352075.5      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352075.5      0.00       0.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352085.3      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352095.4      0.00       0.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352106.9      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352107.1      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352113.5      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352115.4      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352116.2      0.00       0.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352125.2      0.00       0.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352129.5      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352129.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352137.7      0.00       0.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352139.6      0.00       0.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352141.7      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352152.3      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:52  352164.0      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352145.7      0.00       0.0       0.0                          
    0:03:53  352018.5      0.00       0.0       0.0                          
    0:03:58  351924.6      0.00       0.0       0.0                          
    0:04:04  351835.3      0.00       0.0       0.0                          
    0:04:05  351725.1      0.00       0.0       0.0                          
    0:04:05  351613.4      0.00       0.0       0.0                          
    0:04:06  351503.3      0.00       0.0       0.0                          
    0:04:06  351391.6      0.00       0.0       0.0                          
    0:04:07  351279.9      0.00       0.0       0.0                          
    0:04:07  351169.7      0.00       0.0       0.0                          
    0:04:08  351058.0      0.00       0.0       0.0                          
    0:04:08  350947.9      0.00       0.0       0.0                          
    0:04:09  350836.2      0.00       0.0       0.0                          
    0:04:09  350726.0      0.00       0.0       0.0                          
    0:04:10  350614.3      0.00       0.0       0.0                          
    0:04:10  350503.4      0.00       0.0       0.0                          
    0:04:11  350392.5      0.00       0.0       0.0                          
    0:04:11  350281.6      0.00       0.0       0.0                          
    0:04:12  350170.6      0.00       0.0       0.0                          
    0:04:12  350126.2      0.00       0.0       0.0                          
    0:04:12  350064.0      0.00       0.0       0.0                          
    0:04:12  350023.0      0.00       0.0       0.0                          
    0:04:13  349962.9      0.00       0.0       0.0                          
    0:04:13  349906.5      0.00       0.0       0.0                          
    0:04:13  349852.5      0.00       0.0       0.0                          
    0:04:14  349789.5      0.00       0.0       0.0                          
    0:04:14  349731.7      0.00       0.0       0.0                          
    0:04:15  349683.9      0.00       0.0       0.0                          
    0:04:15  349628.0      0.00       0.0       0.0                          
    0:04:15  349569.7      0.00       0.0       0.0                          
    0:04:16  349515.5      0.00       0.0       0.0                          
    0:04:16  349470.8      0.00       0.0       0.0                          
    0:04:16  349407.8      0.00       0.0       0.0                          
    0:04:17  349347.4      0.00       0.0       0.0                          
    0:04:17  349293.1      0.00       0.0       0.0                          
    0:04:17  349249.7      0.00       0.0       0.0                          
    0:04:18  349193.4      0.00       0.0       0.0                          
    0:04:18  349133.0      0.00       0.0       0.0                          
    0:04:19  349046.0      0.00       0.0       0.0                          
    0:04:20  348951.8      0.00       0.0       0.0                          
    0:04:20  348878.4      0.00       0.0       0.0                          
    0:04:21  348784.2      0.00       0.0       0.0                          
    0:04:21  348710.8      0.00       0.0       0.0                          
    0:04:22  348616.7      0.00       0.0       0.0                          
    0:04:23  348543.3      0.00       0.0       0.0                          
    0:04:23  348449.1      0.00       0.0       0.0                          
    0:04:24  348371.7      0.00       0.0       0.0                          
    0:04:24  348331.3      0.00       0.0       0.0                          
    0:04:25  348278.6      0.00       0.0       0.0                          
    0:04:30  348259.7      0.00       0.0       0.0                          
    0:04:30  348250.4      0.00       0.0       0.0                          
    0:04:30  348248.0      0.00       0.0       0.0                          
    0:04:30  348241.9      0.00       0.0       0.0                          
    0:04:31  348236.6      0.00       0.0       0.0                          
    0:04:31  348233.4      0.00       0.0       0.0                          
    0:04:31  348228.3      0.00       0.0       0.0                          
    0:04:32  348225.9      0.00       0.0       0.0                          
    0:04:32  348223.5      0.00       0.0       0.0                          
    0:04:32  348218.7      0.00       0.0       0.0                          
    0:04:35  348217.9      0.00       0.0       0.0                          
    0:04:35  348215.5      0.00       0.0       0.0                          
    0:04:35  348199.3      0.00       0.0       0.0                          
    0:04:37  348196.9      0.00       0.0       0.0                          
    0:04:37  348141.3      0.01       0.2       0.0                          
    0:04:37  348140.5      0.01       0.2       0.0                          
    0:04:37  348140.5      0.01       0.2       0.0                          
    0:04:38  348140.5      0.01       0.2       0.0                          
    0:04:38  348140.5      0.01       0.2       0.0                          
    0:04:38  348140.5      0.01       0.2       0.0                          
    0:04:38  348140.5      0.01       0.2       0.0                          
    0:04:38  348144.3      0.01       0.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:38  348145.1      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:38  348151.7      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:38  348152.2      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:38  348153.8      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348157.0      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348157.8      0.00       0.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348167.7      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:39  348170.9      0.00       0.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348174.6      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348180.4      0.00       0.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:39  348185.2      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348185.5      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348191.3      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:39  348193.2      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:16:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             159587.232982
Buf/Inv area:                     6193.277958
Noncombinational area:          188605.963406
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                348193.196387
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:16:28 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  78.0481 mW   (89%)
  Net Switching Power  =   9.4918 mW   (11%)
                         ---------
Total Dynamic Power    =  87.5399 mW  (100%)

Cell Leakage Power     =   7.1508 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.4093e+04        1.0029e+03        3.2084e+06        7.8303e+04  (  82.70%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.9538e+03        8.4890e+03        3.9424e+06        1.6384e+04  (  17.30%)
--------------------------------------------------------------------------------------------------
Total          7.8046e+04 uW     9.4919e+03 uW     7.1508e+06 nW     9.4687e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:16:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[25].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE32_LOGSIZE5_14)
                                                          0.00       0.22 f
  path/genblk1[25].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE32_14)
                                                          0.00       0.22 f
  path/genblk1[25].path/path/in0[1] (mac_b16_g1_7)        0.00       0.22 f
  path/genblk1[25].path/path/mult_21/a[1] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[25].path/path/mult_21/U812/ZN (INV_X1)     0.05       0.26 r
  path/genblk1[25].path/path/mult_21/U601/Z (XOR2_X1)     0.08       0.34 r
  path/genblk1[25].path/path/mult_21/U547/Z (BUF_X1)      0.04       0.38 r
  path/genblk1[25].path/path/mult_21/U852/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[25].path/path/mult_21/U187/S (HA_X1)       0.08       0.50 f
  path/genblk1[25].path/path/mult_21/U780/ZN (NAND2_X1)
                                                          0.04       0.54 r
  path/genblk1[25].path/path/mult_21/U781/ZN (NAND3_X1)
                                                          0.04       0.58 f
  path/genblk1[25].path/path/mult_21/U786/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[25].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[25].path/path/mult_21/U765/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[25].path/path/mult_21/U641/ZN (NAND3_X1)
                                                          0.05       0.74 f
  path/genblk1[25].path/path/mult_21/U542/ZN (NAND2_X1)
                                                          0.04       0.78 r
  path/genblk1[25].path/path/mult_21/U697/ZN (NAND3_X1)
                                                          0.03       0.81 f
  path/genblk1[25].path/path/mult_21/U707/ZN (NAND2_X1)
                                                          0.03       0.84 r
  path/genblk1[25].path/path/mult_21/U710/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[25].path/path/mult_21/U694/ZN (NAND2_X1)
                                                          0.04       0.92 r
  path/genblk1[25].path/path/mult_21/U696/ZN (NAND3_X1)
                                                          0.04       0.96 f
  path/genblk1[25].path/path/mult_21/U605/ZN (NAND2_X1)
                                                          0.03       0.99 r
  path/genblk1[25].path/path/mult_21/U607/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[25].path/path/mult_21/U611/ZN (NAND2_X1)
                                                          0.03       1.06 r
  path/genblk1[25].path/path/mult_21/U613/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[25].path/path/mult_21/U71/CO (FA_X1)       0.10       1.19 f
  path/genblk1[25].path/path/mult_21/U585/ZN (NAND2_X1)
                                                          0.03       1.23 r
  path/genblk1[25].path/path/mult_21/U587/ZN (NAND3_X1)
                                                          0.04       1.27 f
  path/genblk1[25].path/path/mult_21/U620/ZN (NAND2_X1)
                                                          0.03       1.30 r
  path/genblk1[25].path/path/mult_21/U622/ZN (NAND3_X1)
                                                          0.04       1.35 f
  path/genblk1[25].path/path/mult_21/U803/ZN (NAND2_X1)
                                                          0.04       1.39 r
  path/genblk1[25].path/path/mult_21/U805/ZN (NAND3_X1)
                                                          0.04       1.43 f
  path/genblk1[25].path/path/mult_21/U809/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[25].path/path/mult_21/U811/ZN (NAND3_X1)
                                                          0.04       1.50 f
  path/genblk1[25].path/path/mult_21/U702/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[25].path/path/mult_21/U704/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[25].path/path/mult_21/U597/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[25].path/path/mult_21/U599/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[25].path/path/mult_21/U675/ZN (NAND2_X1)
                                                          0.03       1.69 r
  path/genblk1[25].path/path/mult_21/U677/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[25].path/path/mult_21/U688/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[25].path/path/mult_21/U690/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[25].path/path/mult_21/U659/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[25].path/path/mult_21/U600/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[25].path/path/mult_21/U652/ZN (NAND2_X1)
                                                          0.04       1.93 r
  path/genblk1[25].path/path/mult_21/U655/ZN (NAND3_X1)
                                                          0.04       1.97 f
  path/genblk1[25].path/path/mult_21/U591/ZN (NAND2_X1)
                                                          0.03       2.00 r
  path/genblk1[25].path/path/mult_21/U593/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[25].path/path/mult_21/U668/ZN (NAND2_X1)
                                                          0.03       2.07 r
  path/genblk1[25].path/path/mult_21/U671/ZN (NAND3_X1)
                                                          0.04       2.12 f
  path/genblk1[25].path/path/mult_21/U682/ZN (NAND2_X1)
                                                          0.04       2.16 r
  path/genblk1[25].path/path/mult_21/U684/ZN (NAND3_X1)
                                                          0.04       2.20 f
  path/genblk1[25].path/path/mult_21/U626/ZN (NAND2_X1)
                                                          0.03       2.23 r
  path/genblk1[25].path/path/mult_21/U628/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[25].path/path/mult_21/U768/ZN (NAND2_X1)
                                                          0.04       2.31 r
  path/genblk1[25].path/path/mult_21/U770/ZN (NAND3_X1)
                                                          0.04       2.35 f
  path/genblk1[25].path/path/mult_21/U772/ZN (NAND2_X1)
                                                          0.04       2.39 r
  path/genblk1[25].path/path/mult_21/U775/ZN (NAND3_X1)
                                                          0.04       2.43 f
  path/genblk1[25].path/path/mult_21/U632/ZN (NAND2_X1)
                                                          0.03       2.46 r
  path/genblk1[25].path/path/mult_21/U634/ZN (NAND3_X1)
                                                          0.04       2.50 f
  path/genblk1[25].path/path/mult_21/U793/ZN (NAND2_X1)
                                                          0.04       2.55 r
  path/genblk1[25].path/path/mult_21/U711/ZN (NAND3_X1)
                                                          0.04       2.58 f
  path/genblk1[25].path/path/mult_21/U798/ZN (NAND2_X1)
                                                          0.03       2.61 r
  path/genblk1[25].path/path/mult_21/U725/ZN (AND3_X1)
                                                          0.05       2.66 r
  path/genblk1[25].path/path/mult_21/product[31] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       2.66 r
  path/genblk1[25].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.67 r
  data arrival time                                                  2.67

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[25].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.70 r
  library setup time                                     -0.03       2.67
  data required time                                                 2.67
  --------------------------------------------------------------------------
  data required time                                                 2.67
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
