#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19d7980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19aef20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x19d8c80 .functor NOT 1, L_0x1a04650, C4<0>, C4<0>, C4<0>;
L_0x1a043e0 .functor XOR 1, L_0x1a042a0, L_0x1a04340, C4<0>, C4<0>;
L_0x1a04540 .functor XOR 1, L_0x1a043e0, L_0x1a044a0, C4<0>, C4<0>;
v0x19ff6f0_0 .net *"_ivl_10", 0 0, L_0x1a044a0;  1 drivers
v0x19ff7f0_0 .net *"_ivl_12", 0 0, L_0x1a04540;  1 drivers
v0x19ff8d0_0 .net *"_ivl_2", 0 0, L_0x1a022e0;  1 drivers
v0x19ff990_0 .net *"_ivl_4", 0 0, L_0x1a042a0;  1 drivers
v0x19ffa70_0 .net *"_ivl_6", 0 0, L_0x1a04340;  1 drivers
v0x19ffba0_0 .net *"_ivl_8", 0 0, L_0x1a043e0;  1 drivers
v0x19ffc80_0 .net "a", 0 0, v0x19fc110_0;  1 drivers
v0x19ffd20_0 .net "b", 0 0, v0x19fc1b0_0;  1 drivers
v0x19ffdc0_0 .net "c", 0 0, v0x19fc250_0;  1 drivers
v0x19ffe60_0 .var "clk", 0 0;
v0x19fff00_0 .net "d", 0 0, v0x19fc3c0_0;  1 drivers
v0x19fffa0_0 .net "out_dut", 0 0, L_0x1a03fe0;  1 drivers
v0x1a00040_0 .net "out_ref", 0 0, L_0x1a00f00;  1 drivers
v0x1a000e0_0 .var/2u "stats1", 159 0;
v0x1a00180_0 .var/2u "strobe", 0 0;
v0x1a00220_0 .net "tb_match", 0 0, L_0x1a04650;  1 drivers
v0x1a002e0_0 .net "tb_mismatch", 0 0, L_0x19d8c80;  1 drivers
v0x1a003a0_0 .net "wavedrom_enable", 0 0, v0x19fc4b0_0;  1 drivers
v0x1a00440_0 .net "wavedrom_title", 511 0, v0x19fc550_0;  1 drivers
L_0x1a022e0 .concat [ 1 0 0 0], L_0x1a00f00;
L_0x1a042a0 .concat [ 1 0 0 0], L_0x1a00f00;
L_0x1a04340 .concat [ 1 0 0 0], L_0x1a03fe0;
L_0x1a044a0 .concat [ 1 0 0 0], L_0x1a00f00;
L_0x1a04650 .cmp/eeq 1, L_0x1a022e0, L_0x1a04540;
S_0x19b2e50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x19aef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19c9640 .functor NOT 1, v0x19fc250_0, C4<0>, C4<0>, C4<0>;
L_0x19d9540 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a00650 .functor AND 1, L_0x19c9640, L_0x19d9540, C4<1>, C4<1>;
L_0x1a006f0 .functor NOT 1, v0x19fc3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a00820 .functor NOT 1, v0x19fc110_0, C4<0>, C4<0>, C4<0>;
L_0x1a00920 .functor AND 1, L_0x1a006f0, L_0x1a00820, C4<1>, C4<1>;
L_0x1a00a00 .functor OR 1, L_0x1a00650, L_0x1a00920, C4<0>, C4<0>;
L_0x1a00ac0 .functor AND 1, v0x19fc110_0, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a00b80 .functor AND 1, L_0x1a00ac0, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a00c40 .functor OR 1, L_0x1a00a00, L_0x1a00b80, C4<0>, C4<0>;
L_0x1a00db0 .functor AND 1, v0x19fc1b0_0, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a00e20 .functor AND 1, L_0x1a00db0, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a00f00 .functor OR 1, L_0x1a00c40, L_0x1a00e20, C4<0>, C4<0>;
v0x19d8ef0_0 .net *"_ivl_0", 0 0, L_0x19c9640;  1 drivers
v0x19d8f90_0 .net *"_ivl_10", 0 0, L_0x1a00920;  1 drivers
v0x19fa900_0 .net *"_ivl_12", 0 0, L_0x1a00a00;  1 drivers
v0x19fa9c0_0 .net *"_ivl_14", 0 0, L_0x1a00ac0;  1 drivers
v0x19faaa0_0 .net *"_ivl_16", 0 0, L_0x1a00b80;  1 drivers
v0x19fabd0_0 .net *"_ivl_18", 0 0, L_0x1a00c40;  1 drivers
v0x19facb0_0 .net *"_ivl_2", 0 0, L_0x19d9540;  1 drivers
v0x19fad90_0 .net *"_ivl_20", 0 0, L_0x1a00db0;  1 drivers
v0x19fae70_0 .net *"_ivl_22", 0 0, L_0x1a00e20;  1 drivers
v0x19faf50_0 .net *"_ivl_4", 0 0, L_0x1a00650;  1 drivers
v0x19fb030_0 .net *"_ivl_6", 0 0, L_0x1a006f0;  1 drivers
v0x19fb110_0 .net *"_ivl_8", 0 0, L_0x1a00820;  1 drivers
v0x19fb1f0_0 .net "a", 0 0, v0x19fc110_0;  alias, 1 drivers
v0x19fb2b0_0 .net "b", 0 0, v0x19fc1b0_0;  alias, 1 drivers
v0x19fb370_0 .net "c", 0 0, v0x19fc250_0;  alias, 1 drivers
v0x19fb430_0 .net "d", 0 0, v0x19fc3c0_0;  alias, 1 drivers
v0x19fb4f0_0 .net "out", 0 0, L_0x1a00f00;  alias, 1 drivers
S_0x19fb650 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x19aef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19fc110_0 .var "a", 0 0;
v0x19fc1b0_0 .var "b", 0 0;
v0x19fc250_0 .var "c", 0 0;
v0x19fc320_0 .net "clk", 0 0, v0x19ffe60_0;  1 drivers
v0x19fc3c0_0 .var "d", 0 0;
v0x19fc4b0_0 .var "wavedrom_enable", 0 0;
v0x19fc550_0 .var "wavedrom_title", 511 0;
S_0x19fb8f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x19fb650;
 .timescale -12 -12;
v0x19fbb50_0 .var/2s "count", 31 0;
E_0x19c39d0/0 .event negedge, v0x19fc320_0;
E_0x19c39d0/1 .event posedge, v0x19fc320_0;
E_0x19c39d0 .event/or E_0x19c39d0/0, E_0x19c39d0/1;
E_0x19c3c20 .event negedge, v0x19fc320_0;
E_0x19ab9f0 .event posedge, v0x19fc320_0;
S_0x19fbc50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19fb650;
 .timescale -12 -12;
v0x19fbe50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19fbf30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19fb650;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19fc6b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x19aef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1a01060 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a010d0 .functor AND 1, v0x19fc110_0, L_0x1a01060, C4<1>, C4<1>;
L_0x1a011b0 .functor NOT 1, v0x19fc250_0, C4<0>, C4<0>, C4<0>;
L_0x1a01220 .functor AND 1, L_0x1a010d0, L_0x1a011b0, C4<1>, C4<1>;
L_0x1a01360 .functor AND 1, L_0x1a01220, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a01420 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a014d0 .functor AND 1, v0x19fc110_0, L_0x1a01420, C4<1>, C4<1>;
L_0x1a01590 .functor AND 1, L_0x1a014d0, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a017b0 .functor AND 1, L_0x1a01590, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a01980 .functor NOT 1, v0x19fc110_0, C4<0>, C4<0>, C4<0>;
L_0x1a01b60 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a01ce0 .functor AND 1, L_0x1a01980, L_0x1a01b60, C4<1>, C4<1>;
L_0x1a01e10 .functor AND 1, L_0x1a01ce0, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a01ed0 .functor AND 1, L_0x1a01e10, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a01da0 .functor AND 1, v0x19fc110_0, v0x19fc1b0_0, C4<1>, C4<1>;
L_0x1a02010 .functor NOT 1, v0x19fc250_0, C4<0>, C4<0>, C4<0>;
L_0x1a02110 .functor AND 1, L_0x1a01da0, L_0x1a02010, C4<1>, C4<1>;
L_0x1a02220 .functor AND 1, L_0x1a02110, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a02380 .functor AND 1, v0x19fc110_0, v0x19fc1b0_0, C4<1>, C4<1>;
L_0x1a023f0 .functor AND 1, L_0x1a02380, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a02560 .functor AND 1, L_0x1a023f0, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a02620 .functor NOT 1, v0x19fc110_0, C4<0>, C4<0>, C4<0>;
L_0x1a02750 .functor AND 1, L_0x1a02620, v0x19fc1b0_0, C4<1>, C4<1>;
L_0x1a02810 .functor AND 1, L_0x1a02750, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a029a0 .functor AND 1, L_0x1a02810, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a02a60 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a02bb0 .functor AND 1, v0x19fc110_0, L_0x1a02a60, C4<1>, C4<1>;
L_0x1a02ca0 .functor AND 1, L_0x1a02bb0, v0x19fc250_0, C4<1>, C4<1>;
L_0x1a02e50 .functor AND 1, L_0x1a02ca0, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a02f10 .functor NOT 1, v0x19fc110_0, C4<0>, C4<0>, C4<0>;
L_0x1a03080 .functor NOT 1, v0x19fc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a03120 .functor AND 1, L_0x1a02f10, L_0x1a03080, C4<1>, C4<1>;
L_0x1a03370 .functor NOT 1, v0x19fc250_0, C4<0>, C4<0>, C4<0>;
L_0x1a033e0 .functor AND 1, L_0x1a03120, L_0x1a03370, C4<1>, C4<1>;
L_0x1a03610 .functor AND 1, L_0x1a033e0, v0x19fc3c0_0, C4<1>, C4<1>;
L_0x1a036d0 .functor OR 1, L_0x1a01360, L_0x1a017b0, C4<0>, C4<0>;
L_0x1a03910 .functor OR 1, L_0x1a036d0, L_0x1a01ed0, C4<0>, C4<0>;
L_0x1a03a20 .functor OR 1, L_0x1a03910, L_0x1a02220, C4<0>, C4<0>;
L_0x1a037e0 .functor OR 1, L_0x1a03a20, L_0x1a02560, C4<0>, C4<0>;
L_0x1a03c70 .functor OR 1, L_0x1a037e0, L_0x1a029a0, C4<0>, C4<0>;
L_0x1a03ed0 .functor OR 1, L_0x1a03c70, L_0x1a02e50, C4<0>, C4<0>;
L_0x1a03fe0 .functor OR 1, L_0x1a03ed0, L_0x1a03610, C4<0>, C4<0>;
v0x19fc9a0_0 .net *"_ivl_0", 0 0, L_0x1a01060;  1 drivers
v0x19fca80_0 .net *"_ivl_10", 0 0, L_0x1a01420;  1 drivers
v0x19fcb60_0 .net *"_ivl_12", 0 0, L_0x1a014d0;  1 drivers
v0x19fcc50_0 .net *"_ivl_14", 0 0, L_0x1a01590;  1 drivers
v0x19fcd30_0 .net *"_ivl_18", 0 0, L_0x1a01980;  1 drivers
v0x19fce60_0 .net *"_ivl_2", 0 0, L_0x1a010d0;  1 drivers
v0x19fcf40_0 .net *"_ivl_20", 0 0, L_0x1a01b60;  1 drivers
v0x19fd020_0 .net *"_ivl_22", 0 0, L_0x1a01ce0;  1 drivers
v0x19fd100_0 .net *"_ivl_24", 0 0, L_0x1a01e10;  1 drivers
v0x19fd1e0_0 .net *"_ivl_28", 0 0, L_0x1a01da0;  1 drivers
v0x19fd2c0_0 .net *"_ivl_30", 0 0, L_0x1a02010;  1 drivers
v0x19fd3a0_0 .net *"_ivl_32", 0 0, L_0x1a02110;  1 drivers
v0x19fd480_0 .net *"_ivl_36", 0 0, L_0x1a02380;  1 drivers
v0x19fd560_0 .net *"_ivl_38", 0 0, L_0x1a023f0;  1 drivers
v0x19fd640_0 .net *"_ivl_4", 0 0, L_0x1a011b0;  1 drivers
v0x19fd720_0 .net *"_ivl_42", 0 0, L_0x1a02620;  1 drivers
v0x19fd800_0 .net *"_ivl_44", 0 0, L_0x1a02750;  1 drivers
v0x19fd9f0_0 .net *"_ivl_46", 0 0, L_0x1a02810;  1 drivers
v0x19fdad0_0 .net *"_ivl_50", 0 0, L_0x1a02a60;  1 drivers
v0x19fdbb0_0 .net *"_ivl_52", 0 0, L_0x1a02bb0;  1 drivers
v0x19fdc90_0 .net *"_ivl_54", 0 0, L_0x1a02ca0;  1 drivers
v0x19fdd70_0 .net *"_ivl_58", 0 0, L_0x1a02f10;  1 drivers
v0x19fde50_0 .net *"_ivl_6", 0 0, L_0x1a01220;  1 drivers
v0x19fdf30_0 .net *"_ivl_60", 0 0, L_0x1a03080;  1 drivers
v0x19fe010_0 .net *"_ivl_62", 0 0, L_0x1a03120;  1 drivers
v0x19fe0f0_0 .net *"_ivl_64", 0 0, L_0x1a03370;  1 drivers
v0x19fe1d0_0 .net *"_ivl_66", 0 0, L_0x1a033e0;  1 drivers
v0x19fe2b0_0 .net *"_ivl_70", 0 0, L_0x1a036d0;  1 drivers
v0x19fe390_0 .net *"_ivl_72", 0 0, L_0x1a03910;  1 drivers
v0x19fe470_0 .net *"_ivl_74", 0 0, L_0x1a03a20;  1 drivers
v0x19fe550_0 .net *"_ivl_76", 0 0, L_0x1a037e0;  1 drivers
v0x19fe630_0 .net *"_ivl_78", 0 0, L_0x1a03c70;  1 drivers
v0x19fe710_0 .net *"_ivl_80", 0 0, L_0x1a03ed0;  1 drivers
v0x19fea00_0 .net "a", 0 0, v0x19fc110_0;  alias, 1 drivers
v0x19feaa0_0 .net "b", 0 0, v0x19fc1b0_0;  alias, 1 drivers
v0x19feb90_0 .net "c", 0 0, v0x19fc250_0;  alias, 1 drivers
v0x19fec80_0 .net "d", 0 0, v0x19fc3c0_0;  alias, 1 drivers
v0x19fed70_0 .net "out", 0 0, L_0x1a03fe0;  alias, 1 drivers
v0x19fee30_0 .net "w1", 0 0, L_0x1a01360;  1 drivers
v0x19feef0_0 .net "w2", 0 0, L_0x1a017b0;  1 drivers
v0x19fefb0_0 .net "w3", 0 0, L_0x1a01ed0;  1 drivers
v0x19ff070_0 .net "w4", 0 0, L_0x1a02220;  1 drivers
v0x19ff130_0 .net "w5", 0 0, L_0x1a02560;  1 drivers
v0x19ff1f0_0 .net "w6", 0 0, L_0x1a029a0;  1 drivers
v0x19ff2b0_0 .net "w7", 0 0, L_0x1a02e50;  1 drivers
v0x19ff370_0 .net "w8", 0 0, L_0x1a03610;  1 drivers
S_0x19ff4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x19aef20;
 .timescale -12 -12;
E_0x19c3770 .event anyedge, v0x1a00180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a00180_0;
    %nor/r;
    %assign/vec4 v0x1a00180_0, 0;
    %wait E_0x19c3770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19fb650;
T_3 ;
    %fork t_1, S_0x19fb8f0;
    %jmp t_0;
    .scope S_0x19fb8f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19fbb50_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fc3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc1b0_0, 0;
    %assign/vec4 v0x19fc110_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19ab9f0;
    %load/vec4 v0x19fbb50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x19fbb50_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19fc3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc1b0_0, 0;
    %assign/vec4 v0x19fc110_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19c3c20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19fbf30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19c39d0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19fc110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fc250_0, 0;
    %assign/vec4 v0x19fc3c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x19fb650;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19aef20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ffe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a00180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19aef20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19ffe60_0;
    %inv;
    %store/vec4 v0x19ffe60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19aef20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19fc320_0, v0x1a002e0_0, v0x19ffc80_0, v0x19ffd20_0, v0x19ffdc0_0, v0x19fff00_0, v0x1a00040_0, v0x19fffa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19aef20;
T_7 ;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19aef20;
T_8 ;
    %wait E_0x19c39d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a000e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a000e0_0, 4, 32;
    %load/vec4 v0x1a00220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a000e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a000e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a000e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a00040_0;
    %load/vec4 v0x1a00040_0;
    %load/vec4 v0x19fffa0_0;
    %xor;
    %load/vec4 v0x1a00040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a000e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a000e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a000e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter5/response1/top_module.sv";
