<div align="center">
    <img width="500" height="" alt="Image" src="https://scontent-icn2-1.xx.fbcdn.net/v/t1.6435-9/95797130_100484628338077_3923007193837731840_n.jpg?_nc_cat=106&ccb=1-7&_nc_sid=a5f93a&_nc_ohc=4g_SDHQnDdIQ7kNvwHzdk2x&_nc_oc=AdlMTy_XtW_3zL_2OLFfX1y-ktRIuKq_IPcQyUfpcMgwDv8yEoRETIoZa0SCF1gmdzA&_nc_zt=23&_nc_ht=scontent-icn2-1.xx&_nc_gid=cbllFXIzvbEsFdIRHWYFWA&oh=00_AfiBuk5MEfn9mOvjwhI7kPULFUkZ7iYQgq8AtFXDtpeCQg&oe=69352D8F" />
</div>

<h1 align="center">
    ì„ë² ë””ë“œ ì‹œìŠ¤í…œë°˜ë„ì²´ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ ê³¼ì •
</h1>

<h6 align="right">
    2025.10.21 - 2025.05.20 (950H)
</h6>

## ğŸ’¡ Curriculum Overview
- í•˜ë“œì›¨ì–´ ê¸°ìˆ  ì–¸ì–´(HDL, Hardware Description Language)ì™€ ê´€ë ¨ ì„¤ê³„ íˆ´ì„ í™œìš©í•˜ì—¬ ì½”ë”©, ì‹œë®¬ë ˆì´ì…˜, ê²Œì´íŠ¸ ë ˆë²¨ í•©ì„±, í¬ìŠ¤íŠ¸ ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•œ íšŒë¡œì˜ ë™ì‘, íŠ¹ì„± í™•ì¸ ë° ê²€ì¦ê³¼ ê°™ì€ ë°˜ë„ì²´ ì„¤ê³„ ê³¼ì •ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆëŠ” ëŠ¥ë ¥ ìŠµë“
- SystemVerilog / UVM í™˜ê²½ì˜ ìµœì‹  íŠ¸ë Œë“œì— ë§ëŠ” ë°˜ë„ì²´ ì„¤ê³„ ê²€ì¦ ì „ë¬¸ê°€ ì–‘ì„±
- 32bit RISC CPU/ISP(Image Signal Processing) ì„¤ê³„ ë° ê²€ì¦ì„ í†µí•˜ì—¬ ì»´í“¨í„° êµ¬ì¡° ì´í•´ì™€ ì‚°ì—… í˜„ì¥ì—ì„œ ì‚¬ìš©í•˜ê³  ìˆëŠ” ê¸°ìˆ  ìŠµë“


<br>

## ğŸ“‚ Repository Structure
### ğŸ’» C Language Labs
- [ì•„ìŠ¤í‚¤ ì½”ë“œ í‘œ](https://github.com/baby-beepboop/KCCI/blob/main/C/day002/class02-prac_asciiCodeTable.c)
- [ë¹„íŠ¸ ì—°ì‚°](https://github.com/baby-beepboop/KCCI/blob/main/C/day003/class04-prac_bitwiseOperation.c)
- [ì†Œìˆ˜ ì¶œë ¥](https://github.com/baby-beepboop/KCCI/blob/main/C/day003/hw_p205_primeNum.c)
- [stackì„ í™œìš©í•œ ê³„ì‚°ê¸° í”„ë¡œê·¸ë¨](https://github.com/baby-beepboop/KCCI/blob/main/C/day004/hw04_cal_struct.c)
- [í•¨ìˆ˜ í¬ì¸í„° ë°°ì—´, êµ¬ì¡°ì²´ ë™ì  ë©”ëª¨ë¦¬ í• ë‹¹ì„ ì´ìš©í•œ ì€í–‰ í”„ë¡œê·¸ë¨](https://github.com/baby-beepboop/KCCI/blob/main/C/day005/hw02_bank_funcPointerAry_structMalloc.c)


### âš™ï¸ Verilog Labs
