# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/win_disp.vhd" \
"../../../../ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd" \
"../../../../ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sim_1/new/tb_win_disp.vhd" \

# Do not sort compile order
nosort
