read_verilog ../syn_lib/*.v
read_verilog relu.v
hierarchy -check -top relu
proc; fsm; flatten; opt;
techmap; opt;
dfflibmap -liberty ../lib/asic_cell_yosys_extended.lib
abc -liberty ../lib/asic_cell_yosys_extended.lib -script ../lib/script.abc;
opt; clean;
opt_clean -purge
stat -liberty ../lib/asic_cell_yosys_extended.lib
write_verilog -noattr -noexpr relu_syn_yos.v