#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec  2 11:12:35 2022
# Process ID: 267067
# Current directory: /home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.runs/synth_1
# Command line: vivado -log Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl
# Log file: /home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.runs/synth_1/Controller.vds
# Journal file: /home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 267077 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.828 ; free physical = 56312 ; free virtual = 68408
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:25]
	Parameter NOADDRI bound to: 48'b000110100010110000111101010011100101111101101000 
	Parameter NOADDRI bound to: 48'b000110100010110000111101010011100101111101101000 
INFO: [Synth 8-3491] module 'Transmitter' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:8' bound to instance 'transmit' of component 'Transmitter' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:24]
	Parameter NOADDRI bound to: 48'b000110100010110000111101010011100101111101101000 
INFO: [Synth 8-3491] module 'CRC32' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/CRC32.vhd:36' bound to instance 'crc' of component 'CRC32' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_CRC32' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/CRC32.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_CRC32' (1#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/CRC32.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (2#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:24]
	Parameter NOADDRI bound to: 48'b000110100010110000111101010011100101111101101000 
INFO: [Synth 8-3491] module 'Receiver' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd:6' bound to instance 'receive' of component 'Receiver' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Receiver' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd:20]
	Parameter NOADDRI bound to: 48'b000110100010110000111101010011100101111101101000 
INFO: [Synth 8-3491] module 'Memory' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/memory.vhd:31' bound to instance 'ram_port' of component 'RAM' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/memory.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Memory' (3#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/memory.vhd:39]
INFO: [Synth 8-3491] module 'CRC32' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/CRC32.vhd:36' bound to instance 'crc' of component 'CRC32' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (4#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/receiver.vhd:20]
INFO: [Synth 8-3491] module 'Collision' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/collision.vhd:5' bound to instance 'collide' of component 'Collision' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Collision' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/collision.vhd:20]
	Parameter VALUE bound to: 25'b1011101010010101110001110 
INFO: [Synth 8-3491] module 'LFSR' declared at '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/LFSR.vhd:34' bound to instance 'backoff' of component 'LFSR' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/collision.vhd:48]
INFO: [Synth 8-638] synthesizing module 'LFSR' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/LFSR.vhd:46]
	Parameter VALUE bound to: 25'b1011101010010101110001110 
INFO: [Synth 8-256] done synthesizing module 'LFSR' (5#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/new/LFSR.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Collision' (6#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/collision.vhd:20]
WARNING: [Synth 8-3848] Net TSOCOLP in module/entity Controller does not have driver. [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Controller' (7#1) [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/controller.vhd:25]
WARNING: [Synth 8-3331] design Collision has unconnected port RESETN
WARNING: [Synth 8-3331] design Transmitter has unconnected port TFINISHP
WARNING: [Synth 8-3331] design Controller has unconnected port TSOCOLP
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.895 ; gain = 133.453 ; free physical = 56309 ; free virtual = 68405
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.895 ; gain = 133.453 ; free physical = 56305 ; free virtual = 68402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.895 ; gain = 133.453 ; free physical = 56305 ; free virtual = 68402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/constrs_1/new/Ethernet_Controller.xdc]
Finished Parsing XDC File [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/constrs_1/new/Ethernet_Controller.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1664.301 ; gain = 0.000 ; free physical = 56057 ; free virtual = 68154
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56122 ; free virtual = 68219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56122 ; free virtual = 68219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56122 ; free virtual = 68219
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'TRNSMTP_reg' into 'TSTATUS_reg' [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element TRNSMTP_reg was removed.  [/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sources_1/imports/Sources/transmitter.vhd:116]
INFO: [Synth 8-5544] ROM "TDATA2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TDATA2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TSOCOLP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TSMCOLP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TRETRY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56112 ; free virtual = 68210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 47    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 82    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xil_defaultlib_CRC32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 43    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module Receiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 1     
Module Collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "TSOCOLP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TSMCOLP" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Collision has unconnected port RESETN
WARNING: [Synth 8-3331] design Transmitter has unconnected port TFINISHP
WARNING: [Synth 8-3331] design Controller has unconnected port TSOCOLP
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56090 ; free virtual = 68190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------+---------------+----------------+
|Module Name          | RTL Object      | Depth x Width | Implemented As | 
+---------------------+-----------------+---------------+----------------+
|xil_defaultlib_CRC32 | CRCTABLE[0]     | 256x32        | LUT            | 
|Transmitter          | crc/CRCTABLE[0] | 256x32        | LUT            | 
|Receiver             | crc/CRCTABLE[0] | 256x32        | LUT            | 
+---------------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Memory:     | RAM_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_24/receive/ram_port/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55992 ; free virtual = 68092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55966 ; free virtual = 68065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Memory:     | RAM_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance receive/ram_port/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Controller  | collide/backoff/SR_reg[24] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    13|
|3     |LUT1     |    31|
|4     |LUT2     |    31|
|5     |LUT3     |    41|
|6     |LUT4     |    63|
|7     |LUT5     |    66|
|8     |LUT6     |   172|
|9     |MUXF7    |     2|
|10    |MUXF8    |     1|
|11    |RAMB18E1 |     1|
|12    |SRL16E   |     1|
|13    |FDPE     |    64|
|14    |FDRE     |   136|
|15    |FDSE     |    10|
|16    |IBUF     |    22|
|17    |OBUF     |    27|
|18    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-------------+-----------------------+------+
|      |Instance     |Module                 |Cells |
+------+-------------+-----------------------+------+
|1     |top          |                       |   685|
|2     |  collide    |Collision              |   149|
|3     |    backoff  |LFSR                   |    25|
|4     |  receive    |Receiver               |   231|
|5     |    crc      |xil_defaultlib_CRC32_0 |    93|
|6     |    ram_port |Memory                 |     2|
|7     |  transmit   |Transmitter            |   252|
|8     |    crc      |xil_defaultlib_CRC32   |    97|
+------+-------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 55964 ; free virtual = 68064
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1664.301 ; gain = 133.453 ; free physical = 56022 ; free virtual = 68122
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.301 ; gain = 492.859 ; free physical = 56030 ; free virtual = 68130
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1672.309 ; gain = 512.492 ; free physical = 56023 ; free virtual = 68123
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.runs/synth_1/Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Controller_utilization_synth.rpt -pb Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1696.320 ; gain = 0.000 ; free physical = 56025 ; free virtual = 68125
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 11:13:15 2022...
