tool		Theta 6.6.3	Theta 6.6.3	Theta 6.6.3	Theta 6.6.3
run set		SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors
../sv-benchmarks/c/		status	cputime (s)	walltime (s)	memory (MB)
bitvector/byte_add-1.yml	false	TIMEOUT	20.170748	14.429237389999997	484.601856
bitvector/byte_add_1-1.yml	true	TIMEOUT	20.795045	13.911812713000018	512.638976
bitvector/byte_add_2-2.yml	true	TIMEOUT	20.575023	13.948341667999983	502.341632
bitvector/gcd_1.yml	true	TIMEOUT	20.831326	16.295561084999974	438.484992
bitvector/gcd_2.yml	true	TIMEOUT	20.804675	16.381592909999995	437.882880
bitvector/gcd_3.yml	true	TIMEOUT	20.875848	16.151174416000003	448.782336
bitvector/gcd_4.yml	true	true	7.293825	3.181154644000003	461.615104
bitvector/interleave_bits.yml	true	true	7.077532	3.2844774050000183	440.332288
bitvector/jain_1-1.yml	true	TIMEOUT	20.763454	16.516769165000028	446.521344
bitvector/jain_2-1.yml	true	TIMEOUT	20.647587	16.896697829000004	447.328256
bitvector/jain_4-2.yml	true	TIMEOUT	20.816373	16.36881243700003	447.365120
bitvector/jain_5-2.yml	true	TIMEOUT	20.795162	16.44131529499998	460.058624
bitvector/jain_6-1.yml	true	TIMEOUT	20.825879	16.319821923999996	467.222528
bitvector/jain_7-2.yml	true	TIMEOUT	20.699786	16.731631941000046	460.423168
bitvector/modulus-2.yml	true	TIMEOUT	20.628823	16.962029096000037	451.497984
bitvector/num_conversion_1.yml	true	true	5.490512	2.766526381999995	414.044160
bitvector/num_conversion_2.yml	true	true	6.901294	3.425692184000013	442.220544
bitvector/parity.yml	true	TIMEOUT	20.825758	16.865333410000005	431.857664
bitvector/s3_clnt_2.BV.c.cil-1a.yml	true	TIMEOUT	20.500516	13.727005010000028	573.308928
bitvector/s3_clnt_2.BV.c.cil-2a.yml	false	TIMEOUT	20.948993	12.760006920000023	615.682048
bitvector/s3_clnt_3.BV.c.cil-1a.yml	true	TIMEOUT	20.948336	12.763032002999978	587.763712
bitvector/s3_clnt_3.BV.c.cil-2a.yml	false				
bitvector/s3_srvr_1a.BV.c.cil.yml	true				
bitvector/s3_srvr_2a.BV.c.cil.yml	true				
bitvector/s3_srvr_2a_alt.BV.c.cil.yml	true				
bitvector/s3_srvr_3a.BV.c.cil.yml	true				
bitvector/s3_srvr_3a_alt.BV.c.cil.yml	true				
bitvector/soft_float_1-2a.c.cil.yml	true				
bitvector/soft_float_1-3a.c.cil.yml	false				
bitvector/soft_float_2a.c.cil.yml	true				
bitvector/soft_float_3a.c.cil.yml	true				
bitvector/soft_float_4-2a.c.cil.yml	true				
bitvector/soft_float_4-3a.c.cil.yml	false				
bitvector/soft_float_5a.c.cil.yml	true				
bitvector/sum02-1.yml	false				
bitvector/sum02-2.yml	true				
bitvector-regression/implicitfloatconversion.yml	false				
bitvector-regression/implicitunsignedconversion-1.yml	false				
bitvector-regression/implicitunsignedconversion-2.yml	true				
bitvector-regression/integerpromotion-2.yml	true				
bitvector-regression/integerpromotion-3.yml	false				
bitvector-regression/recHanoi03-1.yml	false				
bitvector-regression/signextension-1.yml	false				
bitvector-regression/signextension-2.yml	true				
bitvector-regression/signextension2-1.yml	true				
bitvector-regression/signextension2-2.yml	false				
bitvector-loops/diamond_2-1.yml	false				
bitvector-loops/overflow_1-2.yml	false				
bitvector-loops/verisec_sendmail_tTflag_arr_one_loop.yml	false				
