{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 10:28:24 2012 " "Info: Processing started: Thu Jan 05 10:28:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subt_decision.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_subt_decision.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_subt_decision " "Info: Found entity 1: add_subt_decision" {  } { { "add_subt_decision.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_decision.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subt_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_subt_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_subt_select " "Info: Found entity 1: add_subt_select" {  } { { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_flips.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bit_flips.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flips " "Info: Found entity 1: bit_flips" {  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_name.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_name.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_name " "Info: Found entity 1: block_name" {  } { { "block_name.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/block_name.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_combine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combine " "Info: Found entity 1: bus_combine" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CLA_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder " "Info: Found entity 1: CLA_adder" {  } { { "CLA_adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLAadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLAadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAadder-CLAadder_architecture " "Info: Found design unit 1: CLAadder-CLAadder_architecture" {  } { { "CLAadder.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLAadder.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CLAadder " "Info: Found entity 1: CLAadder" {  } { { "CLAadder.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLAadder.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 input_select " "Info: Found entity 1: input_select" {  } { { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-logic_architecture " "Info: Found design unit 1: logic-logic_architecture" {  } { { "logic.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/logic.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/logic.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "np_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file np_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 np_register " "Info: Found entity 1: np_register" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p_register " "Info: Found entity 1: p_register" {  } { { "p_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/p_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file temp_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Info: Found entity 1: temp_register" {  } { { "temp_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/temp_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_register " "Info: Found entity 1: 4bit_register" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Info: Found entity 1: instruction_decode" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_load.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_load.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_load " "Info: Found entity 1: instruction_load" {  } { { "instruction_load.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_load.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_pointer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_pointer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_pointer " "Info: Found entity 1: instruction_pointer" {  } { { "instruction_pointer.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_pointer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_memory.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_mem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem2 " "Info: Found entity 1: data_mem2" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file str_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 str_decode " "Info: Found entity 1: str_decode" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ldr_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ldr_decode " "Info: Found entity 1: ldr_decode" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "R1 " "Warning: Undeclared parameter R1" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 144 344 112 "inst3" "" } } } }  } 0 0 "Undeclared parameter %1!s!" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "type R1 " "Warning: Can't find a definition for parameter type -- assuming R1 was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 144 344 112 "inst3" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "R0 " "Warning: Undeclared parameter R0" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 424 624 112 "inst4" "" } } } }  } 0 0 "Undeclared parameter %1!s!" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "type R0 " "Warning: Can't find a definition for parameter type -- assuming R0 was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 424 624 112 "inst4" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "A " "Warning: Undeclared parameter A" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 704 904 112 "inst5" "" } } } }  } 0 0 "Undeclared parameter %1!s!" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "type A " "Warning: Can't find a definition for parameter type -- assuming A was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 704 904 112 "inst5" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:inst1 " "Info: Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 280 416 656 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "data\[0..3\] " "Warning: Pin \"data\[0..3\]\" is missing source" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 320 -96 80 336 "data\[0..3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldr_decode instruction_decode:inst1\|ldr_decode:inst68 " "Info: Elaborating entity \"ldr_decode\" for hierarchy \"instruction_decode:inst1\|ldr_decode:inst68\"" {  } { { "instruction_decode.bdf" "inst68" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 80 456 584 176 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "str_decode instruction_decode:inst1\|str_decode:inst62 " "Info: Elaborating entity \"str_decode\" for hierarchy \"instruction_decode:inst1\|str_decode:inst62\"" {  } { { "instruction_decode.bdf" "inst62" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 224 456 584 320 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "instruction_decode.bdf" "inst58" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 752 424 536 840 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborated megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 752 424 536 840 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_decode:inst1\|BUSMUX:inst58 " "Info: Instantiated megafunction \"instruction_decode:inst1\|BUSMUX:inst58\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Info: Parameter \"WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 752 424 536 840 "inst58" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000 instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborated megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\", which is child of megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 752 424 536 840 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5fc " "Info: Found entity 1: mux_5fc" {  } { { "db/mux_5fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_5fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5fc instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated " "Info: Elaborating entity \"mux_5fc\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_register 4bit_register:inst5 " "Info: Elaborating entity \"4bit_register\" for hierarchy \"4bit_register:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 704 904 112 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem2 data_mem2:inst18 " "Info: Elaborating entity \"data_mem2\" for hierarchy \"data_mem2:inst18\"" {  } { { "top_level.bdf" "inst18" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -88 -152 32 40 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 88 1072 1240 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine multiplier:inst\|state_machine:inst1 " "Info: Elaborating entity \"state_machine\" for hierarchy \"multiplier:inst\|state_machine:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 440 48 192 568 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "np_register multiplier:inst\|np_register:inst16 " "Info: Elaborating entity \"np_register\" for hierarchy \"multiplier:inst\|np_register:inst16\"" {  } { { "multiplier.bdf" "inst16" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 304 608 800 400 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_select multiplier:inst\|input_select:inst9 " "Info: Elaborating entity \"input_select\" for hierarchy \"multiplier:inst\|input_select:inst9\"" {  } { { "multiplier.bdf" "inst9" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 24 392 584 152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combine multiplier:inst\|bus_combine:inst19 " "Info: Elaborating entity \"bus_combine\" for hierarchy \"multiplier:inst\|bus_combine:inst19\"" {  } { { "multiplier.bdf" "inst19" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 264 1488 1720 360 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "old_data_in\[0..4\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"old_data_in\[0..4\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 120 48 216 136 "old_data_in\[0..4\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "new_data_in\[0..3\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"new_data_in\[0..3\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 80 256 432 96 "new_data_in\[0..3\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "data_out\[0..8\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"data_out\[0..8\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 368 688 704 544 "data_out\[0..8\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subt_select multiplier:inst\|add_subt_select:inst21 " "Info: Elaborating entity \"add_subt_select\" for hierarchy \"multiplier:inst\|add_subt_select:inst21\"" {  } { { "multiplier.bdf" "inst21" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 144 1128 1360 272 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subt_decision multiplier:inst\|add_subt_decision:inst14 " "Info: Elaborating entity \"add_subt_decision\" for hierarchy \"multiplier:inst\|add_subt_decision:inst14\"" {  } { { "multiplier.bdf" "inst14" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 192 848 1024 288 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder multiplier:inst\|adder:inst17 " "Info: Elaborating entity \"adder\" for hierarchy \"multiplier:inst\|adder:inst17\"" {  } { { "multiplier.bdf" "inst17" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 464 992 1192 560 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic multiplier:inst\|adder:inst17\|logic:inst " "Info: Elaborating entity \"logic\" for hierarchy \"multiplier:inst\|adder:inst17\|logic:inst\"" {  } { { "adder.bdf" "inst" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder.bdf" { { 536 448 744 664 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAadder multiplier:inst\|adder:inst17\|CLAadder:inst1 " "Info: Elaborating entity \"CLAadder\" for hierarchy \"multiplier:inst\|adder:inst17\|CLAadder:inst1\"" {  } { { "adder.bdf" "inst1" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder.bdf" { { 312 352 448 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_flips multiplier:inst\|bit_flips:inst " "Info: Elaborating entity \"bit_flips\" for hierarchy \"multiplier:inst\|bit_flips:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -120 -48 136 -24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "bit_flips.bdf" "inst42" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 672 1152 1264 760 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborated megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 672 1152 1264 760 "inst42" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Instantiated megafunction \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Info: Parameter \"WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 672 1152 1264 760 "inst42" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000 multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborated megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\", which is child of megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 672 1152 1264 760 "inst42" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6fc " "Info: Found entity 1: mux_6fc" {  } { { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6fc multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated " "Info: Elaborating entity \"mux_6fc\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 multiplier:inst\|lpm_add_sub0:inst36 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\"" {  } { { "multiplier.bdf" "inst36" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 592 992 1152 688 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"multiplier:inst\|lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_load instruction_load:inst10 " "Info: Elaborating entity \"instruction_load\" for hierarchy \"instruction_load:inst10\"" {  } { { "top_level.bdf" "inst10" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 344 -32 112 480 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_pointer instruction_pointer:inst9 " "Info: Elaborating entity \"instruction_pointer\" for hierarchy \"instruction_pointer:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 344 976 1160 472 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_mem2:inst18\|inst13 4bit_register:inst3\|inst10 " "Warning: Converted the fan-out from the tri-state buffer \"data_mem2:inst18\|inst13\" to the node \"4bit_register:inst3\|inst10\" into an OR gate" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_mem2:inst18\|inst29 4bit_register:inst3\|inst9 " "Warning: Converted the fan-out from the tri-state buffer \"data_mem2:inst18\|inst29\" to the node \"4bit_register:inst3\|inst9\" into an OR gate" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 848 1576 1624 880 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_mem2:inst18\|inst2 4bit_register:inst3\|inst8 " "Warning: Converted the fan-out from the tri-state buffer \"data_mem2:inst18\|inst2\" to the node \"4bit_register:inst3\|inst8\" into an OR gate" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 480 1616 1664 512 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_mem2:inst18\|inst32 4bit_register:inst3\|inst7 " "Warning: Converted the fan-out from the tri-state buffer \"data_mem2:inst18\|inst32\" to the node \"4bit_register:inst3\|inst7\" into an OR gate" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data\[0\] GND " "Warning (13410): Pin \"data\[0\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data\[1\] GND " "Warning (13410): Pin \"data\[1\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data\[2\] GND " "Warning (13410): Pin \"data\[2\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data\[3\] GND " "Warning (13410): Pin \"data\[3\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "Warning (15610): No output dependent on input pin \"instruction\[0\]\"" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info: Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 10:28:34 2012 " "Info: Processing ended: Thu Jan 05 10:28:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 10:28:35 2012 " "Info: Processing started: Thu Jan 05 10:28:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level EP1C20F400C7 " "Info: Selected device EP1C20F400C7 for design \"top_level\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C7 " "Info: Device EP1C4F400C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400I7 " "Info: Device EP1C4F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F400I7 " "Info: Device EP1C20F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_contents\[0\] " "Info: Pin a_contents\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_contents[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_contents[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_contents\[1\] " "Info: Pin a_contents\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_contents[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_contents[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_contents\[2\] " "Info: Pin a_contents\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_contents[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_contents[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_contents\[3\] " "Info: Pin a_contents\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_contents[3] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_contents[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_contents\[0\] " "Info: Pin memory_contents\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { memory_contents[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -112 120 330 -96 "memory_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_contents[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_contents\[1\] " "Info: Pin memory_contents\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { memory_contents[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -112 120 330 -96 "memory_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_contents[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_contents\[2\] " "Info: Pin memory_contents\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { memory_contents[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -112 120 330 -96 "memory_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_contents[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_contents\[3\] " "Info: Pin memory_contents\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { memory_contents[3] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -112 120 330 -96 "memory_contents\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_contents[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_enable " "Info: Pin a_enable not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_enable } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 712 888 320 "a_enable" "" } { 41 632 648 88 "a_enable" "" } { 296 656 717 312 "a_enable" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Info: Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1_enable " "Info: Pin r1_enable not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { r1_enable } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 320 712 888 336 "r1_enable" "" } { 312 656 713 328 "r1_enable" "" } { 22 80 96 72 "r1_enable" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0_enable " "Info: Pin r0_enable not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { r0_enable } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 712 888 352 "r0_enable" "" } { 328 656 713 344 "r0_enable" "" } { 22 384 400 69 "r0_enable" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { r0_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_enable " "Info: Pin data_mem_enable not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data_mem_enable } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 368 712 896 384 "data_mem_enable" "" } { -72 -328 -152 -56 "data_mem_enable" "" } { 360 656 763 376 "data_mem_enable" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_mem_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_load " "Info: Pin data_mem_load not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data_mem_load } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 400 720 896 416 "data_mem_load" "" } { -24 -216 -139 -8 "data_mem_load" "" } { 392 656 757 408 "data_mem_load" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_mem_load } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_select " "Info: Pin a_select not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { a_select } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 416 728 904 432 "a_select" "" } { 408 656 728 424 "a_select" "" } { 160 560 632 180 "a_select" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_select } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { address[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 384 720 896 400 "address\[0..2\]" "" } { 376 656 738 392 "address\[0..2\]" "" } { -56 -240 -150 -40 "address\[0..2\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { address[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 384 720 896 400 "address\[0..2\]" "" } { 376 656 738 392 "address\[0..2\]" "" } { -56 -240 -150 -40 "address\[0..2\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { address[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 384 720 896 400 "address\[0..2\]" "" } { 376 656 738 392 "address\[0..2\]" "" } { -56 -240 -150 -40 "address\[0..2\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[3] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Info: Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Info: Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Info: Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Info: Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Info: Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Info: Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Info: Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Info: Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_select_overide " "Info: Pin reg_select_overide not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { reg_select_overide } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 136 392 576 152 "reg_select_overide" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select_overide } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode " "Info: Pin decode not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { decode } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 320 248 416 336 "decode" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clock } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock Global clock in PIN K6 " "Info: Automatically promoted some destinations of signal \"clock\" to use Global clock in PIN K6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "instruction_decode:inst1\|ldr_decode:inst68\|inst25 " "Info: Destination \"instruction_decode:inst1\|ldr_decode:inst68\|inst25\" may be non-global or may not use global clock" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "instruction_decode:inst1\|str_decode:inst62\|inst47 " "Info: Destination \"instruction_decode:inst1\|str_decode:inst62\|inst47\" may be non-global or may not use global clock" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 472 360 424 520 "inst47" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "instruction_decode:inst1\|inst14 Global clock " "Info: Automatically promoted some destinations of signal \"instruction_decode:inst1\|inst14\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst4\|inst3 " "Info: Destination \"4bit_register:inst4\|inst3\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst4\|inst2 " "Info: Destination \"4bit_register:inst4\|inst2\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst4\|inst1 " "Info: Destination \"4bit_register:inst4\|inst1\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst4\|inst " "Info: Destination \"4bit_register:inst4\|inst\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "r0_enable " "Info: Destination \"r0_enable\" may be non-global or may not use global clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 712 888 352 "r0_enable" "" } { 328 656 713 344 "r0_enable" "" } { 22 384 400 69 "r0_enable" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -48 704 768 0 "inst14" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "instruction_decode:inst1\|inst18 Global clock " "Info: Automatically promoted some destinations of signal \"instruction_decode:inst1\|inst18\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst3\|inst3 " "Info: Destination \"4bit_register:inst3\|inst3\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst3\|inst2 " "Info: Destination \"4bit_register:inst3\|inst2\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst3\|inst1 " "Info: Destination \"4bit_register:inst3\|inst1\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst3\|inst " "Info: Destination \"4bit_register:inst3\|inst\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "r1_enable " "Info: Destination \"r1_enable\" may be non-global or may not use global clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 320 712 888 336 "r1_enable" "" } { 312 656 713 328 "r1_enable" "" } { 22 80 96 72 "r1_enable" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "instruction_decode:inst1\|inst20 Global clock " "Info: Automatically promoted some destinations of signal \"instruction_decode:inst1\|inst20\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst5\|inst3 " "Info: Destination \"4bit_register:inst5\|inst3\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst5\|inst2 " "Info: Destination \"4bit_register:inst5\|inst2\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst5\|inst1 " "Info: Destination \"4bit_register:inst5\|inst1\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "4bit_register:inst5\|inst " "Info: Destination \"4bit_register:inst5\|inst\" may be non-global or may not use global clock" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "a_enable " "Info: Destination \"a_enable\" may be non-global or may not use global clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 712 888 320 "a_enable" "" } { 41 632 648 88 "a_enable" "" } { 296 656 717 312 "a_enable" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "instruction_decode:inst1\|str_decode:inst62\|inst53 Global clock " "Info: Automatically promoted some destinations of signal \"instruction_decode:inst1\|str_decode:inst62\|inst53\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "instruction_decode:inst1\|inst55 " "Info: Destination \"instruction_decode:inst1\|inst55\" may be non-global or may not use global clock" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 280 680 744 328 "inst55" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_mem_load " "Info: Destination \"data_mem_load\" may be non-global or may not use global clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 400 720 896 416 "data_mem_load" "" } { -24 -216 -139 -8 "data_mem_load" "" } { 392 656 757 408 "data_mem_load" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 88 696 760 136 "inst53" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "instruction_decode:inst1\|ldr_decode:inst68\|inst25 Global clock " "Info: Automatically promoted signal \"instruction_decode:inst1\|ldr_decode:inst68\|inst25\" to use Global clock" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "instruction_decode:inst1\|str_decode:inst62\|inst47 Global clock " "Info: Automatically promoted signal \"instruction_decode:inst1\|str_decode:inst62\|inst47\" to use Global clock" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 472 360 424 520 "inst47" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 11 21 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 11 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.399 ns register register " "Info: Estimated most critical path is register to register delay of 1.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 1 REG LAB_X14_Y16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y16; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.101 ns) 0.691 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24~92 2 COMB LAB_X14_Y16 1 " "Info: 2: + IC(0.590 ns) + CELL(0.101 ns) = 0.691 ns; Loc. = LAB_X14_Y16; Fanout = 1; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|ldr_decode:inst68|inst24~92 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.055 ns) + CELL(0.653 ns) 1.399 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 3 REG LAB_X14_Y16 3 " "Info: 3: + IC(0.055 ns) + CELL(0.653 ns) = 1.399 ns; Loc. = LAB_X14_Y16; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24~92 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.754 ns ( 53.90 % ) " "Info: Total cell delay = 0.754 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.645 ns ( 46.10 % ) " "Info: Total interconnect delay = 0.645 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|ldr_decode:inst68|inst24~92 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X35_Y11 X45_Y21 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data\[0\] GND " "Info: Pin data\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[0] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data\[1\] GND " "Info: Pin data\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[1] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data\[2\] GND " "Info: Pin data\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[2] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data\[3\] GND " "Info: Pin data\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data[3] } } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 352 712 888 368 "data\[0..3\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.fit.smsg " "Info: Generated suppressed messages file E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 10:28:41 2012 " "Info: Processing ended: Thu Jan 05 10:28:41 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 10:28:42 2012 " "Info: Processing started: Thu Jan 05 10:28:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 10:28:47 2012 " "Info: Processing ended: Thu Jan 05 10:28:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 10:28:48 2012 " "Info: Processing started: Thu Jan 05 10:28:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[4\] " "Info: Assuming node \"instruction\[4\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[5\] " "Info: Assuming node \"instruction\[5\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst14 " "Info: Detected gated clock \"instruction_decode:inst1\|inst14\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -48 704 768 0 "inst14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst18 " "Info: Detected gated clock \"instruction_decode:inst1\|inst18\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst20 " "Info: Detected gated clock \"instruction_decode:inst1\|inst20\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst53 " "Info: Detected gated clock \"instruction_decode:inst1\|str_decode:inst62\|inst53\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 88 696 760 136 "inst53" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst2 " "Info: Detected ripple clock \"instruction_decode:inst1\|str_decode:inst62\|inst2\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 344 576 640 424 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst47 " "Info: Detected gated clock \"instruction_decode:inst1\|str_decode:inst62\|inst47\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 472 360 424 520 "inst47" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst26 " "Info: Detected ripple clock \"instruction_decode:inst1\|str_decode:inst62\|inst26\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 354 264 328 434 "inst26" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst45 " "Info: Detected ripple clock \"instruction_decode:inst1\|str_decode:inst62\|inst45\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 344 448 512 424 "inst45" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst1 " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst1\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 768 832 424 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst25 " "Info: Detected gated clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst25\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst24 " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst24\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register instruction_decode:inst1\|ldr_decode:inst68\|inst register instruction_decode:inst1\|ldr_decode:inst68\|inst24 91.89 MHz 10.882 ns Internal " "Info: Clock \"clock\" has Internal fmax of 91.89 MHz between source register \"instruction_decode:inst1\|ldr_decode:inst68\|inst\" and destination register \"instruction_decode:inst1\|ldr_decode:inst68\|inst24\" (period= 10.882 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.844 ns + Longest register register " "Info: + Longest register to register delay is 1.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 1 REG LC_X14_Y16_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.101 ns) 0.602 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24~92 2 COMB LC_X14_Y16_N7 1 " "Info: 2: + IC(0.501 ns) + CELL(0.101 ns) = 0.602 ns; Loc. = LC_X14_Y16_N7; Fanout = 1; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|ldr_decode:inst68|inst24~92 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.273 ns) 1.844 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 3 REG LC_X14_Y16_N1 3 " "Info: 3: + IC(0.969 ns) + CELL(0.273 ns) = 1.844 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24~92 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.374 ns ( 20.28 % ) " "Info: Total cell delay = 0.374 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 79.72 % ) " "Info: Total interconnect delay = 1.470 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|ldr_decode:inst68|inst24~92 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.844 ns" { instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|ldr_decode:inst68|inst24~92 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.501ns 0.969ns } { 0.000ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.807 ns - Smallest " "Info: - Smallest clock skew is -8.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.629 ns) 2.806 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.71 % ) " "Info: Total cell delay = 1.928 ns ( 68.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 31.29 % ) " "Info: Total interconnect delay = 0.878 ns ( 31.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.613 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.101 ns) 6.872 ns instruction_decode:inst1\|ldr_decode:inst68\|inst25 3 COMB LC_X51_Y16_N2 2 " "Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.629 ns) 11.613 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 4 REG LC_X14_Y16_N3 7 " "Info: 4: + IC(4.112 ns) + CELL(0.629 ns) = 11.613 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 24.59 % ) " "Info: Total cell delay = 2.856 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.757 ns ( 75.41 % ) " "Info: Total interconnect delay = 8.757 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|ldr_decode:inst68|inst24~92 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.844 ns" { instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|ldr_decode:inst68|inst24~92 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.501ns 0.969ns } { 0.000ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "instruction\[4\] register 4bit_register:inst4\|inst3 register 4bit_register:inst5\|inst3 309.41 MHz 3.232 ns Internal " "Info: Clock \"instruction\[4\]\" has Internal fmax of 309.41 MHz between source register \"4bit_register:inst4\|inst3\" and destination register \"4bit_register:inst5\|inst3\" (period= 3.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.965 ns + Longest register register " "Info: + Longest register to register delay is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst4\|inst3 1 REG LC_X45_Y18_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst4|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.522 ns) 0.997 ns data_mem2:inst18\|inst13~195 2 COMB LC_X45_Y18_N1 1 " "Info: 2: + IC(0.475 ns) + CELL(0.522 ns) = 0.997 ns; Loc. = LC_X45_Y18_N1; Fanout = 1; COMB Node = 'data_mem2:inst18\|inst13~195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.101 ns) 1.477 ns data_mem2:inst18\|inst13~196 3 COMB LC_X45_Y18_N4 6 " "Info: 3: + IC(0.379 ns) + CELL(0.101 ns) = 1.477 ns; Loc. = LC_X45_Y18_N4; Fanout = 6; COMB Node = 'data_mem2:inst18\|inst13~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.423 ns) 2.965 ns 4bit_register:inst5\|inst3 4 REG LC_X43_Y18_N3 1 " "Info: 4: + IC(1.065 ns) + CELL(0.423 ns) = 2.965 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 35.28 % ) " "Info: Total cell delay = 1.046 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 64.72 % ) " "Info: Total interconnect delay = 1.919 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { 4bit_register:inst4|inst3 {} data_mem2:inst18|inst13~195 {} data_mem2:inst18|inst13~196 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.475ns 0.379ns 1.065ns } { 0.000ns 0.522ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.036 ns - Smallest " "Info: - Smallest clock skew is -0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] destination 9.405 ns + Shortest register " "Info: + Shortest clock path from clock \"instruction\[4\]\" to destination register is 9.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B9 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B9; Fanout = 6; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.101 ns) 4.988 ns instruction_decode:inst1\|inst20 2 COMB LC_X14_Y16_N0 9 " "Info: 2: + IC(3.582 ns) + CELL(0.101 ns) = 4.988 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.683 ns" { instruction[4] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.629 ns) 9.405 ns 4bit_register:inst5\|inst3 3 REG LC_X43_Y18_N3 1 " "Info: 3: + IC(3.788 ns) + CELL(0.629 ns) = 9.405 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 21.64 % ) " "Info: Total cell delay = 2.035 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.370 ns ( 78.36 % ) " "Info: Total interconnect delay = 7.370 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.405 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.405 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 3.582ns 3.788ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] source 9.441 ns - Longest register " "Info: - Longest clock path from clock \"instruction\[4\]\" to source register is 9.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B9 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B9; Fanout = 6; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.580 ns) + CELL(0.101 ns) 4.986 ns instruction_decode:inst1\|inst14 2 COMB LC_X14_Y16_N6 9 " "Info: 2: + IC(3.580 ns) + CELL(0.101 ns) = 4.986 ns; Loc. = LC_X14_Y16_N6; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { instruction[4] instruction_decode:inst1|inst14 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -48 704 768 0 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.629 ns) 9.441 ns 4bit_register:inst4\|inst3 3 REG LC_X45_Y18_N6 1 " "Info: 3: + IC(3.826 ns) + CELL(0.629 ns) = 9.441 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 21.55 % ) " "Info: Total cell delay = 2.035 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.406 ns ( 78.45 % ) " "Info: Total interconnect delay = 7.406 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { instruction[4] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 3.580ns 3.826ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.405 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.405 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 3.582ns 3.788ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { instruction[4] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 3.580ns 3.826ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { 4bit_register:inst4|inst3 {} data_mem2:inst18|inst13~195 {} data_mem2:inst18|inst13~196 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.475ns 0.379ns 1.065ns } { 0.000ns 0.522ns 0.101ns 0.423ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.405 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.405 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 3.582ns 3.788ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { instruction[4] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 3.580ns 3.826ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "instruction\[5\] register 4bit_register:inst4\|inst3 register 4bit_register:inst5\|inst3 309.12 MHz 3.235 ns Internal " "Info: Clock \"instruction\[5\]\" has Internal fmax of 309.12 MHz between source register \"4bit_register:inst4\|inst3\" and destination register \"4bit_register:inst5\|inst3\" (period= 3.235 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.965 ns + Longest register register " "Info: + Longest register to register delay is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst4\|inst3 1 REG LC_X45_Y18_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst4|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.522 ns) 0.997 ns data_mem2:inst18\|inst13~195 2 COMB LC_X45_Y18_N1 1 " "Info: 2: + IC(0.475 ns) + CELL(0.522 ns) = 0.997 ns; Loc. = LC_X45_Y18_N1; Fanout = 1; COMB Node = 'data_mem2:inst18\|inst13~195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.101 ns) 1.477 ns data_mem2:inst18\|inst13~196 3 COMB LC_X45_Y18_N4 6 " "Info: 3: + IC(0.379 ns) + CELL(0.101 ns) = 1.477 ns; Loc. = LC_X45_Y18_N4; Fanout = 6; COMB Node = 'data_mem2:inst18\|inst13~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.423 ns) 2.965 ns 4bit_register:inst5\|inst3 4 REG LC_X43_Y18_N3 1 " "Info: 4: + IC(1.065 ns) + CELL(0.423 ns) = 2.965 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 35.28 % ) " "Info: Total cell delay = 1.046 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 64.72 % ) " "Info: Total interconnect delay = 1.919 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { 4bit_register:inst4|inst3 {} data_mem2:inst18|inst13~195 {} data_mem2:inst18|inst13~196 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.475ns 0.379ns 1.065ns } { 0.000ns 0.522ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.039 ns - Smallest " "Info: - Smallest clock skew is -0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] destination 8.400 ns + Shortest register " "Info: + Shortest clock path from clock \"instruction\[5\]\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.390 ns) 3.983 ns instruction_decode:inst1\|inst20 2 COMB LC_X14_Y16_N0 9 " "Info: 2: + IC(2.294 ns) + CELL(0.390 ns) = 3.983 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.629 ns) 8.400 ns 4bit_register:inst5\|inst3 3 REG LC_X43_Y18_N3 1 " "Info: 3: + IC(3.788 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.60 % ) " "Info: Total cell delay = 2.318 ns ( 27.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.082 ns ( 72.40 % ) " "Info: Total interconnect delay = 6.082 ns ( 72.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.294ns 3.788ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] source 8.439 ns - Longest register " "Info: - Longest clock path from clock \"instruction\[5\]\" to source register is 8.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.390 ns) 3.984 ns instruction_decode:inst1\|inst14 2 COMB LC_X14_Y16_N6 9 " "Info: 2: + IC(2.295 ns) + CELL(0.390 ns) = 3.984 ns; Loc. = LC_X14_Y16_N6; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { instruction[5] instruction_decode:inst1|inst14 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -48 704 768 0 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.629 ns) 8.439 ns 4bit_register:inst4\|inst3 3 REG LC_X45_Y18_N6 1 " "Info: 3: + IC(3.826 ns) + CELL(0.629 ns) = 8.439 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.47 % ) " "Info: Total cell delay = 2.318 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.121 ns ( 72.53 % ) " "Info: Total interconnect delay = 6.121 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { instruction[5] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 2.295ns 3.826ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.294ns 3.788ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { instruction[5] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 2.295ns 3.826ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { 4bit_register:inst4|inst3 data_mem2:inst18|inst13~195 data_mem2:inst18|inst13~196 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { 4bit_register:inst4|inst3 {} data_mem2:inst18|inst13~195 {} data_mem2:inst18|inst13~196 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.475ns 0.379ns 1.065ns } { 0.000ns 0.522ns 0.101ns 0.423ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.294ns 3.788ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { instruction[5] instruction_decode:inst1|inst14 4bit_register:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst14 {} 4bit_register:inst4|inst3 {} } { 0.000ns 0.000ns 2.295ns 3.826ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 109 " "Warning: Circuit may not operate. Detected 109 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_decode:inst1\|ldr_decode:inst68\|inst24 instruction_decode:inst1\|ldr_decode:inst68\|inst clock 6.35 ns " "Info: Found hold time violation between source  pin or register \"instruction_decode:inst1\|ldr_decode:inst68\|inst24\" and destination pin or register \"instruction_decode:inst1\|ldr_decode:inst68\|inst\" for clock \"clock\" (Hold time is 6.35 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.807 ns + Largest " "Info: + Largest clock skew is 8.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.613 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.101 ns) 6.872 ns instruction_decode:inst1\|ldr_decode:inst68\|inst25 3 COMB LC_X51_Y16_N2 2 " "Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.629 ns) 11.613 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 4 REG LC_X14_Y16_N3 7 " "Info: 4: + IC(4.112 ns) + CELL(0.629 ns) = 11.613 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 24.59 % ) " "Info: Total cell delay = 2.856 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.757 ns ( 75.41 % ) " "Info: Total interconnect delay = 8.757 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.629 ns) 2.806 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.71 % ) " "Info: Total cell delay = 1.928 ns ( 68.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 31.29 % ) " "Info: Total interconnect delay = 0.878 ns ( 31.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.272 ns - Shortest register register " "Info: - Shortest register to register delay is 2.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 1 REG LC_X14_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.423 ns) 2.272 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 2 REG LC_X14_Y16_N3 7 " "Info: 2: + IC(1.849 ns) + CELL(0.423 ns) = 2.272 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 18.62 % ) " "Info: Total cell delay = 0.423 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 81.38 % ) " "Info: Total interconnect delay = 1.849 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.272 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 1.849ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.272 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst {} } { 0.000ns 1.849ns } { 0.000ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "instruction_decode:inst1\|ldr_decode:inst68\|inst24 instruction\[7\] clock 11.420 ns register " "Info: tsu for register \"instruction_decode:inst1\|ldr_decode:inst68\|inst24\" (data pin = \"instruction\[7\]\", clock pin = \"clock\") is 11.420 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.193 ns + Longest pin register " "Info: + Longest pin to register delay is 14.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[7\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'instruction\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.362 ns) + CELL(0.522 ns) 10.183 ns instruction_decode:inst1\|inst4~21 2 COMB LC_X42_Y18_N2 6 " "Info: 2: + IC(8.362 ns) + CELL(0.522 ns) = 10.183 ns; Loc. = LC_X42_Y18_N2; Fanout = 6; COMB Node = 'instruction_decode:inst1\|inst4~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.884 ns" { instruction[7] instruction_decode:inst1|inst4~21 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 104 262 326 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.473 ns) + CELL(0.537 ns) 14.193 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 3 REG LC_X14_Y16_N1 3 " "Info: 3: + IC(3.473 ns) + CELL(0.537 ns) = 14.193 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.010 ns" { instruction_decode:inst1|inst4~21 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.358 ns ( 16.61 % ) " "Info: Total cell delay = 2.358 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.835 ns ( 83.39 % ) " "Info: Total interconnect delay = 11.835 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.193 ns" { instruction[7] instruction_decode:inst1|inst4~21 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.193 ns" { instruction[7] {} instruction[7]~out0 {} instruction_decode:inst1|inst4~21 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 8.362ns 3.473ns } { 0.000ns 1.299ns 0.522ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.629 ns) 2.806 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.71 % ) " "Info: Total cell delay = 1.928 ns ( 68.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 31.29 % ) " "Info: Total interconnect delay = 0.878 ns ( 31.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.193 ns" { instruction[7] instruction_decode:inst1|inst4~21 instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.193 ns" { instruction[7] {} instruction[7]~out0 {} instruction_decode:inst1|inst4~21 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 8.362ns 3.473ns } { 0.000ns 1.299ns 0.522ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock a_contents\[3\] instruction_decode:inst1\|str_decode:inst62\|inst2 28.413 ns register " "Info: tco from clock \"clock\" to destination pin \"a_contents\[3\]\" through register \"instruction_decode:inst1\|str_decode:inst62\|inst2\" is 28.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.316 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.827 ns) 2.950 ns instruction_decode:inst1\|str_decode:inst62\|inst26 2 REG LC_X61_Y16_N3 3 " "Info: 2: + IC(0.824 ns) + CELL(0.827 ns) = 2.950 ns; Loc. = LC_X61_Y16_N3; Fanout = 3; REG Node = 'instruction_decode:inst1\|str_decode:inst62\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clock instruction_decode:inst1|str_decode:inst62|inst26 } "NODE_NAME" } } { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 354 264 328 434 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.101 ns) 3.530 ns instruction_decode:inst1\|str_decode:inst62\|inst47 3 COMB LC_X61_Y16_N4 2 " "Info: 3: + IC(0.479 ns) + CELL(0.101 ns) = 3.530 ns; Loc. = LC_X61_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1\|str_decode:inst62\|inst47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { instruction_decode:inst1|str_decode:inst62|inst26 instruction_decode:inst1|str_decode:inst62|inst47 } "NODE_NAME" } } { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 472 360 424 520 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(0.629 ns) 7.316 ns instruction_decode:inst1\|str_decode:inst62\|inst2 4 REG LC_X61_Y16_N6 4 " "Info: 4: + IC(3.157 ns) + CELL(0.629 ns) = 7.316 ns; Loc. = LC_X61_Y16_N6; Fanout = 4; REG Node = 'instruction_decode:inst1\|str_decode:inst62\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { instruction_decode:inst1|str_decode:inst62|inst47 instruction_decode:inst1|str_decode:inst62|inst2 } "NODE_NAME" } } { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 344 576 640 424 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 39.04 % ) " "Info: Total cell delay = 2.856 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.460 ns ( 60.96 % ) " "Info: Total interconnect delay = 4.460 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { clock instruction_decode:inst1|str_decode:inst62|inst26 instruction_decode:inst1|str_decode:inst62|inst47 instruction_decode:inst1|str_decode:inst62|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.316 ns" { clock {} clock~out0 {} instruction_decode:inst1|str_decode:inst62|inst26 {} instruction_decode:inst1|str_decode:inst62|inst47 {} instruction_decode:inst1|str_decode:inst62|inst2 {} } { 0.000ns 0.000ns 0.824ns 0.479ns 3.157ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 344 576 640 424 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.899 ns + Longest register pin " "Info: + Longest register to pin delay is 20.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|str_decode:inst62\|inst2 1 REG LC_X61_Y16_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X61_Y16_N6; Fanout = 4; REG Node = 'instruction_decode:inst1\|str_decode:inst62\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|str_decode:inst62|inst2 } "NODE_NAME" } } { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 344 576 640 424 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.274 ns) + CELL(0.522 ns) 4.796 ns instruction_decode:inst1\|str_decode:inst62\|inst53 2 COMB LC_X61_Y16_N5 6 " "Info: 2: + IC(4.274 ns) + CELL(0.522 ns) = 4.796 ns; Loc. = LC_X61_Y16_N5; Fanout = 6; COMB Node = 'instruction_decode:inst1\|str_decode:inst62\|inst53'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { instruction_decode:inst1|str_decode:inst62|inst2 instruction_decode:inst1|str_decode:inst62|inst53 } "NODE_NAME" } } { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { { 88 696 760 136 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.269 ns) + CELL(0.101 ns) 9.166 ns instruction_decode:inst1\|inst55 3 COMB LC_X14_Y16_N9 5 " "Info: 3: + IC(4.269 ns) + CELL(0.101 ns) = 9.166 ns; Loc. = LC_X14_Y16_N9; Fanout = 5; COMB Node = 'instruction_decode:inst1\|inst55'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.370 ns" { instruction_decode:inst1|str_decode:inst62|inst53 instruction_decode:inst1|inst55 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 280 680 744 328 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.101 ns) 10.987 ns data_mem2:inst18\|inst13~197 4 COMB LC_X14_Y16_N4 1 " "Info: 4: + IC(1.720 ns) + CELL(0.101 ns) = 10.987 ns; Loc. = LC_X14_Y16_N4; Fanout = 1; COMB Node = 'data_mem2:inst18\|inst13~197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { instruction_decode:inst1|inst55 data_mem2:inst18|inst13~197 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.258 ns) 11.639 ns data_mem2:inst18\|inst13~198 5 COMB LC_X14_Y16_N5 24 " "Info: 5: + IC(0.394 ns) + CELL(0.258 ns) = 11.639 ns; Loc. = LC_X14_Y16_N5; Fanout = 24; COMB Node = 'data_mem2:inst18\|inst13~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { data_mem2:inst18|inst13~197 data_mem2:inst18|inst13~198 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.421 ns) + CELL(1.839 ns) 20.899 ns a_contents\[3\] 6 PIN PIN_C9 0 " "Info: 6: + IC(7.421 ns) + CELL(1.839 ns) = 20.899 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'a_contents\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.260 ns" { data_mem2:inst18|inst13~198 a_contents[3] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.821 ns ( 13.50 % ) " "Info: Total cell delay = 2.821 ns ( 13.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.078 ns ( 86.50 % ) " "Info: Total interconnect delay = 18.078 ns ( 86.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.899 ns" { instruction_decode:inst1|str_decode:inst62|inst2 instruction_decode:inst1|str_decode:inst62|inst53 instruction_decode:inst1|inst55 data_mem2:inst18|inst13~197 data_mem2:inst18|inst13~198 a_contents[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.899 ns" { instruction_decode:inst1|str_decode:inst62|inst2 {} instruction_decode:inst1|str_decode:inst62|inst53 {} instruction_decode:inst1|inst55 {} data_mem2:inst18|inst13~197 {} data_mem2:inst18|inst13~198 {} a_contents[3] {} } { 0.000ns 4.274ns 4.269ns 1.720ns 0.394ns 7.421ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 1.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { clock instruction_decode:inst1|str_decode:inst62|inst26 instruction_decode:inst1|str_decode:inst62|inst47 instruction_decode:inst1|str_decode:inst62|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.316 ns" { clock {} clock~out0 {} instruction_decode:inst1|str_decode:inst62|inst26 {} instruction_decode:inst1|str_decode:inst62|inst47 {} instruction_decode:inst1|str_decode:inst62|inst2 {} } { 0.000ns 0.000ns 0.824ns 0.479ns 3.157ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.899 ns" { instruction_decode:inst1|str_decode:inst62|inst2 instruction_decode:inst1|str_decode:inst62|inst53 instruction_decode:inst1|inst55 data_mem2:inst18|inst13~197 data_mem2:inst18|inst13~198 a_contents[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.899 ns" { instruction_decode:inst1|str_decode:inst62|inst2 {} instruction_decode:inst1|str_decode:inst62|inst53 {} instruction_decode:inst1|inst55 {} data_mem2:inst18|inst13~197 {} data_mem2:inst18|inst13~198 {} a_contents[3] {} } { 0.000ns 4.274ns 4.269ns 1.720ns 0.394ns 7.421ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 1.839ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "instruction\[7\] a_contents\[3\] 24.248 ns Longest " "Info: Longest tpd from source pin \"instruction\[7\]\" to destination pin \"a_contents\[3\]\" is 24.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[7\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'instruction\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.362 ns) + CELL(0.522 ns) 10.183 ns instruction_decode:inst1\|inst4~21 2 COMB LC_X42_Y18_N2 6 " "Info: 2: + IC(8.362 ns) + CELL(0.522 ns) = 10.183 ns; Loc. = LC_X42_Y18_N2; Fanout = 6; COMB Node = 'instruction_decode:inst1\|inst4~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.884 ns" { instruction[7] instruction_decode:inst1|inst4~21 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 104 262 326 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.522 ns) 11.117 ns data_mem2:inst18\|inst17~36 3 COMB LC_X42_Y18_N9 6 " "Info: 3: + IC(0.412 ns) + CELL(0.522 ns) = 11.117 ns; Loc. = LC_X42_Y18_N9; Fanout = 6; COMB Node = 'data_mem2:inst18\|inst17~36'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { instruction_decode:inst1|inst4~21 data_mem2:inst18|inst17~36 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 600 880 944 648 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.481 ns) + CELL(0.390 ns) 14.988 ns data_mem2:inst18\|inst13~198 4 COMB LC_X14_Y16_N5 24 " "Info: 4: + IC(3.481 ns) + CELL(0.390 ns) = 14.988 ns; Loc. = LC_X14_Y16_N5; Fanout = 24; COMB Node = 'data_mem2:inst18\|inst13~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { data_mem2:inst18|inst17~36 data_mem2:inst18|inst13~198 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 536 1736 1784 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.421 ns) + CELL(1.839 ns) 24.248 ns a_contents\[3\] 5 PIN PIN_C9 0 " "Info: 5: + IC(7.421 ns) + CELL(1.839 ns) = 24.248 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'a_contents\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.260 ns" { data_mem2:inst18|inst13~198 a_contents[3] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 0 1000 1176 16 "a_contents\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.572 ns ( 18.86 % ) " "Info: Total cell delay = 4.572 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.676 ns ( 81.14 % ) " "Info: Total interconnect delay = 19.676 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "24.248 ns" { instruction[7] instruction_decode:inst1|inst4~21 data_mem2:inst18|inst17~36 data_mem2:inst18|inst13~198 a_contents[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "24.248 ns" { instruction[7] {} instruction[7]~out0 {} instruction_decode:inst1|inst4~21 {} data_mem2:inst18|inst17~36 {} data_mem2:inst18|inst13~198 {} a_contents[3] {} } { 0.000ns 0.000ns 8.362ns 0.412ns 3.481ns 7.421ns } { 0.000ns 1.299ns 0.522ns 0.522ns 0.390ns 1.839ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "4bit_register:inst5\|inst1 instruction\[5\] clock 9.896 ns register " "Info: th for register \"4bit_register:inst5\|inst1\" (data pin = \"instruction\[5\]\", clock pin = \"clock\") is 9.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 17.811 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 17.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X14_Y16_N1 3 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.101 ns) 6.872 ns instruction_decode:inst1\|ldr_decode:inst68\|inst25 3 COMB LC_X51_Y16_N2 2 " "Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.827 ns) 11.811 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 4 REG LC_X14_Y16_N3 7 " "Info: 4: + IC(4.112 ns) + CELL(0.827 ns) = 11.811 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.522 ns) 13.394 ns instruction_decode:inst1\|inst20 5 COMB LC_X14_Y16_N0 9 " "Info: 5: + IC(1.061 ns) + CELL(0.522 ns) = 13.394 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.629 ns) 17.811 ns 4bit_register:inst5\|inst1 6 REG LC_X43_Y18_N8 1 " "Info: 6: + IC(3.788 ns) + CELL(0.629 ns) = 17.811 ns; Loc. = LC_X43_Y18_N8; Fanout = 1; REG Node = '4bit_register:inst5\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 23.61 % ) " "Info: Total cell delay = 4.205 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.606 ns ( 76.39 % ) " "Info: Total interconnect delay = 13.606 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.811 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.811 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns 1.061ns 3.788ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.928 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.390 ns) 3.983 ns instruction_decode:inst1\|inst20 2 COMB LC_X14_Y16_N0 9 " "Info: 2: + IC(2.294 ns) + CELL(0.390 ns) = 3.983 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(0.423 ns) 7.928 ns 4bit_register:inst5\|inst1 3 REG LC_X43_Y18_N8 1 " "Info: 3: + IC(3.522 ns) + CELL(0.423 ns) = 7.928 ns; Loc. = LC_X43_Y18_N8; Fanout = 1; REG Node = '4bit_register:inst5\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.112 ns ( 26.64 % ) " "Info: Total cell delay = 2.112 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.816 ns ( 73.36 % ) " "Info: Total interconnect delay = 5.816 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 2.294ns 3.522ns } { 0.000ns 1.299ns 0.390ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.811 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.811 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 0.878ns 3.767ns 4.112ns 1.061ns 3.788ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 2.294ns 3.522ns } { 0.000ns 1.299ns 0.390ns 0.423ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Peak virtual memory: 120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 10:28:52 2012 " "Info: Processing ended: Thu Jan 05 10:28:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 10:28:53 2012 " "Info: Processing started: Thu Jan 05 10:28:53 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off top_level -c top_level " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf " "Info: Using vector source file \"E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state_machine\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state_machine\[1\]\" in design." {  } { { "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf" "" { Waveform "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf" "state_machine\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state_machine\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state_machine\[0\]\" in design." {  } { { "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf" "" { Waveform "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf" "state_machine\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     49.41 % " "Info: Simulation coverage is      49.41 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "295 " "Info: Number of transitions in simulation is 295" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 2 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "109 " "Info: Peak virtual memory: 109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 10:28:58 2012 " "Info: Processing ended: Thu Jan 05 10:28:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 30 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
