// Seed: 1608472874
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output logic id_2,
    output logic id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9
);
  always id_3 <= 1;
  wire id_11;
  wor id_12, id_13, id_14 = id_7, id_15;
  id_16(
      id_6 + id_14 == id_12, id_2 * 1'b0
  );
  genvar id_17;
  wire id_18;
  assign id_17 = 1;
  always_comb id_2 <= 1;
  module_0 modCall_1 (
      id_15,
      id_12,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
