Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv Line: 49
