# Tiny Tapeout project information
project:
  title: "Conway HW" # Project title
  author: "Gabriel Roper" # Your name
  discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "Simple Conway's Game of Life Implementation" # One line description of what your project does
  language: "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 100 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_conway"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_conway.sv"
    - "conway_8x8_serial_v4.sv"
    - "system_memory_v4.sv"
    - "decoder.sv"
    - "cell_grid.sv"
    - "single_cell.sv"
    - "popcount.sv"
    - "full_adder.sv"
    - "full_adder_extending.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "DIN"
  ui[1]: "MODE[0]"
  ui[2]: "MODE[1]"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "DOUT"
  uo[1]: "DIN_LED"
  uo[2]: "CLK_LED"
  uo[3]: "DOUT_LED"
  uo[4]: "MODE_LED[0]"
  uo[5]: "MODE_LED[1]"
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
