<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Clock and PLL control for DaVinci devices</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007 Texas Instruments.</span>
<span class="cm"> * Copyright (C) 2008-2009 Deep Root Systems, LLC</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;mach/clock.h&gt;</span>
<span class="cp">#include &lt;mach/psc.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">clocks</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">clocks_mutex</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">clockfw_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PSC</span><span class="p">))</span>
		<span class="n">davinci_psc_config</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">gpsc</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">lpsc</span><span class="p">,</span>
				<span class="nb">true</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PLL</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PSC</span><span class="p">))</span>
		<span class="n">davinci_psc_config</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">gpsc</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">lpsc</span><span class="p">,</span>
				<span class="nb">false</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="cm">/* Propagate rate to children */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">propagate_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">root</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">root</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">,</span> <span class="n">childnode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">propagate_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">propagate_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Cannot change parent on enabled clock */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>
	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">childnode</span><span class="p">);</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">childnode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_parent</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">,</span>
			<span class="s">&quot;CLK: %s parent %s has no rate!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">childnode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>

	<span class="cm">/* If rate is already set, use it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Else, see if there is a way to calculate it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* Otherwise, default to parent rate */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_register</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">childnode</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_unregister</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_DAVINCI_RESET_CLOCKS</span>
<span class="cm">/*</span>
<span class="cm"> * Disable any unused clocks left on by the bootloader</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">davinci_clk_disable_unused</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">ck</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">ck</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ck</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ck</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PSC</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* ignore if in Disabled or SwRstDisable states */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">davinci_psc_is_clk_active</span><span class="p">(</span><span class="n">ck</span><span class="o">-&gt;</span><span class="n">gpsc</span><span class="p">,</span> <span class="n">ck</span><span class="o">-&gt;</span><span class="n">lpsc</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Clocks: disable unused %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ck</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

		<span class="n">davinci_psc_config</span><span class="p">(</span><span class="n">ck</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">ck</span><span class="o">-&gt;</span><span class="n">gpsc</span><span class="p">,</span> <span class="n">ck</span><span class="o">-&gt;</span><span class="n">lpsc</span><span class="p">,</span>
				<span class="nb">false</span><span class="p">,</span> <span class="n">ck</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_sysclk_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">,</span> <span class="n">plldiv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="cm">/* If this is the PLL base clock, no more calculations needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="cm">/* Otherwise, the parent must be a PLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">;</span>

	<span class="cm">/* If pre-PLL, source clock is before the multiplier and divider(s) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PRE_PLL</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">input_rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">div_reg</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">div_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">PLLDIV_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">plldiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">plldiv</span><span class="p">)</span>
			<span class="n">rate</span> <span class="o">/=</span> <span class="n">plldiv</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">davinci_set_sysclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">input</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ratio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* If this is the PLL base clock, wrong function to call */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* There must be a parent... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* ... the parent must be a PLL... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* ... and this clock must have a divider. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">div_reg</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">;</span>

	<span class="n">input</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="cm">/* If pre-PLL, source clock is before the multiplier and divider(s) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PRE_PLL</span><span class="p">)</span>
		<span class="n">input</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">input_rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">input</span> <span class="o">&gt;</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Can afford to provide an output little higher than requested</span>
<span class="cm">		 * only if maximum rate supported by hardware on this sysclk</span>
<span class="cm">		 * is known.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">maxrate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ratio</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">input</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">input</span> <span class="o">/</span> <span class="n">ratio</span> <span class="o">&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">maxrate</span><span class="p">)</span>
				<span class="n">ratio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">ratio</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">input</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

		<span class="n">ratio</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&gt;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLSTAT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">PLLSTAT_GOSTAT</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">div_reg</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">ratio</span> <span class="o">|</span> <span class="n">PLLDIV_EN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">div_reg</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCMD</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">PLLCMD_GOSET</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCMD</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLSTAT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">PLLSTAT_GOSTAT</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">davinci_set_sysclk_rate</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_leafclk_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">davinci_simple_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllclk_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">prediv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">postdiv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bypass</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">input_rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">PLLCTL_PLLEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bypass</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLM</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_davinci_dm365</span><span class="p">())</span>
			<span class="n">mult</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="n">mult</span> <span class="o">&amp;</span> <span class="n">PLLM_PLLM_MASK</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">mult</span> <span class="o">=</span> <span class="p">(</span><span class="n">mult</span> <span class="o">&amp;</span> <span class="n">PLLM_PLLM_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">bypass</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PLL_HAS_PREDIV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">prediv</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PREDIV</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prediv</span> <span class="o">&amp;</span> <span class="n">PLLDIV_EN</span><span class="p">)</span>
			<span class="n">prediv</span> <span class="o">=</span> <span class="p">(</span><span class="n">prediv</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">prediv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* pre-divider is fixed, but (some?) chips won&#39;t report that */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_davinci_dm355</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">num</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">prediv</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PLL_HAS_POSTDIV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">postdiv</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">POSTDIV</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">&amp;</span> <span class="n">PLLDIV_EN</span><span class="p">)</span>
			<span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">postdiv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bypass</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rate</span> <span class="o">/=</span> <span class="n">prediv</span><span class="p">;</span>
		<span class="n">rate</span> <span class="o">*=</span> <span class="n">mult</span><span class="p">;</span>
		<span class="n">rate</span> <span class="o">/=</span> <span class="n">postdiv</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PLL%d: input = %lu MHz [ &quot;</span><span class="p">,</span>
		 <span class="n">pll</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bypass</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;bypass &quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prediv</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;/ %d &quot;</span><span class="p">,</span> <span class="n">prediv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mult</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;* %d &quot;</span><span class="p">,</span> <span class="n">mult</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;/ %d &quot;</span><span class="p">,</span> <span class="n">postdiv</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;] --&gt; %lu MHz output.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_set_pllrate - set the output rate of a given PLL.</span>
<span class="cm"> *</span>
<span class="cm"> * Note: Currently tested to work with OMAP-L138 only.</span>
<span class="cm"> *</span>
<span class="cm"> * @pll: pll whose rate needs to be changed.</span>
<span class="cm"> * @prediv: The pre divider value. Passing 0 disables the pre-divider.</span>
<span class="cm"> * @pllm: The multiplier value. Passing 0 leads to multiply-by-one.</span>
<span class="cm"> * @postdiv: The post divider value. Passing 0 disables the post-divider.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">davinci_set_pllrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prediv</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mult</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">postdiv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">locktime</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *  PLL lock time required per OMAP-L138 datasheet is</span>
<span class="cm">	 * (2000 * prediv)/sqrt(pllm) OSCIN cycles. We approximate sqrt(pllm)</span>
<span class="cm">	 * as 4 and OSCIN cycle as 25 MHz.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prediv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">locktime</span> <span class="o">=</span> <span class="p">((</span><span class="mi">2000</span> <span class="o">*</span> <span class="n">prediv</span><span class="p">)</span> <span class="o">/</span> <span class="mi">100</span><span class="p">);</span>
		<span class="n">prediv</span> <span class="o">=</span> <span class="p">(</span><span class="n">prediv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">PLLDIV_EN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">locktime</span> <span class="o">=</span> <span class="n">PLL_LOCK_TIME</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">postdiv</span><span class="p">)</span>
		<span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">PLLDIV_EN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mult</span><span class="p">)</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="n">mult</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Protect against simultaneous calls to PLL setting seqeunce */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>

	<span class="cm">/* Switch the PLL to bypass mode */</span>
	<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLLCTL_PLLENSRC</span> <span class="o">|</span> <span class="n">PLLCTL_PLLEN</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="n">PLL_BYPASS_TIME</span><span class="p">);</span>

	<span class="cm">/* Reset and enable PLL */</span>
	<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLLCTL_PLLRST</span> <span class="o">|</span> <span class="n">PLLCTL_PLLDIS</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PLL_HAS_PREDIV</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">prediv</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PREDIV</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mult</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PLL_HAS_POSTDIV</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">postdiv</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">POSTDIV</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="n">PLL_RESET_TIME</span><span class="p">);</span>

	<span class="cm">/* Bring PLL out of reset */</span>
	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">PLLCTL_PLLRST</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="n">locktime</span><span class="p">);</span>

	<span class="cm">/* Remove PLL from bypass mode */</span>
	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">PLLCTL_PLLEN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockfw_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">davinci_set_pllrate</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_set_refclk_rate() - Set the reference clock rate</span>
<span class="cm"> * @rate:	The new rate.</span>
<span class="cm"> *</span>
<span class="cm"> * Sets the reference clock rate to a given value. This will most likely</span>
<span class="cm"> * result in the entire clock tree getting updated.</span>
<span class="cm"> *</span>
<span class="cm"> * This is used to support boards which use a reference clock different</span>
<span class="cm"> * than that used by default in &lt;soc&gt;.c file. The reference clock rate</span>
<span class="cm"> * should be updated early in the boot process; ideally soon after the</span>
<span class="cm"> * clock tree has been initialized once with the default reference clock</span>
<span class="cm"> * rate (davinci_common_init()).</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, error otherwise.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">davinci_set_refclk_rate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">refclk</span><span class="p">;</span>

	<span class="n">refclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ref&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">refclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: failed to get reference clock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">refclk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">refclk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">refclk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">davinci_clk_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_lookup</span> <span class="o">*</span><span class="n">clocks</span><span class="p">)</span>
  <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_lookup</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">num_clocks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">clocks</span><span class="p">;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">;</span> <span class="n">c</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span> <span class="p">{</span>

			<span class="cm">/* Check if clock is a PLL */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">)</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span> <span class="o">=</span> <span class="n">clk_pllclk_recalc</span><span class="p">;</span>

			<span class="cm">/* Else, if it is a PLL-derived clock */</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PLL</span><span class="p">)</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span> <span class="o">=</span> <span class="n">clk_sysclk_recalc</span><span class="p">;</span>

			<span class="cm">/* Otherwise, it is a leaf clock (PSC clock) */</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span> <span class="o">=</span> <span class="n">clk_leafclk_recalc</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span><span class="p">)</span>
				<span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_ratio_mask</span> <span class="o">=</span> <span class="n">PLLDIV_RATIO_MASK</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">phys_base</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">phys_base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
				<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">lpsc</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CLK_PSC</span><span class="p">;</span>

		<span class="n">clk_register</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">num_clocks</span><span class="o">++</span><span class="p">;</span>

		<span class="cm">/* Turn on clocks that Linux doesn&#39;t otherwise manage */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ALWAYS_ENABLED</span><span class="p">)</span>
			<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">clocks</span><span class="p">,</span> <span class="n">num_clocks</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_DEBUG_FS</span>

<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>

<span class="cp">#define CLKNAME_MAX	10		</span><span class="cm">/* longest clock name */</span><span class="cp"></span>
<span class="cp">#define NEST_DELTA	2</span>
<span class="cp">#define NEST_MAX	4</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dump_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">nest</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span>		<span class="o">*</span><span class="n">state</span><span class="p">;</span>
	<span class="kt">char</span>		<span class="n">buf</span><span class="p">[</span><span class="n">CLKNAME_MAX</span> <span class="o">+</span> <span class="n">NEST_DELTA</span> <span class="o">*</span> <span class="n">NEST_MAX</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PLL</span><span class="p">)</span>
		<span class="n">state</span> <span class="o">=</span> <span class="s">&quot;pll&quot;</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_PSC</span><span class="p">)</span>
		<span class="n">state</span> <span class="o">=</span> <span class="s">&quot;psc&quot;</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">state</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">;</span>

	<span class="cm">/* &lt;nest spaces&gt; name &lt;pad to end&gt; */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="sc">&#39; &#39;</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">buf</span><span class="p">[</span><span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">strlen</span><span class="p">(</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">nest</span><span class="p">,</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
			<span class="n">min</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">nest</span><span class="p">)));</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;%s users=%2d %-3s %9ld Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">buf</span><span class="p">,</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">parent</span><span class="p">));</span>
	<span class="cm">/* REVISIT show device associations too */</span>

	<span class="cm">/* cost is now small, but not linear... */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">,</span> <span class="n">childnode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dump_clock</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">nest</span> <span class="o">+</span> <span class="n">NEST_DELTA</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_ck_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Show clock tree; We trust nonzero usecounts equate to PSC enables...</span>
<span class="cm">	 */</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
			<span class="n">dump_clock</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_ck_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">davinci_ck_show</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">davinci_ck_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">davinci_ck_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">davinci_clk_debugfs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;davinci_clocks&quot;</span><span class="p">,</span> <span class="n">S_IFREG</span> <span class="o">|</span> <span class="n">S_IRUGO</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">davinci_ck_operations</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">davinci_clk_debugfs_init</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_DEBUG_FS */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
