Warning (10268): Verilog HDL information at initiator_init_port_tb.sv(137): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv Line: 137
Warning (10268): Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv Line: 70
Warning (10268): Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv Line: 81
Warning (10268): Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 70
Warning (10268): Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv Line: 120
Warning (10268): Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv Line: 88
Warning (10268): Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv Line: 62
