sim_build/Vtop.cpp sim_build/Vtop.h sim_build/Vtop.mk sim_build/Vtop__ConstPool__0__Slow.cpp sim_build/Vtop__Dpi.cpp sim_build/Vtop__Dpi.h sim_build/Vtop__Syms.h sim_build/Vtop__Syms__Slow.cpp sim_build/Vtop__TraceDecls__0__Slow.cpp sim_build/Vtop__Trace__0.cpp sim_build/Vtop__Trace__0__Slow.cpp sim_build/Vtop___024root.h sim_build/Vtop___024root__0.cpp sim_build/Vtop___024root__0__Slow.cpp sim_build/Vtop___024root__Slow.cpp sim_build/Vtop__pch.h sim_build/Vtop__ver.d sim_build/Vtop_classes.mk  : /usr/local/bin/verilator_bin /home/kali/riscv/utype/tb/utype_cpu/../../src/alu.sv /home/kali/riscv/utype/tb/utype_cpu/../../src/control.sv /home/kali/riscv/utype/tb/utype_cpu/../../src/memoryInit.sv /home/kali/riscv/utype/tb/utype_cpu/../../src/regfile.sv /home/kali/riscv/utype/tb/utype_cpu/../../src/signext.sv /home/kali/riscv/utype/tb/utype_cpu/../../utype/utype.sv /usr/local/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv /usr/local/share/verilator/include/verilated_std_waiver.vlt 
