// Seed: 3019627071
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  always_comb @(1, posedge 1 & -1'b0 & id_1) begin : LABEL_0
    disable id_4;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd91,
    parameter id_5 = 32'd57
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_18
  );
  input wire _id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  logic [id_5  ==  id_3 : 1] id_21;
endmodule
