{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622444361166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622444361176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 14:59:20 2021 " "Processing started: Mon May 31 14:59:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622444361176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444361176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444361176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622444363202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622444363202 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/axis/rtl/sync_reset.v(44) " "Unrecognized synthesis attribute \"srl_style\" at lib/axis/rtl/sync_reset.v(44)" {  } { { "lib/axis/rtl/sync_reset.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/sync_reset.v" 44 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "lib/axis/rtl/sync_reset.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/sync_reset.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "lib/axis/rtl/priority_encoder.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/priority_encoder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/ll_axis_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/ll_axis_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ll_axis_bridge " "Found entity 1: ll_axis_bridge" {  } { { "lib/axis/rtl/ll_axis_bridge.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/ll_axis_bridge.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_tap " "Found entity 1: axis_tap" {  } { { "lib/axis/rtl/axis_tap.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_tap.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374164 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "axis_switch.v(305) " "Verilog HDL error at axis_switch.v(305): this block requires a name" {  } { { "lib/axis/rtl/axis_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_switch.v" 305 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1622444374184 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "axis_switch axis_switch.v(32) " "Ignored design unit \"axis_switch\" at axis_switch.v(32) due to previous errors" {  } { { "lib/axis/rtl/axis_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_switch.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1622444374185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_switch.v 0 0 " "Found 0 design units, including 0 entities, in source file lib/axis/rtl/axis_switch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_stat_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_stat_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_stat_counter " "Found entity 1: axis_stat_counter" {  } { { "lib/axis/rtl/axis_stat_counter.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_stat_counter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_srl_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_srl_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_register " "Found entity 1: axis_srl_register" {  } { { "lib/axis/rtl/axis_srl_register.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_srl_register.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_srl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_srl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_fifo " "Found entity 1: axis_srl_fifo" {  } { { "lib/axis/rtl/axis_srl_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_srl_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_register " "Found entity 1: axis_register" {  } { { "lib/axis/rtl/axis_register.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_register.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_rate_limit.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_rate_limit.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_rate_limit " "Found entity 1: axis_rate_limit" {  } { { "lib/axis/rtl/axis_rate_limit.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_rate_limit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374313 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "axis_ram_switch.v(485) " "Verilog HDL error at axis_ram_switch.v(485): this block requires a name" {  } { { "lib/axis/rtl/axis_ram_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ram_switch.v" 485 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1622444374336 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "axis_ram_switch.v(553) " "Verilog HDL error at axis_ram_switch.v(553): this block requires a name" {  } { { "lib/axis/rtl/axis_ram_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ram_switch.v" 553 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1622444374338 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "axis_ram_switch.v(810) " "Verilog HDL error at axis_ram_switch.v(810): this block requires a name" {  } { { "lib/axis/rtl/axis_ram_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ram_switch.v" 810 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1622444374339 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "axis_ram_switch.v(848) " "Verilog HDL error at axis_ram_switch.v(848): this block requires a name" {  } { { "lib/axis/rtl/axis_ram_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ram_switch.v" 848 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1622444374339 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "axis_ram_switch axis_ram_switch.v(32) " "Ignored design unit \"axis_ram_switch\" at axis_ram_switch.v(32) due to previous errors" {  } { { "lib/axis/rtl/axis_ram_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ram_switch.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1622444374339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_ram_switch.v 0 0 " "Found 0 design units, including 0 entities, in source file lib/axis/rtl/axis_ram_switch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_register " "Found entity 1: axis_pipeline_register" {  } { { "lib/axis/rtl/axis_pipeline_register.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_pipeline_register.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_mux " "Found entity 1: axis_mux" {  } { { "lib/axis/rtl/axis_mux.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_ll_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_ll_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ll_bridge " "Found entity 1: axis_ll_bridge" {  } { { "lib/axis/rtl/axis_ll_bridge.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_ll_bridge.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_frame_length_adjust_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_frame_length_adjust_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust_fifo " "Found entity 1: axis_frame_length_adjust_fifo" {  } { { "lib/axis/rtl/axis_frame_length_adjust_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_frame_length_adjust_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_frame_length_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_frame_length_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust " "Found entity 1: axis_frame_length_adjust" {  } { { "lib/axis/rtl/axis_frame_length_adjust.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_frame_length_adjust.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_frame_len.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_frame_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_len " "Found entity 1: axis_frame_len" {  } { { "lib/axis/rtl/axis_frame_len.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_frame_len.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_frame_join.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_frame_join.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_join " "Found entity 1: axis_frame_join" {  } { { "lib/axis/rtl/axis_frame_join.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_frame_join.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo_adapter " "Found entity 1: axis_fifo_adapter" {  } { { "lib/axis/rtl/axis_fifo_adapter.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_fifo_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "lib/axis/rtl/axis_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_demux " "Found entity 1: axis_demux" {  } { { "lib/axis/rtl/axis_demux.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_demux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_crosspoint.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_crosspoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_crosspoint " "Found entity 1: axis_crosspoint" {  } { { "lib/axis/rtl/axis_crosspoint.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_crosspoint.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_cobs_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_cobs_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_encode " "Found entity 1: axis_cobs_encode" {  } { { "lib/axis/rtl/axis_cobs_encode.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_cobs_encode.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_cobs_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_cobs_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_decode " "Found entity 1: axis_cobs_decode" {  } { { "lib/axis/rtl/axis_cobs_decode.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_cobs_decode.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_broadcast " "Found entity 1: axis_broadcast" {  } { { "lib/axis/rtl/axis_broadcast.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_broadcast.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374727 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(168) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(168)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 168 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374749 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(170) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(170)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 170 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(172) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(172)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 172 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(174) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(174)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 174 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(179) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(179)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(181) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(181)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(183) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(183)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(185) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(185)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(187) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(187)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 187 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(190) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(190)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(192) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(192)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(194) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(194)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(196) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(196)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 196 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(198) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(198)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(200) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(200)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 200 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(209) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(209)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 209 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374752 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT lib/axis/rtl/axis_async_fifo.v(211) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at lib/axis/rtl/axis_async_fifo.v(211)" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 211 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(300) " "Verilog HDL information at axis_async_fifo.v(300): always construct contains both blocking and non-blocking assignments" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 300 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622444374752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(462) " "Verilog HDL information at axis_async_fifo.v(462): always construct contains both blocking and non-blocking assignments" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 462 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622444374752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "lib/axis/rtl/axis_async_fifo.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_async_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_arb_mux " "Found entity 1: axis_arb_mux" {  } { { "lib/axis/rtl/axis_arb_mux.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_arb_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "lib/axis/rtl/axis_adapter.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/axis_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "lib/axis/rtl/arbiter.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/lib/axis/rtl/arbiter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "rtl/sync_signal.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/rtl/sync_signal.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "rtl/hex_display.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/rtl/hex_display.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "rtl/fpga_core.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/rtl/fpga_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "rtl/fpga.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/rtl/fpga.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "rtl/debounce_switch.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/rtl/debounce_switch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622444374985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444374985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/output_files/fpga.map.smsg " "Generated suppressed messages file C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/fpga/output_files/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444375080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622444375264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 31 14:59:35 2021 " "Processing ended: Mon May 31 14:59:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622444375264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622444375264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622444375264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622444375264 ""}
