/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : wf_top_cfg.h
//[Revision time]   : Wed Jan  4 12:39:21 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __WF_TOP_CFG_REGS_H__
#define __WF_TOP_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_TOP_CFG CR Definitions
//
//****************************************************************************

#define WF_TOP_CFG_BASE                                        0x80020000

#define WF_TOP_CFG_RESV_CID_ADDR                               (WF_TOP_CFG_BASE + 0x0) // 0000
#define WF_TOP_CFG_IP_VERSION_ADDR                             (WF_TOP_CFG_BASE + 0x10) // 0010
#define WF_TOP_CFG_FREQ_DET_CTL_ADDR                           (WF_TOP_CFG_BASE + 0x100) // 0100
#define WF_TOP_CFG_DBG_SEL_ADDR                                (WF_TOP_CFG_BASE + 0x608) // 0608
#define WF_TOP_CFG_DBG_STATUS_ADDR                             (WF_TOP_CFG_BASE + 0x60c) // 060C
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR                     (WF_TOP_CFG_BASE + 0x610) // 0610
#define WF_TOP_CFG_RESERVED_0_ADDR                             (WF_TOP_CFG_BASE + 0x700) // 0700
#define WF_TOP_CFG_RESERVED_1_ADDR                             (WF_TOP_CFG_BASE + 0x704) // 0704
#define WF_TOP_CFG_DBG_FLAG_0_ADDR                             (WF_TOP_CFG_BASE + 0x800) // 0800
#define WF_TOP_CFG_DBG_FLAG_1_ADDR                             (WF_TOP_CFG_BASE + 0x804) // 0804
#define WF_TOP_CFG_DBG_FLAG_2_ADDR                             (WF_TOP_CFG_BASE + 0x808) // 0808
#define WF_TOP_CFG_DBG_FLAG_3_ADDR                             (WF_TOP_CFG_BASE + 0x80C) // 080C
#define WF_TOP_CFG_DBG_FLAG_4_ADDR                             (WF_TOP_CFG_BASE + 0x810) // 0810
#define WF_TOP_CFG_DBG_FLAG_5_ADDR                             (WF_TOP_CFG_BASE + 0x814) // 0814
#define WF_TOP_CFG_DBG_FLAG_6_ADDR                             (WF_TOP_CFG_BASE + 0x818) // 0818
#define WF_TOP_CFG_DBG_FLAG_7_ADDR                             (WF_TOP_CFG_BASE + 0x81C) // 081C
#define WF_TOP_CFG_DBG_FLAG_8_ADDR                             (WF_TOP_CFG_BASE + 0x820) // 0820
#define WF_TOP_CFG_DBG_FLAG_9_ADDR                             (WF_TOP_CFG_BASE + 0x824) // 0824
#define WF_TOP_CFG_DBG_FLAG_10_ADDR                            (WF_TOP_CFG_BASE + 0x828) // 0828
#define WF_TOP_CFG_DBG_FLAG_11_ADDR                            (WF_TOP_CFG_BASE + 0x82C) // 082C
#define WF_TOP_CFG_DBG_FLAG_12_ADDR                            (WF_TOP_CFG_BASE + 0x830) // 0830
#define WF_TOP_CFG_DBG_FLAG_13_ADDR                            (WF_TOP_CFG_BASE + 0x834) // 0834
#define WF_TOP_CFG_DBG_FLAG_14_ADDR                            (WF_TOP_CFG_BASE + 0x838) // 0838
#define WF_TOP_CFG_DBG_FLAG_15_ADDR                            (WF_TOP_CFG_BASE + 0x83C) // 083C
#define WF_TOP_CFG_DBG_FLAG_16_ADDR                            (WF_TOP_CFG_BASE + 0x840) // 0840
#define WF_TOP_CFG_DBG_FLAG_17_ADDR                            (WF_TOP_CFG_BASE + 0x844) // 0844
#define WF_TOP_CFG_DBG_FLAG_18_ADDR                            (WF_TOP_CFG_BASE + 0x848) // 0848
#define WF_TOP_CFG_DBG_FLAG_19_ADDR                            (WF_TOP_CFG_BASE + 0x84C) // 084C
#define WF_TOP_CFG_DBG_FLAG_20_ADDR                            (WF_TOP_CFG_BASE + 0x850) // 0850
#define WF_TOP_CFG_DBG_FLAG_21_ADDR                            (WF_TOP_CFG_BASE + 0x854) // 0854
#define WF_TOP_CFG_DBG_FLAG_22_ADDR                            (WF_TOP_CFG_BASE + 0x858) // 0858
#define WF_TOP_CFG_DBG_FLAG_23_ADDR                            (WF_TOP_CFG_BASE + 0x85C) // 085C
#define WF_TOP_CFG_DBG_FLAG_24_ADDR                            (WF_TOP_CFG_BASE + 0x860) // 0860
#define WF_TOP_CFG_DBG_FLAG_25_ADDR                            (WF_TOP_CFG_BASE + 0x864) // 0864
#define WF_TOP_CFG_DBG_FLAG_26_ADDR                            (WF_TOP_CFG_BASE + 0x868) // 0868
#define WF_TOP_CFG_DBG_FLAG_27_ADDR                            (WF_TOP_CFG_BASE + 0x86C) // 086C
#define WF_TOP_CFG_DBG_FLAG_28_ADDR                            (WF_TOP_CFG_BASE + 0x870) // 0870
#define WF_TOP_CFG_DBG_FLAG_29_ADDR                            (WF_TOP_CFG_BASE + 0x874) // 0874
#define WF_TOP_CFG_DBG_FLAG_30_ADDR                            (WF_TOP_CFG_BASE + 0x878) // 0878
#define WF_TOP_CFG_DBG_FLAG_31_ADDR                            (WF_TOP_CFG_BASE + 0x87C) // 087C
#define WF_TOP_CFG_GALS_BUS_CTL_ADDR                           (WF_TOP_CFG_BASE + 0x900) // 0900
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR                      (WF_TOP_CFG_BASE + 0x904) // 0904
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_ADDR                      (WF_TOP_CFG_BASE + 0x908) // 0908
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_ADDR                      (WF_TOP_CFG_BASE + 0x90C) // 090C
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR                   (WF_TOP_CFG_BASE + 0x950) // 0950
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR                   (WF_TOP_CFG_BASE + 0x954) // 0954
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR                 (WF_TOP_CFG_BASE + 0x958) // 0958
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR                 (WF_TOP_CFG_BASE + 0x95C) // 095C
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR                      (WF_TOP_CFG_BASE + 0x960) // 0960
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR                      (WF_TOP_CFG_BASE + 0x964) // 0964
#define WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR                        (WF_TOP_CFG_BASE + 0x968) // 0968
#define WF_TOP_CFG_WF2AP_GALS_DBG_ADDR                         (WF_TOP_CFG_BASE + 0x96C) // 096C
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR                 (WF_TOP_CFG_BASE + 0x970) // 0970
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_ADDR                 (WF_TOP_CFG_BASE + 0x974) // 0974
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR               (WF_TOP_CFG_BASE + 0x978) // 0978
#define WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR                         (WF_TOP_CFG_BASE + 0x97C) // 097C
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR              (WF_TOP_CFG_BASE + 0x980) // 0980
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR              (WF_TOP_CFG_BASE + 0x984) // 0984
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_ADDR              (WF_TOP_CFG_BASE + 0x988) // 0988
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_ADDR              (WF_TOP_CFG_BASE + 0x98C) // 098C
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_ADDR              (WF_TOP_CFG_BASE + 0x990) // 0990
#define WF_TOP_CFG_APB_DECODER_CTL_0_ADDR                      (WF_TOP_CFG_BASE + 0xF00) // 0F00
#define WF_TOP_CFG_APB_DECODER_STAT_0_ADDR                     (WF_TOP_CFG_BASE + 0xF04) // 0F04




/* =====================================================================================

  ---RESV_CID (0x80020000 + 0x0)---

    RESERVED0[27..0]             - (RO) Reserved bits
    RESV_CID[31..28]             - (RO) RESV_CID

 =====================================================================================*/
#define WF_TOP_CFG_RESV_CID_RESV_CID_ADDR                      WF_TOP_CFG_RESV_CID_ADDR
#define WF_TOP_CFG_RESV_CID_RESV_CID_MASK                      0xF0000000                // RESV_CID[31..28]
#define WF_TOP_CFG_RESV_CID_RESV_CID_SHFT                      28

/* =====================================================================================

  ---IP_VERSION (0x80020000 + 0x10)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_ADDR                  WF_TOP_CFG_IP_VERSION_ADDR
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_MASK                  0xFFFFFFFF                // IP_VERSION[31..0]
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_SHFT                  0

/* =====================================================================================

  ---FREQ_DET_CTL (0x80020000 + 0x100)---

    DET_CAL_COUNTER[15..0]       - (RO) calculation cycle count  by calculation clock
    DET_VLD[16]                  - (RO) calculation clock detection done indicator
                                     1'h0 = detection is not completed
                                     1'h1 = detection is completed
    RESERVED17[19..17]           - (RO) Reserved bits
    DET_CNT_CYCLE[22..20]        - (RW) reference cycle count  by 32KHz, count range = 1 ~ 6
    DET_EN[23]                   - (RW) detection enable
                                     1'h0: disable
                                     1'h1: enable
    CAL_CKEN[24]                 - (RW) No loading, No use
    CAL_CKSEL[26..25]            - (RW) No loading, No use
    WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27] - (RW) clock gating of freq meter target clock
    WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28] - (RW) To select freq meter target clock:
                                     2'b00: hclk_ck
                                     2'b01: osc_ck
                                     2'b10: mcu_cal_ck
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_MASK 0x30000000                // WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT 28
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_MASK 0x08000000                // WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_SHFT 27
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_ADDR                 WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_MASK                 0x06000000                // CAL_CKSEL[26..25]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_SHFT                 25
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_ADDR                  WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_MASK                  0x01000000                // CAL_CKEN[24]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_SHFT                  24
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_ADDR                    WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_MASK                    0x00800000                // DET_EN[23]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_SHFT                    23
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_ADDR             WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_MASK             0x00700000                // DET_CNT_CYCLE[22..20]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_SHFT             20
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_ADDR                   WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_MASK                   0x00010000                // DET_VLD[16]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_SHFT                   16
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_ADDR           WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_MASK           0x0000FFFF                // DET_CAL_COUNTER[15..0]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_SHFT           0

/* =====================================================================================

  ---DBG_SEL (0x80020000 + 0x608)---

    DBG_SEL[1..0]                - (RW) debug flag select signal of wf_top_cfg
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_ADDR                        WF_TOP_CFG_DBG_SEL_ADDR
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_MASK                        0x00000003                // DBG_SEL[1..0]
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_SHFT                        0

/* =====================================================================================

  ---DBG_STATUS (0x80020000 + 0x60c)---

    WF_TOP_CFG_DBG[15..0]        - (RO) debug flag signal of wf_top_cfg_on (only wf_top_cfg's debug flag mux out)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_ADDR              WF_TOP_CFG_DBG_STATUS_ADDR
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_MASK              0x0000FFFF                // WF_TOP_CFG_DBG[15..0]
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_SHFT              0

/* =====================================================================================

  ---SDIO_BUSY_MASK_DCM (0x80020000 + 0x610)---

    CR_WF_SDIO_WRAP_BUSY_MASK_DCM[0] - (RW)  xxx 
    CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_ADDR WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_MASK 0x00000002                // CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED[1]
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_SHFT 1
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_ADDR WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_MASK 0x00000001                // CR_WF_SDIO_WRAP_BUSY_MASK_DCM[0]
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_SHFT 0

/* =====================================================================================

  ---RESERVED_0 (0x80020000 + 0x700)---

    RESERVED_0[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_ADDR                  WF_TOP_CFG_RESERVED_0_ADDR
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_MASK                  0xFFFFFFFF                // RESERVED_0[31..0]
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_SHFT                  0

/* =====================================================================================

  ---RESERVED_1 (0x80020000 + 0x704)---

    RESERVED_1[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_ADDR                  WF_TOP_CFG_RESERVED_1_ADDR
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_MASK                  0xFFFFFFFF                // RESERVED_1[31..0]
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_0 (0x80020000 + 0x800)---

    DBG_FLAG_0[31..0]            - (RO) DBG_FLAG_0

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_ADDR                  WF_TOP_CFG_DBG_FLAG_0_ADDR
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_MASK                  0xFFFFFFFF                // DBG_FLAG_0[31..0]
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_1 (0x80020000 + 0x804)---

    DBG_FLAG_1[31..0]            - (RO) DBG_FLAG_1

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_ADDR                  WF_TOP_CFG_DBG_FLAG_1_ADDR
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_MASK                  0xFFFFFFFF                // DBG_FLAG_1[31..0]
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_2 (0x80020000 + 0x808)---

    DBG_FLAG_2[31..0]            - (RO) DBG_FLAG_2

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_ADDR                  WF_TOP_CFG_DBG_FLAG_2_ADDR
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_MASK                  0xFFFFFFFF                // DBG_FLAG_2[31..0]
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_3 (0x80020000 + 0x80C)---

    DBG_FLAG_3[31..0]            - (RO) DBG_FLAG_3

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_ADDR                  WF_TOP_CFG_DBG_FLAG_3_ADDR
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_MASK                  0xFFFFFFFF                // DBG_FLAG_3[31..0]
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_4 (0x80020000 + 0x810)---

    DBG_FLAG_4[31..0]            - (RO) DBG_FLAG_4

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_ADDR                  WF_TOP_CFG_DBG_FLAG_4_ADDR
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_MASK                  0xFFFFFFFF                // DBG_FLAG_4[31..0]
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_5 (0x80020000 + 0x814)---

    DBG_FLAG_5[31..0]            - (RO) DBG_FLAG_5

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_ADDR                  WF_TOP_CFG_DBG_FLAG_5_ADDR
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_MASK                  0xFFFFFFFF                // DBG_FLAG_5[31..0]
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_6 (0x80020000 + 0x818)---

    DBG_FLAG_6[31..0]            - (RO) DBG_FLAG_6

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_ADDR                  WF_TOP_CFG_DBG_FLAG_6_ADDR
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_MASK                  0xFFFFFFFF                // DBG_FLAG_6[31..0]
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_7 (0x80020000 + 0x81C)---

    DBG_FLAG_7[31..0]            - (RO) DBG_FLAG_7

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_ADDR                  WF_TOP_CFG_DBG_FLAG_7_ADDR
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_MASK                  0xFFFFFFFF                // DBG_FLAG_7[31..0]
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_8 (0x80020000 + 0x820)---

    DBG_FLAG_8[31..0]            - (RO) DBG_FLAG_8

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_ADDR                  WF_TOP_CFG_DBG_FLAG_8_ADDR
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_MASK                  0xFFFFFFFF                // DBG_FLAG_8[31..0]
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_9 (0x80020000 + 0x824)---

    DBG_FLAG_9[31..0]            - (RO) DBG_FLAG_9

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_ADDR                  WF_TOP_CFG_DBG_FLAG_9_ADDR
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_MASK                  0xFFFFFFFF                // DBG_FLAG_9[31..0]
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_SHFT                  0

/* =====================================================================================

  ---DBG_FLAG_10 (0x80020000 + 0x828)---

    DBG_FLAG_10[31..0]           - (RO) DBG_FLAG_10

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_ADDR                WF_TOP_CFG_DBG_FLAG_10_ADDR
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_MASK                0xFFFFFFFF                // DBG_FLAG_10[31..0]
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_11 (0x80020000 + 0x82C)---

    DBG_FLAG_11[31..0]           - (RO) DBG_FLAG_11

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_ADDR                WF_TOP_CFG_DBG_FLAG_11_ADDR
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_MASK                0xFFFFFFFF                // DBG_FLAG_11[31..0]
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_12 (0x80020000 + 0x830)---

    DBG_FLAG_12[31..0]           - (RO) DBG_FLAG_12

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_ADDR                WF_TOP_CFG_DBG_FLAG_12_ADDR
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_MASK                0xFFFFFFFF                // DBG_FLAG_12[31..0]
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_13 (0x80020000 + 0x834)---

    DBG_FLAG_13[31..0]           - (RO) DBG_FLAG_13

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_ADDR                WF_TOP_CFG_DBG_FLAG_13_ADDR
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_MASK                0xFFFFFFFF                // DBG_FLAG_13[31..0]
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_14 (0x80020000 + 0x838)---

    DBG_FLAG_14[31..0]           - (RO) DBG_FLAG_14

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_ADDR                WF_TOP_CFG_DBG_FLAG_14_ADDR
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_MASK                0xFFFFFFFF                // DBG_FLAG_14[31..0]
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_15 (0x80020000 + 0x83C)---

    DBG_FLAG_15[31..0]           - (RO) DBG_FLAG_15

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_ADDR                WF_TOP_CFG_DBG_FLAG_15_ADDR
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_MASK                0xFFFFFFFF                // DBG_FLAG_15[31..0]
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_16 (0x80020000 + 0x840)---

    DBG_FLAG_16[31..0]           - (RO) DBG_FLAG_16

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_ADDR                WF_TOP_CFG_DBG_FLAG_16_ADDR
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_MASK                0xFFFFFFFF                // DBG_FLAG_16[31..0]
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_17 (0x80020000 + 0x844)---

    DBG_FLAG_17[31..0]           - (RO) DBG_FLAG_17

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_ADDR                WF_TOP_CFG_DBG_FLAG_17_ADDR
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_MASK                0xFFFFFFFF                // DBG_FLAG_17[31..0]
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_18 (0x80020000 + 0x848)---

    DBG_FLAG_18[31..0]           - (RO) DBG_FLAG_18

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_ADDR                WF_TOP_CFG_DBG_FLAG_18_ADDR
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_MASK                0xFFFFFFFF                // DBG_FLAG_18[31..0]
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_19 (0x80020000 + 0x84C)---

    DBG_FLAG_19[31..0]           - (RO) DBG_FLAG_19

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_ADDR                WF_TOP_CFG_DBG_FLAG_19_ADDR
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_MASK                0xFFFFFFFF                // DBG_FLAG_19[31..0]
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_20 (0x80020000 + 0x850)---

    DBG_FLAG_20[31..0]           - (RO) DBG_FLAG_20

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_ADDR                WF_TOP_CFG_DBG_FLAG_20_ADDR
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_MASK                0xFFFFFFFF                // DBG_FLAG_20[31..0]
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_21 (0x80020000 + 0x854)---

    DBG_FLAG_21[31..0]           - (RO) DBG_FLAG_21

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_ADDR                WF_TOP_CFG_DBG_FLAG_21_ADDR
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_MASK                0xFFFFFFFF                // DBG_FLAG_21[31..0]
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_22 (0x80020000 + 0x858)---

    DBG_FLAG_22[31..0]           - (RO) DBG_FLAG_22

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_ADDR                WF_TOP_CFG_DBG_FLAG_22_ADDR
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_MASK                0xFFFFFFFF                // DBG_FLAG_22[31..0]
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_23 (0x80020000 + 0x85C)---

    DBG_FLAG_23[31..0]           - (RO) DBG_FLAG_23

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_ADDR                WF_TOP_CFG_DBG_FLAG_23_ADDR
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_MASK                0xFFFFFFFF                // DBG_FLAG_23[31..0]
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_24 (0x80020000 + 0x860)---

    DBG_FLAG_24[31..0]           - (RO) DBG_FLAG_24

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_ADDR                WF_TOP_CFG_DBG_FLAG_24_ADDR
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_MASK                0xFFFFFFFF                // DBG_FLAG_24[31..0]
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_25 (0x80020000 + 0x864)---

    DBG_FLAG_25[31..0]           - (RO) DBG_FLAG_25

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_ADDR                WF_TOP_CFG_DBG_FLAG_25_ADDR
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_MASK                0xFFFFFFFF                // DBG_FLAG_25[31..0]
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_26 (0x80020000 + 0x868)---

    DBG_FLAG_26[31..0]           - (RO) DBG_FLAG_26

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_ADDR                WF_TOP_CFG_DBG_FLAG_26_ADDR
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_MASK                0xFFFFFFFF                // DBG_FLAG_26[31..0]
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_27 (0x80020000 + 0x86C)---

    DBG_FLAG_27[31..0]           - (RO) DBG_FLAG_27

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_ADDR                WF_TOP_CFG_DBG_FLAG_27_ADDR
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_MASK                0xFFFFFFFF                // DBG_FLAG_27[31..0]
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_28 (0x80020000 + 0x870)---

    DBG_FLAG_28[31..0]           - (RO) DBG_FLAG_28

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_ADDR                WF_TOP_CFG_DBG_FLAG_28_ADDR
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_MASK                0xFFFFFFFF                // DBG_FLAG_28[31..0]
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_29 (0x80020000 + 0x874)---

    DBG_FLAG_29[31..0]           - (RO) DBG_FLAG_29

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_ADDR                WF_TOP_CFG_DBG_FLAG_29_ADDR
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_MASK                0xFFFFFFFF                // DBG_FLAG_29[31..0]
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_30 (0x80020000 + 0x878)---

    DBG_FLAG_30[31..0]           - (RO) DBG_FLAG_30

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_ADDR                WF_TOP_CFG_DBG_FLAG_30_ADDR
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_MASK                0xFFFFFFFF                // DBG_FLAG_30[31..0]
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_SHFT                0

/* =====================================================================================

  ---DBG_FLAG_31 (0x80020000 + 0x87C)---

    DBG_FLAG_31[31..0]           - (RO) DBG_FLAG_31

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_ADDR                WF_TOP_CFG_DBG_FLAG_31_ADDR
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_MASK                0xFFFFFFFF                // DBG_FLAG_31[31..0]
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_SHFT                0

/* =====================================================================================

  ---GALS_BUS_CTL (0x80020000 + 0x900)---

    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9] - (RW)  xxx 
    RESERVED10[27..10]           - (RO) Reserved bits
    WFDMA2AP_GALS_ADDR_35TO32[31..28] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_MASK 0xF0000000                // WFDMA2AP_GALS_ADDR_35TO32[31..28]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_SHFT 28
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_MASK 0x00000200                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_SHFT 9
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_MASK 0x00000180                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_SHFT 7
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_MASK 0x00000060                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_SHFT 5
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_MASK 0x00000010                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_SHFT 4
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_MASK 0x0000000C                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_SHFT 2
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_MASK 0x00000003                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_SHFT 0

/* =====================================================================================

  ---GALS_BUS_CTL_RO_0 (0x80020000 + 0x904)---

    RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0] - (RO)  xxx 
    RESERVED1[8..1]              - (RO) Reserved bits
    RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[9] - (RO)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_MASK 0x00000200                // RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[9]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_SHFT 9
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_MASK 0x00000001                // RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_SHFT 0

/* =====================================================================================

  ---GALS_BUS_CTL_RO_1 (0x80020000 + 0x908)---

    RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_1_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_MASK 0xFFFFFFFF                // RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_SHFT 0

/* =====================================================================================

  ---GALS_BUS_CTL_RO_2 (0x80020000 + 0x90C)---

    RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_2_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_MASK 0xFFFFFFFF                // RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_SHFT 0

/* =====================================================================================

  ---WFDMA2AP_BIST_CTRL_0 (0x80020000 + 0x950)---

    CR_WFDMA2AP_TX_BIST_EN[0]    - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WFDMA2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000                // CR_WFDMA2AP_TX_BIST_ARBURST_EN[31..30]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_SHFT 30
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000                // CR_WFDMA2AP_TX_BIST_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_SHFT 28
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000                // CR_WFDMA2AP_TX_BIST_ARADDR_EN[27..26]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_SHFT 26
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_MASK 0x03000000                // CR_WFDMA2AP_TX_BIST_ARLEN_EN[25..24]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_SHFT 24
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_MASK 0x00C00000                // CR_WFDMA2AP_TX_BIST_ARID_EN[23..22]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_SHFT 22
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_MASK 0x00300000                // CR_WFDMA2AP_TX_BIST_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_SHFT 20
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000                // CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_MASK 0x00030000                // CR_WFDMA2AP_TX_BIST_AWUSER_EN[17..16]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_SHFT 16
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000                // CR_WFDMA2AP_TX_BIST_AWPROT_EN[15..14]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_SHFT 14
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000                // CR_WFDMA2AP_TX_BIST_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_SHFT 12
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00                // CR_WFDMA2AP_TX_BIST_AWBURST_EN[11..10]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_SHFT 10
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300                // CR_WFDMA2AP_TX_BIST_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_SHFT 8
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0                // CR_WFDMA2AP_TX_BIST_AWADDR_EN[7..6]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_SHFT 6
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_MASK 0x00000030                // CR_WFDMA2AP_TX_BIST_AWLEN_EN[5..4]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_SHFT 4
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_MASK 0x0000000C                // CR_WFDMA2AP_TX_BIST_AWID_EN[3..2]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_SHFT 2
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_MASK 0x00000001                // CR_WFDMA2AP_TX_BIST_EN[0]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---WFDMA2AP_BIST_CTRL_1 (0x80020000 + 0x954)---

    CR_WFDMA2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WFDMA2AP_BIST_FAIL[20]       - (RO)  xxx 
    WFDMA2AP_BIST_DONE[21]       - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_MASK 0x00200000                // WFDMA2AP_BIST_DONE[21]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_SHFT 21
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_MASK 0x00100000                // WFDMA2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_SHFT 20
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_MASK 0x000C0000                // CR_WFDMA2AP_TX_BIST_RRESP_EN[19..18]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_SHFT 18
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_MASK 0x00030000                // CR_WFDMA2AP_TX_BIST_RDATA_EN[17..16]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_SHFT 16
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_MASK 0x0000C000                // CR_WFDMA2AP_TX_BIST_BRESP_EN[15..14]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_SHFT 14
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_MASK 0x00003000                // CR_WFDMA2AP_TX_BIST_WSTRB_EN[13..12]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_SHFT 12
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_MASK 0x00000C00                // CR_WFDMA2AP_TX_BIST_WDATA_EN[11..10]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_SHFT 10
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300                // CR_WFDMA2AP_TX_BIST_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_SHFT 8
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0                // CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_MASK 0x00000030                // CR_WFDMA2AP_TX_BIST_ARUSER_EN[5..4]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_SHFT 4
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_MASK 0x0000000C                // CR_WFDMA2AP_TX_BIST_ARPROT_EN[3..2]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_SHFT 2
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003                // CR_WFDMA2AP_TX_BIST_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_SHFT 0

/* =====================================================================================

  ---WFDMA1_2AP_BIST_CTRL_0 (0x80020000 + 0x958)---

    CR_WFDMA1_2AP_TX_BIST_EN[0]  - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WFDMA1_2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000                // CR_WFDMA1_2AP_TX_BIST_ARBURST_EN[31..30]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_SHFT 30
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000                // CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_SHFT 28
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000                // CR_WFDMA1_2AP_TX_BIST_ARADDR_EN[27..26]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_SHFT 26
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_MASK 0x03000000                // CR_WFDMA1_2AP_TX_BIST_ARLEN_EN[25..24]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_SHFT 24
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_MASK 0x00C00000                // CR_WFDMA1_2AP_TX_BIST_ARID_EN[23..22]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_SHFT 22
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_MASK 0x00300000                // CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_SHFT 20
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000                // CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_MASK 0x00030000                // CR_WFDMA1_2AP_TX_BIST_AWUSER_EN[17..16]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_SHFT 16
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000                // CR_WFDMA1_2AP_TX_BIST_AWPROT_EN[15..14]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_SHFT 14
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000                // CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_SHFT 12
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00                // CR_WFDMA1_2AP_TX_BIST_AWBURST_EN[11..10]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_SHFT 10
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300                // CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_SHFT 8
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0                // CR_WFDMA1_2AP_TX_BIST_AWADDR_EN[7..6]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_SHFT 6
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_MASK 0x00000030                // CR_WFDMA1_2AP_TX_BIST_AWLEN_EN[5..4]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_SHFT 4
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_MASK 0x0000000C                // CR_WFDMA1_2AP_TX_BIST_AWID_EN[3..2]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_SHFT 2
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_MASK 0x00000001                // CR_WFDMA1_2AP_TX_BIST_EN[0]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---WFDMA1_2AP_BIST_CTRL_1 (0x80020000 + 0x95C)---

    CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WFDMA1_2AP_BIST_FAIL[20]     - (RO)  xxx 
    WFDMA1_2AP_BIST_DONE[21]     - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_MASK 0x00200000                // WFDMA1_2AP_BIST_DONE[21]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_SHFT 21
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_MASK 0x00100000                // WFDMA1_2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_SHFT 20
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_MASK 0x000C0000                // CR_WFDMA1_2AP_TX_BIST_RRESP_EN[19..18]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_SHFT 18
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_MASK 0x00030000                // CR_WFDMA1_2AP_TX_BIST_RDATA_EN[17..16]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_SHFT 16
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_MASK 0x0000C000                // CR_WFDMA1_2AP_TX_BIST_BRESP_EN[15..14]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_SHFT 14
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_MASK 0x00003000                // CR_WFDMA1_2AP_TX_BIST_WSTRB_EN[13..12]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_SHFT 12
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_MASK 0x00000C00                // CR_WFDMA1_2AP_TX_BIST_WDATA_EN[11..10]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_SHFT 10
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300                // CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_SHFT 8
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0                // CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_MASK 0x00000030                // CR_WFDMA1_2AP_TX_BIST_ARUSER_EN[5..4]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_SHFT 4
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_MASK 0x0000000C                // CR_WFDMA1_2AP_TX_BIST_ARPROT_EN[3..2]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_SHFT 2
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003                // CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_SHFT 0

/* =====================================================================================

  ---WF2AP_BIST_CTRL_0 (0x80020000 + 0x960)---

    CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN[0] - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN[23..22] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_MASK 0xC0000000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN[31..30]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_SHFT 30
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_MASK 0x30000000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_SHFT 28
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_MASK 0x0C000000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN[27..26]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_SHFT 26
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_MASK 0x03000000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN[25..24]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_SHFT 24
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_MASK 0x00C00000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN[23..22]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_SHFT 22
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_MASK 0x00300000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_SHFT 20
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_MASK 0x000C0000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_SHFT 18
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_MASK 0x00030000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN[17..16]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_SHFT 16
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_MASK 0x0000C000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN[15..14]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_SHFT 14
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_MASK 0x00003000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_SHFT 12
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_MASK 0x00000C00                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN[11..10]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_SHFT 10
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_MASK 0x00000300                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_SHFT 8
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_MASK 0x000000C0                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN[7..6]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_SHFT 6
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_MASK 0x00000030                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN[5..4]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_SHFT 4
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_MASK 0x0000000C                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN[3..2]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_SHFT 2
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_MASK 0x00000001                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN[0]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_SHFT 0

/* =====================================================================================

  ---WF2AP_BIST_CTRL_1 (0x80020000 + 0x964)---

    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN[11..10] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN[15..14] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN[17..16] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN[19..18] - (RW)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL[20] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE[21] - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_MASK 0x00200000                // RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE[21]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_SHFT 21
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_MASK 0x00100000                // RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_SHFT 20
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_MASK 0x000C0000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN[19..18]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_SHFT 18
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_MASK 0x00030000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN[17..16]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_SHFT 16
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_MASK 0x0000C000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN[15..14]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_SHFT 14
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_MASK 0x00003000                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN[13..12]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_SHFT 12
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_MASK 0x00000C00                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN[11..10]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_SHFT 10
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_MASK 0x00000300                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_SHFT 8
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_MASK 0x000000C0                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_SHFT 6
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_MASK 0x00000030                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN[5..4]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_SHFT 4
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_MASK 0x0000000C                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN[3..2]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_SHFT 2
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_MASK 0x00000003                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_SHFT 0

/* =====================================================================================

  ---WF2AP_GALS_CTRL (0x80020000 + 0x968)---

    CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE[1..0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL[4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_MASK 0x00000180                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_SHFT 7
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_MASK 0x00000060                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_SHFT 5
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_MASK 0x00000010                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL[4]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_SHFT 4
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_MASK 0x0000000C                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_SHFT 2
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_MASK 0x00000003                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_SHFT 0

/* =====================================================================================

  ---WF2AP_GALS_DBG (0x80020000 + 0x96C)---

    RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_WF2AP_GALS_DBG_ADDR
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_MASK 0xFFFFFFFF                // RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS2AP_SLPPROT_0 (0x80020000 + 0x970)---

    CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN[0] - (RW)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID[10..1] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN[14..11] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD[15] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR[16] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT[17] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC[18] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE[19] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED[20] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE[21] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1[25..22] - (RO)  xxx 
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_MASK 0x03C00000                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1[25..22]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_SHFT 22
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_MASK 0x00200000                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE[21]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_SHFT 21
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_MASK 0x00100000                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED[20]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_SHFT 20
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_MASK 0x00080000                // RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE[19]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_SHFT 19
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_MASK 0x00040000                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC[18]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_SHFT 18
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_MASK 0x00020000                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT[17]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_SHFT 17
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_MASK 0x00010000                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR[16]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_SHFT 16
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_MASK 0x00008000                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD[15]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_SHFT 15
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_MASK 0x00007800                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN[14..11]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_SHFT 11
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_MASK 0x000007FE                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID[10..1]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_SHFT 1
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_MASK 0x00000001                // CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN[0]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS2AP_SLPPROT_1 (0x80020000 + 0x974)---

    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_MASK 0xFFFFFFFF                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0[31..0]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS2AP_FREQ_BRIDGE (0x80020000 + 0x978)---

    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE[1..0] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE[3..2] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL[4] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_MASK 0x00000180                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_SHFT 7
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_MASK 0x00000060                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_SHFT 5
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_MASK 0x00000010                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL[4]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_SHFT 4
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_MASK 0x0000000C                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_SHFT 2
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_MASK 0x00000003                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_SHFT 0

/* =====================================================================================

  ---WF2AP_ARB_CTRL (0x80020000 + 0x97C)---

    CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN[0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON[1] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE[2] - (RW)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE[3] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED[4] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY[5] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY[6] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG[7] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ[8] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ[9] - (RO)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_MASK 0x00000200                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ[9]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_SHFT 9
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_MASK 0x00000100                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ[8]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_SHFT 8
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_MASK 0x00000080                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG[7]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_SHFT 7
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_MASK 0x00000040                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY[6]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_SHFT 6
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_MASK 0x00000020                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY[5]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_SHFT 5
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_MASK 0x00000010                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED[4]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_SHFT 4
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_MASK 0x00000008                // RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE[3]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_SHFT 3
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_MASK 0x00000004                // CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE[2]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_SHFT 2
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_MASK 0x00000002                // CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON[1]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_SHFT 1
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_MASK 0x00000001                // CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN[0]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_SHFT 0

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_0 (0x80020000 + 0x980)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_CLEAR[20] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[21] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[22] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[23] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE[25..24] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE[27..26] - (RW)  xxx 
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_MASK 0x0C000000                // CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE[27..26]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_SHFT 26
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_MASK 0x03000000                // CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE[25..24]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_SHFT 24
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MASK 0x00800000                // CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[23]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_SHFT 23
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_MASK 0x00400000                // CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[22]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_SHFT 22
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_MASK 0x00200000                // CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[21]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_SHFT 21
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_MASK 0x00100000                // CR_WF2AP_BUS_ACCESS_DETECT_CLEAR[20]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_SHFT 20
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_MASK 0x000FFFFF                // CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_SHFT 0

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_1 (0x80020000 + 0x984)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0] - (RW)  xxx 
    RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT[20] - (RO)  xxx 
    RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG[21] - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_MASK 0x00200000                // RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG[21]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_SHFT 21
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_MASK 0x00100000                // RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT[20]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_SHFT 20
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_MASK 0x000FFFFF                // CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_SHFT 0

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_2 (0x80020000 + 0x988)---

    RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_MASK 0xFFFFFFFF                // RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0[31..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_SHFT 0

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_3 (0x80020000 + 0x98C)---

    RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1[3..0] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_MASK 0x0000000F                // RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1[3..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_SHFT 0

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_4 (0x80020000 + 0x990)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL[7..0] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_MASK 0x000000FF                // CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL[7..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_SHFT 0

/* =====================================================================================

  ---APB_DECODER_CTL_0 (0x80020000 + 0xF00)---

    cr_apb_decoder_way_en[15..0] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_ADDR WF_TOP_CFG_APB_DECODER_CTL_0_ADDR
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_MASK 0x0000FFFF                // cr_apb_decoder_way_en[15..0]
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_SHFT 0

/* =====================================================================================

  ---APB_DECODER_STAT_0 (0x80020000 + 0xF04)---

    ro_apb_decoder_err_paddr[15..0] - (RO)  xxx 
    ro_apb_decoder_ctrl_update[16] - (RO)  xxx 
    ro_apb_decoder_dec_err[17]   - (RO)  xxx 
    ro_apb_decoder_err_psecure_b[18] - (RO)  xxx 
    ro_apb_decoder_err_pwrite[19] - (RO)  xxx 
    ro_apb_decoder_idle[20]      - (RO)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_MASK 0x00100000                // ro_apb_decoder_idle[20]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_SHFT 20
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_MASK 0x00080000                // ro_apb_decoder_err_pwrite[19]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_SHFT 19
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_MASK 0x00040000                // ro_apb_decoder_err_psecure_b[18]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_SHFT 18
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_MASK 0x00020000                // ro_apb_decoder_dec_err[17]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_SHFT 17
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_MASK 0x00010000                // ro_apb_decoder_ctrl_update[16]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_SHFT 16
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_MASK 0x0000FFFF                // ro_apb_decoder_err_paddr[15..0]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_TOP_CFG_REGS_H__
