/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] & celloutsig_1_0z[3]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z & celloutsig_1_0z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[1] & celloutsig_1_15z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[0] & in_data[90]);
  assign celloutsig_0_32z = celloutsig_0_25z | celloutsig_0_9z;
  assign celloutsig_1_4z = celloutsig_1_0z[1] | celloutsig_1_2z;
  assign celloutsig_1_5z = in_data[132] | celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_2z | celloutsig_1_8z[6];
  assign celloutsig_0_8z = in_data[78] | in_data[40];
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_13z;
  assign celloutsig_0_1z = in_data[0] | in_data[51];
  assign celloutsig_0_13z = celloutsig_0_2z[1] | celloutsig_0_1z;
  assign celloutsig_0_25z = celloutsig_0_15z[4] | celloutsig_0_24z[2];
  assign celloutsig_1_2z = ~(celloutsig_1_0z[1] ^ celloutsig_1_0z[5]);
  assign celloutsig_0_11z = ~(in_data[57] ^ celloutsig_0_13z);
  assign celloutsig_0_2z = in_data[21:17] / { 1'h1, celloutsig_0_0z[10:7] };
  assign celloutsig_0_16z = { in_data[29:23], celloutsig_0_14z } == { in_data[57:53], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_6z = celloutsig_1_3z[3:1] <= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[3:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } <= { in_data[177:171], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[37:30] <= in_data[41:34];
  assign celloutsig_1_3z = { in_data[109:106], celloutsig_1_2z } * { in_data[169:166], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z } * in_data[120:106];
  assign celloutsig_1_11z = celloutsig_1_3z * { celloutsig_1_3z[3:0], celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_2z ? { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z } : celloutsig_1_3z[2:0];
  assign celloutsig_0_15z = celloutsig_0_8z ? { celloutsig_0_5z[3:1], celloutsig_0_9z, celloutsig_0_10z } : { celloutsig_0_12z[5:2], celloutsig_0_4z };
  assign out_data[37:35] = celloutsig_0_13z ? celloutsig_0_5z[10:8] : celloutsig_0_15z[3:1];
  assign celloutsig_1_19z = celloutsig_1_16z[12:8] !== { celloutsig_1_3z[2:0], celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_10z = celloutsig_0_6z[14:9] !== celloutsig_0_5z[8:3];
  assign celloutsig_0_14z = { celloutsig_0_5z[5:0], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z } !== { celloutsig_0_6z[10:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_14z = { in_data[151:149], celloutsig_1_11z } | { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_14z[2], celloutsig_1_8z, celloutsig_1_15z } | { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_16z[14:5] | { in_data[149:148], celloutsig_1_14z };
  assign celloutsig_0_5z = { celloutsig_0_0z[10:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z } | in_data[65:53];
  assign celloutsig_0_17z = { celloutsig_0_12z[5:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z } | { celloutsig_0_6z[13:5], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_1z } | { celloutsig_0_21z[3:2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[15:4] >> in_data[81:70];
  assign celloutsig_0_21z = { celloutsig_0_17z[6:2], celloutsig_0_7z } >> { celloutsig_0_6z[8:4], celloutsig_0_16z };
  assign celloutsig_0_24z = celloutsig_0_17z[5:3] >> { celloutsig_0_21z[4:3], celloutsig_0_14z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[187:181];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 15'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = { celloutsig_0_2z[4:2], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_6z[4:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_32z };
endmodule
