-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_0_read : OUT STD_LOGIC;
    p_kernel_val_0_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_1_read : OUT STD_LOGIC;
    p_kernel_val_0_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_2_read : OUT STD_LOGIC;
    p_kernel_val_0_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_3_read : OUT STD_LOGIC;
    p_kernel_val_0_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_4_read : OUT STD_LOGIC;
    p_kernel_val_1_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_0_read : OUT STD_LOGIC;
    p_kernel_val_1_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_1_read : OUT STD_LOGIC;
    p_kernel_val_1_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_2_read : OUT STD_LOGIC;
    p_kernel_val_1_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_3_read : OUT STD_LOGIC;
    p_kernel_val_1_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_4_read : OUT STD_LOGIC;
    p_kernel_val_2_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_0_read : OUT STD_LOGIC;
    p_kernel_val_2_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_1_read : OUT STD_LOGIC;
    p_kernel_val_2_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_2_read : OUT STD_LOGIC;
    p_kernel_val_2_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_3_read : OUT STD_LOGIC;
    p_kernel_val_2_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_4_read : OUT STD_LOGIC;
    p_kernel_val_3_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_0_read : OUT STD_LOGIC;
    p_kernel_val_3_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_1_read : OUT STD_LOGIC;
    p_kernel_val_3_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_2_read : OUT STD_LOGIC;
    p_kernel_val_3_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_3_read : OUT STD_LOGIC;
    p_kernel_val_3_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_4_read : OUT STD_LOGIC;
    p_kernel_val_4_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_0_read : OUT STD_LOGIC;
    p_kernel_val_4_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_1_read : OUT STD_LOGIC;
    p_kernel_val_4_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_2_read : OUT STD_LOGIC;
    p_kernel_val_4_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_3_read : OUT STD_LOGIC;
    p_kernel_val_4_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_4_read : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond388_i_i_reg_3405 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_3437 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_reg_3254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_3249 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_3433 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_kernel_val_0_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_4_blk_n : STD_LOGIC;
    signal t_V_1_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_945 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op286_read_state7 : BOOLEAN;
    signal ap_predicate_op287_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_945_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg393_i_i_fu_966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_i_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_i_fu_984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP2_V_0_i_fu_990_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_i_reg_3111 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_fu_994_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_reg_3116 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_fu_998_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_reg_3121 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_3_i_fu_1002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_3_i_reg_3126 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_4_i_fu_1006_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_4_i_reg_3131 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_fu_1010_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_reg_3136 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_fu_1014_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_reg_3141 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_fu_1018_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_reg_3146 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_3_i_fu_1022_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_3_i_reg_3151 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_4_i_fu_1026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_4_i_reg_3156 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_fu_1030_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_reg_3161 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_fu_1034_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_reg_3166 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_fu_1038_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_reg_3171 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_3_i_fu_1042_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_3_i_reg_3176 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_4_i_fu_1046_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_4_i_reg_3181 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_i_fu_1050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_i_reg_3186 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_1_i_fu_1054_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_1_i_reg_3191 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_2_i_fu_1058_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_2_i_reg_3196 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_3_i_fu_1062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_3_i_reg_3201 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_4_i_fu_1066_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_4_i_reg_3206 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_i_fu_1070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_i_reg_3211 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_1_i_fu_1074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_1_i_reg_3216 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_2_i_fu_1078_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_2_i_reg_3221 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_3_i_fu_1082_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_3_i_reg_3226 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_4_i_fu_1086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_4_i_reg_3231 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_i_fu_1096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_1107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_3244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_i_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_reg_3259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_reg_3263 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_2_i_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_2_i_reg_3267 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_3271 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_i_fu_1147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_i_reg_3280 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_fu_1167_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_reg_3287 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_fu_1175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_reg_3294 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_1_i_fu_1195_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_1_i_reg_3301 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_fu_1203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_reg_3308 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_2_i_fu_1223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_2_i_reg_3315 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_3_i_fu_1231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_3_i_reg_3322 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_3_i_fu_1251_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_3_i_reg_3329 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_4_i_fu_1259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_4_i_reg_3336 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_4_i_fu_1279_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_4_i_reg_3343 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_fu_1449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_reg_3350 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal y_1_1_i_fu_1463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_1_i_reg_3355 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_2_i_fu_1477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_2_i_reg_3360 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_3_i_fu_1491_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_3_i_reg_3365 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_4_i_fu_1505_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_4_i_reg_3370 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_0_not_i_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_not_i_reg_3375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_27_fu_1521_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_reg_3380 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_28_fu_1529_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_28_reg_3385 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1537_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_reg_3390 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_1545_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_reg_3395 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_fu_1553_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_reg_3400 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond388_i_i_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal exitcond388_i_i_reg_3405_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_3405_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_1584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ImagLoc_x_reg_3414 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_reg_3420 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_i_fu_1612_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_i_reg_3426 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3433_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_3437_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_3437_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_3441 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_i_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_3447 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_3447_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_addr_reg_3456 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_35_fu_1696_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_35_reg_3462 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_6_addr_reg_3471 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_addr_reg_3477 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_addr_reg_3483 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_addr_reg_3489 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_load_reg_3495 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal col_buf_0_val_0_0_fu_1760_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_3500 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_load_reg_3510 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_3515 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_load_reg_3525 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_3530 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_load_reg_3540 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_1826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_reg_3545 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_reg_3555 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_1958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_3565 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_1974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_3571 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_1990_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_3576 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_2006_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_3582 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_2022_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_3587 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_3592 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_reg_3597 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3602 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_3607 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_43_reg_3612 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_55_reg_3642 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_reg_3647 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_reg_3652 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2173_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_i_reg_3657 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_fu_2181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_reg_3662 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_fu_2197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_reg_3677 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_fu_2205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_reg_3682 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_2218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_reg_3692 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2769_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_0_1_i_reg_3697 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal grp_fu_2776_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp13_reg_3702 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2783_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp15_reg_3707 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2790_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp21_reg_3712 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp21_reg_3712_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2797_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp22_reg_3717 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2804_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp14_reg_3722 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal grp_fu_2811_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp16_reg_3727 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_2_2_i_fu_2300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_reg_3732 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_fu_2308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_reg_3738 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_fu_2316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_reg_3743 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_2321_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_reg_3749 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_reg_3749_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2818_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_reg_3754 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_2355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_reg_3759 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp17_fu_2359_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp17_reg_3764 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp19_fu_2369_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp19_reg_3769 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_2375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_reg_3774 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp24_fu_2385_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp24_reg_3779 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_41_fu_2391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_reg_3784 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_reg_3784_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_2_i_fu_2398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_i_reg_3789 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_2403_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_reg_3794 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_i_reg_3799 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_2415_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_reg_3804 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_i_reg_3809 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_i_reg_3809_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2427_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_reg_3814 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2435_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_i_reg_3819 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_i_reg_3819_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_2440_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_reg_3824 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_i_reg_3829 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_i_reg_3829_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_2453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_reg_3834 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_i_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_2465_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_reg_3844 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_46_reg_3849 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_2505_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_3854 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_i_fu_2510_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_3_i_reg_3859 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_3_1_i_fu_2519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_i_reg_3864 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_2524_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_reg_3869 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_i_reg_3874 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_2543_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_reg_3879 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_i_reg_3884 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_2556_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_reg_3889 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp31_fu_2573_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp31_reg_3894 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp35_fu_2583_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp35_reg_3899 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp35_reg_3899_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp39_fu_2592_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp39_reg_3904 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_2634_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp25_reg_3909 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp27_fu_2650_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_reg_3914 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_fu_2669_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp32_reg_3919 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp33_fu_2675_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_reg_3924 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_fu_2684_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_reg_3929 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_3934 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_2718_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_3940 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_i_i_i_reg_3945 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_s_fu_2762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_3950 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter3_state8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_923 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_58_i_fu_1688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_508 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_516 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_540 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_544 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_552 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_556 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_560 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_564 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_568 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_576 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_580 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_588 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_592 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_596 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_6_fu_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_7_fu_616 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_8_fu_620 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_9_fu_624 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_628 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_12_fu_636 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_13_fu_640 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_644 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_fu_1161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1181_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_i_fu_1189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_fu_1217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_1237_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_3_i_fu_1245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_4_i_fu_1273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_i_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_2_i_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_3_i_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_4_i_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_i_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_i_fu_1314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_i_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_p_assig_fu_1442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_1_i_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_1_i_fu_1345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_1_i_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_1_i_p_ass_fu_1456_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_2_i_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_2_i_fu_1376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_2_i_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_2_i_p_ass_fu_1470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_3_i_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_3_i_fu_1407_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_3_i_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_3_i_p_ass_fu_1484_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_4_i_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_4_i_fu_1438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_4_i_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_4_i_p_ass_fu_1498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_i_fu_1517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_1_i_fu_1525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_2_i_fu_1533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_3_i_fu_1541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_4_i_fu_1549_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_1568_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_34_fu_1598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_not_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_1648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_1_fu_1684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1745_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1767_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1789_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1811_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1833_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1948_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1964_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1980_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1996_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_2012_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2173_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2173_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_i_fu_2181_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_i_fu_2181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_1_i_fu_2197_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_1_i_fu_2197_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_i_fu_2205_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_i_fu_2205_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_2218_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_2218_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp34_cast_fu_2281_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_0_1_cast_s_fu_2278_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_0_3_i_fu_2284_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_2_2_i_fu_2300_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_i_fu_2300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_3_i_fu_2308_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_3_i_fu_2308_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_i_fu_2316_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_i_fu_2316_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp36_cast_fu_2334_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_4_1_2_i_fu_2337_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_4_1_2_i_fu_2337_p2 : signal is "no";
    signal p_Val2_4_1_2_cast_s_fu_2342_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_140_2_3_cast_i_fu_2349_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_140_2_4_cast_i_c_fu_2352_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_2_2_cast_i_c_fu_2346_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_2365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_cast_fu_2382_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp48_cast_fu_2379_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_3_2_i_fu_2398_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_2_i_fu_2398_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2410_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2410_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2422_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2422_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2435_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2435_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2448_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2460_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2460_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp46_cast_fu_2490_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_11_fu_2493_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp47_cast_fu_2502_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp20_fu_2497_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_3_1_i_fu_2519_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_1_i_fu_2519_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2538_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2551_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_3_2_i_cast_fu_2528_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_4_4_i_cast_fu_2560_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp30_fu_2563_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp65_cast_fu_2569_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_3_3_i_cast_fu_2531_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp34_fu_2579_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp38_fu_2588_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_cast_i_fu_2609_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_140_4_2_i_fu_2628_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_140_4_1_i_cast_fu_2625_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_4_i_cast_fu_2622_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp26_fu_2640_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp61_cast_fu_2646_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_4_3_i_cast_fu_2631_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_3_4_i_cast_fu_2619_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_3_1_i_cast_fu_2612_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp29_fu_2656_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp64_cast_fu_2666_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp63_cast_fu_2662_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_18_fu_2615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp37_fu_2680_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp60_cast_fu_2689_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp62_cast_fu_2697_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp28_fu_2692_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_fu_2700_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp36_fu_2714_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_i_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_i_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_i_fu_2749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2769_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2769_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2776_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2776_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2783_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2783_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2790_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2790_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2797_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2797_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2804_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2804_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2811_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2811_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2818_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2818_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2769_ce : STD_LOGIC;
    signal grp_fu_2776_ce : STD_LOGIC;
    signal grp_fu_2783_ce : STD_LOGIC;
    signal grp_fu_2790_ce : STD_LOGIC;
    signal grp_fu_2797_ce : STD_LOGIC;
    signal grp_fu_2804_ce : STD_LOGIC;
    signal grp_fu_2811_ce : STD_LOGIC;
    signal grp_fu_2818_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2769_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2776_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2783_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2790_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2797_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2804_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2811_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2818_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_i_fu_2173_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_fu_2181_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_fu_2197_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_fu_2205_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_2218_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_fu_2300_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_fu_2308_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_fu_2316_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_i_fu_2519_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_i_fu_2398_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_i_fu_2410_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_i_fu_2422_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_i_fu_2551_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_i_fu_2435_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_i_fu_2448_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_i_fu_2460_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_i_fu_2538_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_2284 : BOOLEAN;

    component filter2D_hls_5_muhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter2D_hls_5_maibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component filter2D_hls_5_majbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component filter2D_hls_5_makbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3456,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => reg_945);

    k_buf_0_val_6_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        q0 => k_buf_0_val_6_q0,
        address1 => k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_6_d1);

    k_buf_0_val_7_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_7_d1);

    k_buf_0_val_8_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    filter2D_hls_5_muhbi_U36 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_588,
        din1 => right_border_buf_0_1_fu_592,
        din2 => right_border_buf_0_2_fu_596,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_35_reg_3462,
        dout => tmp_3_fu_1745_p7);

    filter2D_hls_5_muhbi_U37 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_608,
        din1 => right_border_buf_0_6_fu_612,
        din2 => right_border_buf_0_7_fu_616,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_35_reg_3462,
        dout => tmp_4_fu_1767_p7);

    filter2D_hls_5_muhbi_U38 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_10_fu_628,
        din1 => right_border_buf_0_11_fu_632,
        din2 => right_border_buf_0_12_fu_636,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_35_reg_3462,
        dout => tmp_5_fu_1789_p7);

    filter2D_hls_5_muhbi_U39 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_14_fu_644,
        din1 => right_border_buf_0_13_fu_640,
        din2 => right_border_buf_0_9_fu_624,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_35_reg_3462,
        dout => tmp_6_fu_1811_p7);

    filter2D_hls_5_muhbi_U40 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_8_fu_620,
        din1 => right_border_buf_0_4_fu_604,
        din2 => right_border_buf_0_3_fu_600,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_35_reg_3462,
        dout => tmp_7_fu_1833_p7);

    filter2D_hls_5_muhbi_U41 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3500,
        din1 => col_buf_0_val_1_0_reg_3515,
        din2 => col_buf_0_val_2_0_reg_3530,
        din3 => col_buf_0_val_3_0_reg_3545,
        din4 => col_buf_0_val_4_0_reg_3555,
        din5 => tmp_27_reg_3380,
        dout => tmp_8_fu_1948_p7);

    filter2D_hls_5_muhbi_U42 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3500,
        din1 => col_buf_0_val_1_0_reg_3515,
        din2 => col_buf_0_val_2_0_reg_3530,
        din3 => col_buf_0_val_3_0_reg_3545,
        din4 => col_buf_0_val_4_0_reg_3555,
        din5 => tmp_28_reg_3385,
        dout => tmp_9_fu_1964_p7);

    filter2D_hls_5_muhbi_U43 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3500,
        din1 => col_buf_0_val_1_0_reg_3515,
        din2 => col_buf_0_val_2_0_reg_3530,
        din3 => col_buf_0_val_3_0_reg_3545,
        din4 => col_buf_0_val_4_0_reg_3555,
        din5 => tmp_29_reg_3390,
        dout => tmp_s_fu_1980_p7);

    filter2D_hls_5_muhbi_U44 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3500,
        din1 => col_buf_0_val_1_0_reg_3515,
        din2 => col_buf_0_val_2_0_reg_3530,
        din3 => col_buf_0_val_3_0_reg_3545,
        din4 => col_buf_0_val_4_0_reg_3555,
        din5 => tmp_30_reg_3395,
        dout => tmp_1_fu_1996_p7);

    filter2D_hls_5_muhbi_U45 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3500,
        din1 => col_buf_0_val_1_0_reg_3515,
        din2 => col_buf_0_val_2_0_reg_3530,
        din3 => col_buf_0_val_3_0_reg_3545,
        din4 => col_buf_0_val_4_0_reg_3555,
        din5 => tmp_31_reg_3400,
        dout => tmp_2_fu_2012_p7);

    filter2D_hls_5_maibs_U46 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2769_p0,
        din1 => grp_fu_2769_p1,
        din2 => r_V_2_0_1_i_reg_3657,
        ce => grp_fu_2769_ce,
        dout => grp_fu_2769_p3);

    filter2D_hls_5_maibs_U47 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2776_p0,
        din1 => grp_fu_2776_p1,
        din2 => r_V_2_0_2_i_reg_3662,
        ce => grp_fu_2776_ce,
        dout => grp_fu_2776_p3);

    filter2D_hls_5_maibs_U48 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2783_p0,
        din1 => grp_fu_2783_p1,
        din2 => r_V_2_1_1_i_reg_3677,
        ce => grp_fu_2783_ce,
        dout => grp_fu_2783_p3);

    filter2D_hls_5_maibs_U49 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2790_p0,
        din1 => grp_fu_2790_p1,
        din2 => r_V_2_2_1_i_reg_3692,
        ce => grp_fu_2790_ce,
        dout => grp_fu_2790_p3);

    filter2D_hls_5_maibs_U50 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2797_p0,
        din1 => grp_fu_2797_p1,
        din2 => r_V_2_1_4_i_reg_3682,
        ce => grp_fu_2797_ce,
        dout => grp_fu_2797_p3);

    filter2D_hls_5_majbC_U51 : component filter2D_hls_5_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2804_p0,
        din1 => grp_fu_2804_p1,
        din2 => p_Val2_4_0_3_i_fu_2284_p2,
        ce => grp_fu_2804_ce,
        dout => grp_fu_2804_p3);

    filter2D_hls_5_makbM_U52 : component filter2D_hls_5_makbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2811_p0,
        din1 => grp_fu_2811_p1,
        din2 => tmp15_reg_3707,
        ce => grp_fu_2811_ce,
        dout => grp_fu_2811_p3);

    filter2D_hls_5_makbM_U53 : component filter2D_hls_5_makbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2818_p0,
        din1 => grp_fu_2818_p1,
        din2 => tmp22_reg_3717,
        ce => grp_fu_2818_ce,
        dout => grp_fu_2818_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1102_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1557_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter3_state8)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1557_p2 = ap_const_lv1_0))) then 
                t_V_1_reg_934 <= j_V_fu_1562_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_1_reg_934 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                t_V_reg_923 <= i_V_reg_3244;
            elsif ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_923 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1557_p2 = ap_const_lv1_0))) then
                ImagLoc_x_reg_3414 <= ImagLoc_x_fu_1584_p2;
                or_cond_i_i_reg_3433 <= or_cond_i_i_fu_1620_p2;
                p_p2_i_i_i_reg_3426 <= p_p2_i_i_i_fu_1612_p3;
                tmp_33_reg_3420 <= ImagLoc_x_fu_1584_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                OP2_V_0_1_i_reg_3116 <= OP2_V_0_1_i_fu_994_p1;
                OP2_V_0_2_i_reg_3121 <= OP2_V_0_2_i_fu_998_p1;
                OP2_V_0_3_i_reg_3126 <= OP2_V_0_3_i_fu_1002_p1;
                OP2_V_0_4_i_reg_3131 <= OP2_V_0_4_i_fu_1006_p1;
                OP2_V_0_i_reg_3111 <= OP2_V_0_i_fu_990_p1;
                OP2_V_1_1_i_reg_3141 <= OP2_V_1_1_i_fu_1014_p1;
                OP2_V_1_2_i_reg_3146 <= OP2_V_1_2_i_fu_1018_p1;
                OP2_V_1_3_i_reg_3151 <= OP2_V_1_3_i_fu_1022_p1;
                OP2_V_1_4_i_reg_3156 <= OP2_V_1_4_i_fu_1026_p1;
                OP2_V_1_i_reg_3136 <= OP2_V_1_i_fu_1010_p1;
                OP2_V_2_1_i_reg_3166 <= OP2_V_2_1_i_fu_1034_p1;
                OP2_V_2_2_i_reg_3171 <= OP2_V_2_2_i_fu_1038_p1;
                OP2_V_2_3_i_reg_3176 <= OP2_V_2_3_i_fu_1042_p1;
                OP2_V_2_4_i_reg_3181 <= OP2_V_2_4_i_fu_1046_p1;
                OP2_V_2_i_reg_3161 <= OP2_V_2_i_fu_1030_p1;
                OP2_V_3_1_i_reg_3191 <= OP2_V_3_1_i_fu_1054_p1;
                OP2_V_3_2_i_reg_3196 <= OP2_V_3_2_i_fu_1058_p1;
                OP2_V_3_3_i_reg_3201 <= OP2_V_3_3_i_fu_1062_p1;
                OP2_V_3_4_i_reg_3206 <= OP2_V_3_4_i_fu_1066_p1;
                OP2_V_3_i_reg_3186 <= OP2_V_3_i_fu_1050_p1;
                OP2_V_4_1_i_reg_3216 <= OP2_V_4_1_i_fu_1074_p1;
                OP2_V_4_2_i_reg_3221 <= OP2_V_4_2_i_fu_1078_p1;
                OP2_V_4_3_i_reg_3226 <= OP2_V_4_3_i_fu_1082_p1;
                OP2_V_4_4_i_reg_3231 <= OP2_V_4_4_i_fu_1086_p1;
                OP2_V_4_i_reg_3211 <= OP2_V_4_i_fu_1070_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_reg_3405 = ap_const_lv1_0))) then
                brmerge_i_reg_3447 <= brmerge_i_fu_1679_p2;
                or_cond_i_i_i_reg_3437 <= or_cond_i_i_i_fu_1634_p2;
                x_reg_3441 <= x_fu_1672_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge_i_reg_3447_pp0_iter2_reg <= brmerge_i_reg_3447;
                exitcond388_i_i_reg_3405_pp0_iter2_reg <= exitcond388_i_i_reg_3405_pp0_iter1_reg;
                exitcond388_i_i_reg_3405_pp0_iter3_reg <= exitcond388_i_i_reg_3405_pp0_iter2_reg;
                exitcond388_i_i_reg_3405_pp0_iter4_reg <= exitcond388_i_i_reg_3405_pp0_iter3_reg;
                exitcond388_i_i_reg_3405_pp0_iter5_reg <= exitcond388_i_i_reg_3405_pp0_iter4_reg;
                exitcond388_i_i_reg_3405_pp0_iter6_reg <= exitcond388_i_i_reg_3405_pp0_iter5_reg;
                exitcond388_i_i_reg_3405_pp0_iter7_reg <= exitcond388_i_i_reg_3405_pp0_iter6_reg;
                exitcond388_i_i_reg_3405_pp0_iter8_reg <= exitcond388_i_i_reg_3405_pp0_iter7_reg;
                k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg <= k_buf_0_val_6_addr_reg_3471;
                k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg <= k_buf_0_val_7_addr_reg_3477;
                k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg <= k_buf_0_val_8_addr_reg_3483;
                k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg <= k_buf_0_val_9_addr_reg_3489;
                or_cond_i_i_i_reg_3437_pp0_iter2_reg <= or_cond_i_i_i_reg_3437;
                or_cond_i_i_i_reg_3437_pp0_iter3_reg <= or_cond_i_i_i_reg_3437_pp0_iter2_reg;
                or_cond_i_i_reg_3433_pp0_iter10_reg <= or_cond_i_i_reg_3433_pp0_iter9_reg;
                or_cond_i_i_reg_3433_pp0_iter11_reg <= or_cond_i_i_reg_3433_pp0_iter10_reg;
                or_cond_i_i_reg_3433_pp0_iter12_reg <= or_cond_i_i_reg_3433_pp0_iter11_reg;
                or_cond_i_i_reg_3433_pp0_iter2_reg <= or_cond_i_i_reg_3433_pp0_iter1_reg;
                or_cond_i_i_reg_3433_pp0_iter3_reg <= or_cond_i_i_reg_3433_pp0_iter2_reg;
                or_cond_i_i_reg_3433_pp0_iter4_reg <= or_cond_i_i_reg_3433_pp0_iter3_reg;
                or_cond_i_i_reg_3433_pp0_iter5_reg <= or_cond_i_i_reg_3433_pp0_iter4_reg;
                or_cond_i_i_reg_3433_pp0_iter6_reg <= or_cond_i_i_reg_3433_pp0_iter5_reg;
                or_cond_i_i_reg_3433_pp0_iter7_reg <= or_cond_i_i_reg_3433_pp0_iter6_reg;
                or_cond_i_i_reg_3433_pp0_iter8_reg <= or_cond_i_i_reg_3433_pp0_iter7_reg;
                or_cond_i_i_reg_3433_pp0_iter9_reg <= or_cond_i_i_reg_3433_pp0_iter8_reg;
                r_V_2_3_4_i_reg_3809_pp0_iter9_reg <= r_V_2_3_4_i_reg_3809;
                r_V_2_4_2_i_reg_3819_pp0_iter9_reg <= r_V_2_4_2_i_reg_3819;
                r_V_2_4_3_i_reg_3829_pp0_iter9_reg <= r_V_2_4_3_i_reg_3829;
                reg_945_pp0_iter3_reg <= reg_945;
                src_kernel_win_0_va_20_reg_3565 <= src_kernel_win_0_va_20_fu_1958_p3;
                src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg <= src_kernel_win_0_va_20_reg_3565;
                src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg <= src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg;
                src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg <= src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg;
                src_kernel_win_0_va_21_reg_3571 <= src_kernel_win_0_va_21_fu_1974_p3;
                src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg <= src_kernel_win_0_va_21_reg_3571;
                src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg <= src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg;
                src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg <= src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg;
                src_kernel_win_0_va_22_reg_3576 <= src_kernel_win_0_va_22_fu_1990_p3;
                src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg <= src_kernel_win_0_va_22_reg_3576;
                src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg <= src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg;
                src_kernel_win_0_va_23_reg_3582 <= src_kernel_win_0_va_23_fu_2006_p3;
                src_kernel_win_0_va_24_reg_3587 <= src_kernel_win_0_va_24_fu_2022_p3;
                src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg <= src_kernel_win_0_va_29_reg_3592;
                src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg <= src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg;
                src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg <= src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg;
                src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg <= src_kernel_win_0_va_30_reg_3597;
                src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg <= src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg;
                src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg <= src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg;
                src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg <= src_kernel_win_0_va_31_reg_3602;
                src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg;
                src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg;
                src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg;
                src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg <= src_kernel_win_0_va_33_reg_3647;
                src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg <= src_kernel_win_0_va_34_reg_3652;
                tmp21_reg_3712_pp0_iter7_reg <= tmp21_reg_3712;
                tmp35_reg_3899_pp0_iter10_reg <= tmp35_reg_3899;
                tmp_38_reg_3749_pp0_iter8_reg <= tmp_38_reg_3749;
                tmp_41_reg_3784_pp0_iter9_reg <= tmp_41_reg_3784;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0))) then
                col_buf_0_val_0_0_reg_3500 <= col_buf_0_val_0_0_fu_1760_p3;
                col_buf_0_val_1_0_reg_3515 <= col_buf_0_val_1_0_fu_1782_p3;
                col_buf_0_val_2_0_reg_3530 <= col_buf_0_val_2_0_fu_1804_p3;
                col_buf_0_val_3_0_reg_3545 <= col_buf_0_val_3_0_fu_1826_p3;
                col_buf_0_val_4_0_reg_3555 <= col_buf_0_val_4_0_fu_1848_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond388_i_i_reg_3405 <= exitcond388_i_i_fu_1557_p2;
                exitcond388_i_i_reg_3405_pp0_iter1_reg <= exitcond388_i_i_reg_3405;
                or_cond_i_i_reg_3433_pp0_iter1_reg <= or_cond_i_i_reg_3433;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_3244 <= i_V_fu_1107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter10_reg = ap_const_lv1_1))) then
                isneg_reg_3934 <= p_Val2_2_fu_2700_p2(20 downto 20);
                p_Result_3_i_i_i_reg_3945 <= p_Val2_2_fu_2700_p2(20 downto 8);
                p_Val2_1_reg_3940 <= p_Val2_1_fu_2718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_reg_3405_pp0_iter1_reg = ap_const_lv1_0))) then
                k_buf_0_val_5_addr_reg_3456 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);
                k_buf_0_val_6_addr_reg_3471 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);
                k_buf_0_val_7_addr_reg_3477 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);
                k_buf_0_val_8_addr_reg_3483 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);
                k_buf_0_val_9_addr_reg_3489 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);
                tmp_35_reg_3462 <= tmp_35_fu_1696_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0))) then
                k_buf_0_val_5_load_reg_3495 <= k_buf_0_val_5_q0;
                k_buf_0_val_6_load_reg_3510 <= k_buf_0_val_6_q0;
                k_buf_0_val_7_load_reg_3525 <= k_buf_0_val_7_q0;
                k_buf_0_val_8_load_reg_3540 <= k_buf_0_val_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter5_reg = ap_const_lv1_1))) then
                p_Val2_4_0_1_i_reg_3697 <= grp_fu_2769_p3;
                tmp13_reg_3702 <= grp_fu_2776_p3;
                tmp15_reg_3707 <= grp_fu_2783_p3;
                tmp21_reg_3712 <= grp_fu_2790_p3;
                tmp22_reg_3717 <= grp_fu_2797_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter8_reg = ap_const_lv1_1))) then
                p_Val2_4_3_i_reg_3859 <= p_Val2_4_3_i_fu_2510_p2;
                r_V_2_3_1_i_reg_3864 <= r_V_2_3_1_i_fu_2519_p2;
                r_V_2_4_1_i_reg_3884 <= r_V_2_4_1_i_fu_2551_p2;
                r_V_2_4_i_reg_3874 <= r_V_2_4_i_fu_2538_p2;
                tmp31_reg_3894 <= tmp31_fu_2573_p2;
                tmp35_reg_3899 <= tmp35_fu_2583_p2;
                tmp39_reg_3904 <= tmp39_fu_2592_p2;
                tmp_17_reg_3854 <= tmp_17_fu_2505_p2;
                tmp_42_reg_3869 <= tmp_42_fu_2524_p1;
                tmp_46_reg_3879 <= tmp_46_fu_2543_p1;
                tmp_47_reg_3889 <= tmp_47_fu_2556_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter11_reg = ap_const_lv1_1))) then
                p_Val2_s_reg_3950 <= p_Val2_s_fu_2762_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1102_p2 = ap_const_lv1_0))) then
                p_assign_6_1_i_reg_3294 <= p_assign_6_1_i_fu_1175_p2;
                p_assign_6_2_i_reg_3308 <= p_assign_6_2_i_fu_1203_p2;
                p_assign_6_3_i_reg_3322 <= p_assign_6_3_i_fu_1231_p2;
                p_assign_6_4_i_reg_3336 <= p_assign_6_4_i_fu_1259_p2;
                p_p2_i425_i_1_i_reg_3301 <= p_p2_i425_i_1_i_fu_1195_p3;
                p_p2_i425_i_2_i_reg_3315 <= p_p2_i425_i_2_i_fu_1223_p3;
                p_p2_i425_i_3_i_reg_3329 <= p_p2_i425_i_3_i_fu_1251_p3;
                p_p2_i425_i_4_i_reg_3343 <= p_p2_i425_i_4_i_fu_1279_p3;
                p_p2_i425_i_i_reg_3287 <= p_p2_i425_i_i_fu_1167_p3;
                tmp_115_i_reg_3271 <= tmp_115_i_fu_1142_p2;
                tmp_118_i_reg_3280 <= tmp_118_i_fu_1147_p2;
                tmp_17_i_reg_3254 <= tmp_17_i_fu_1118_p2;
                tmp_2_i_reg_3249 <= tmp_2_i_fu_1113_p2;
                tmp_93_1_i_reg_3263 <= tmp_93_1_i_fu_1130_p2;
                tmp_93_2_i_reg_3267 <= tmp_93_2_i_fu_1136_p2;
                tmp_93_i_reg_3259 <= tmp_93_i_fu_1124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter4_reg = ap_const_lv1_1))) then
                r_V_2_0_1_i_reg_3657 <= r_V_2_0_1_i_fu_2173_p2;
                r_V_2_0_2_i_reg_3662 <= r_V_2_0_2_i_fu_2181_p2;
                r_V_2_1_1_i_reg_3677 <= r_V_2_1_1_i_fu_2197_p2;
                r_V_2_1_4_i_reg_3682 <= r_V_2_1_4_i_fu_2205_p2;
                r_V_2_2_1_i_reg_3692 <= r_V_2_2_1_i_fu_2218_p2;
                src_kernel_win_0_va_33_reg_3647 <= src_kernel_win_0_va_8_fu_540;
                src_kernel_win_0_va_34_reg_3652 <= src_kernel_win_0_va_9_fu_544;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter6_reg = ap_const_lv1_1))) then
                r_V_2_2_2_i_reg_3732 <= r_V_2_2_2_i_fu_2300_p2;
                r_V_2_2_3_i_reg_3738 <= r_V_2_2_3_i_fu_2308_p2;
                r_V_2_2_4_i_reg_3743 <= r_V_2_2_4_i_fu_2316_p2;
                tmp_38_reg_3749 <= tmp_38_fu_2321_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter7_reg = ap_const_lv1_1))) then
                r_V_2_3_2_i_reg_3789 <= r_V_2_3_2_i_fu_2398_p2;
                r_V_2_3_3_i_reg_3799 <= r_V_2_3_3_i_fu_2410_p2;
                r_V_2_3_4_i_reg_3809 <= r_V_2_3_4_i_fu_2422_p2;
                r_V_2_4_2_i_reg_3819 <= r_V_2_4_2_i_fu_2435_p2;
                r_V_2_4_3_i_reg_3829 <= r_V_2_4_3_i_fu_2448_p2;
                r_V_2_4_4_i_reg_3839 <= r_V_2_4_4_i_fu_2460_p2;
                tmp17_reg_3764 <= tmp17_fu_2359_p2;
                tmp19_reg_3769 <= tmp19_fu_2369_p2;
                tmp24_reg_3779 <= tmp24_fu_2385_p2;
                tmp_39_reg_3759 <= tmp_39_fu_2355_p1;
                tmp_40_reg_3774 <= tmp_40_fu_2375_p1;
                tmp_41_reg_3784 <= tmp_41_fu_2391_p1;
                tmp_43_reg_3794 <= tmp_43_fu_2403_p1;
                tmp_44_reg_3804 <= tmp_44_fu_2415_p1;
                tmp_45_reg_3814 <= tmp_45_fu_2427_p1;
                tmp_48_reg_3824 <= tmp_48_fu_2440_p1;
                tmp_49_reg_3834 <= tmp_49_fu_2453_p1;
                tmp_50_reg_3844 <= tmp_50_fu_2465_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op287_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op286_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                reg_945 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0))) then
                right_border_buf_0_10_fu_628 <= col_buf_0_val_2_0_fu_1804_p3;
                right_border_buf_0_11_fu_632 <= right_border_buf_0_10_fu_628;
                right_border_buf_0_12_fu_636 <= right_border_buf_0_11_fu_632;
                right_border_buf_0_13_fu_640 <= right_border_buf_0_14_fu_644;
                right_border_buf_0_14_fu_644 <= col_buf_0_val_3_0_fu_1826_p3;
                right_border_buf_0_1_fu_592 <= right_border_buf_0_s_fu_588;
                right_border_buf_0_2_fu_596 <= right_border_buf_0_1_fu_592;
                right_border_buf_0_3_fu_600 <= right_border_buf_0_4_fu_604;
                right_border_buf_0_4_fu_604 <= right_border_buf_0_8_fu_620;
                right_border_buf_0_5_fu_608 <= col_buf_0_val_1_0_fu_1782_p3;
                right_border_buf_0_6_fu_612 <= right_border_buf_0_5_fu_608;
                right_border_buf_0_7_fu_616 <= right_border_buf_0_6_fu_612;
                right_border_buf_0_8_fu_620 <= col_buf_0_val_4_0_fu_1848_p3;
                right_border_buf_0_9_fu_624 <= right_border_buf_0_13_fu_640;
                right_border_buf_0_s_fu_588 <= col_buf_0_val_0_0_fu_1760_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (exitcond388_i_i_reg_3405_pp0_iter4_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_10_fu_548 <= src_kernel_win_0_va_9_fu_544;
                src_kernel_win_0_va_11_fu_552 <= src_kernel_win_0_va_10_fu_548;
                src_kernel_win_0_va_14_fu_564 <= src_kernel_win_0_va_55_reg_3642;
                src_kernel_win_0_va_15_fu_568 <= src_kernel_win_0_va_14_fu_564;
                src_kernel_win_0_va_8_fu_540 <= src_kernel_win_0_va_22_reg_3576;
                src_kernel_win_0_va_9_fu_544 <= src_kernel_win_0_va_8_fu_540;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond388_i_i_reg_3405_pp0_iter3_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_12_fu_556 <= src_kernel_win_0_va_23_fu_2006_p3;
                src_kernel_win_0_va_13_fu_560 <= src_kernel_win_0_va_12_fu_556;
                src_kernel_win_0_va_16_fu_572 <= src_kernel_win_0_va_24_fu_2022_p3;
                src_kernel_win_0_va_17_fu_576 <= src_kernel_win_0_va_16_fu_572;
                src_kernel_win_0_va_18_fu_580 <= src_kernel_win_0_va_17_fu_576;
                src_kernel_win_0_va_19_fu_584 <= src_kernel_win_0_va_18_fu_580;
                src_kernel_win_0_va_4_fu_524 <= src_kernel_win_0_va_21_fu_1974_p3;
                src_kernel_win_0_va_5_fu_528 <= src_kernel_win_0_va_4_fu_524;
                src_kernel_win_0_va_6_fu_532 <= src_kernel_win_0_va_5_fu_528;
                src_kernel_win_0_va_7_fu_536 <= src_kernel_win_0_va_6_fu_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (exitcond388_i_i_reg_3405_pp0_iter7_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_1_fu_512 <= src_kernel_win_0_va_fu_508;
                src_kernel_win_0_va_fu_508 <= src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter3_reg = ap_const_lv1_1))) then
                src_kernel_win_0_va_29_reg_3592 <= src_kernel_win_0_va_4_fu_524;
                src_kernel_win_0_va_30_reg_3597 <= src_kernel_win_0_va_5_fu_528;
                src_kernel_win_0_va_31_reg_3602 <= src_kernel_win_0_va_6_fu_532;
                src_kernel_win_0_va_42_reg_3607 <= src_kernel_win_0_va_17_fu_576;
                src_kernel_win_0_va_43_reg_3612 <= src_kernel_win_0_va_18_fu_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (exitcond388_i_i_reg_3405_pp0_iter8_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_2_fu_516 <= src_kernel_win_0_va_46_reg_3849;
                src_kernel_win_0_va_3_fu_520 <= src_kernel_win_0_va_2_fu_516;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_reg_3405_pp0_iter7_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_46_reg_3849 <= src_kernel_win_0_va_1_fu_512;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_reg_3405_pp0_iter3_reg = ap_const_lv1_0))) then
                src_kernel_win_0_va_55_reg_3642 <= src_kernel_win_0_va_13_fu_560;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter6_reg = ap_const_lv1_1))) then
                tmp14_reg_3722 <= grp_fu_2804_p3;
                tmp16_reg_3727 <= grp_fu_2811_p3;
                tmp23_reg_3754 <= grp_fu_2818_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_3433_pp0_iter9_reg = ap_const_lv1_1))) then
                tmp25_reg_3909 <= tmp25_fu_2634_p2;
                tmp27_reg_3914 <= tmp27_fu_2650_p2;
                tmp32_reg_3919 <= tmp32_fu_2669_p2;
                tmp33_reg_3924 <= tmp33_fu_2675_p2;
                tmp40_reg_3929 <= tmp40_fu_2684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_115_i_reg_3271 = ap_const_lv1_1))) then
                tmp_27_reg_3380 <= tmp_27_fu_1521_p1;
                tmp_28_reg_3385 <= tmp_28_fu_1529_p1;
                tmp_29_reg_3390 <= tmp_29_fu_1537_p1;
                tmp_30_reg_3395 <= tmp_30_fu_1545_p1;
                tmp_31_reg_3400 <= tmp_31_fu_1553_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_48_0_not_i_reg_3375 <= tmp_48_0_not_i_fu_1512_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_115_i_reg_3271 = ap_const_lv1_1))) then
                y_1_1_i_reg_3355 <= y_1_1_i_fu_1463_p3;
                y_1_2_i_reg_3360 <= y_1_2_i_fu_1477_p3;
                y_1_3_i_reg_3365 <= y_1_3_i_fu_1491_p3;
                y_1_4_i_reg_3370 <= y_1_4_i_fu_1505_p3;
                y_1_i_reg_3350 <= y_1_i_fu_1449_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_CS_fsm_state2, exitcond389_i_i_fu_1102_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1102_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1584_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_1_reg_934));
        OP2_V_0_1_i_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_dout),16));

        OP2_V_0_2_i_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_dout),16));

        OP2_V_0_3_i_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_3_dout),16));

        OP2_V_0_4_i_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_4_dout),16));

        OP2_V_0_i_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_0_dout),16));

        OP2_V_1_1_i_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_1_dout),16));

        OP2_V_1_2_i_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_2_dout),16));

        OP2_V_1_3_i_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_3_dout),16));

        OP2_V_1_4_i_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_4_dout),16));

        OP2_V_1_i_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_dout),16));

        OP2_V_2_1_i_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_dout),16));

        OP2_V_2_2_i_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_2_dout),16));

        OP2_V_2_3_i_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_3_dout),16));

        OP2_V_2_4_i_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_4_dout),16));

        OP2_V_2_i_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_dout),16));

        OP2_V_3_1_i_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_1_dout),16));

        OP2_V_3_2_i_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_2_dout),16));

        OP2_V_3_3_i_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_3_dout),16));

        OP2_V_3_4_i_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_4_dout),16));

        OP2_V_3_i_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_0_dout),16));

        OP2_V_4_1_i_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_1_dout),16));

        OP2_V_4_2_i_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_2_dout),16));

        OP2_V_4_3_i_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_3_dout),16));

        OP2_V_4_4_i_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_4_dout),16));

        OP2_V_4_i_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_0_dout),16));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, or_cond_i_i_reg_3433_pp0_iter12_reg, ap_predicate_op286_read_state7, ap_predicate_op287_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op287_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, or_cond_i_i_reg_3433_pp0_iter12_reg, ap_predicate_op286_read_state7, ap_predicate_op287_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op287_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, or_cond_i_i_reg_3433_pp0_iter12_reg, ap_predicate_op286_read_state7, ap_predicate_op287_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op287_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
                ap_block_state1 <= ((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp0_stage0_iter13_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_reg_3433_pp0_iter12_reg)
    begin
                ap_block_state18_pp0_stage0_iter13 <= ((p_dst_data_stream_V_full_n = ap_const_logic_0) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op286_read_state7, ap_predicate_op287_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op287_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2284_assign_proc : process(ap_block_pp0_stage0, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_2284 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter3_state8_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, exitcond389_i_i_fu_1102_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1102_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op286_read_state7_assign_proc : process(exitcond388_i_i_reg_3405_pp0_iter1_reg, or_cond_i_i_i_reg_3437, tmp_17_i_reg_3254)
    begin
                ap_predicate_op286_read_state7 <= ((or_cond_i_i_i_reg_3437 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0) and (exitcond388_i_i_reg_3405_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op287_read_state7_assign_proc : process(exitcond388_i_i_reg_3405_pp0_iter1_reg, or_cond_i_i_i_reg_3437, tmp_17_i_reg_3254, tmp_2_i_reg_3249)
    begin
                ap_predicate_op287_read_state7 <= ((tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1) and (or_cond_i_i_i_reg_3437 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond389_i_i_fu_1102_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1102_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_1679_p2 <= (tmp_6_i_fu_1630_p2 or tmp_48_0_not_i_reg_3375);
    col_assign_1_fu_1684_p2 <= std_logic_vector(unsigned(tmp_11_i_fu_972_p2) - unsigned(x_reg_3441));
    col_buf_0_val_0_0_fu_1760_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_reg_3447_pp0_iter2_reg(0) = '1') else 
        tmp_3_fu_1745_p7;
    col_buf_0_val_1_0_fu_1782_p3 <= 
        k_buf_0_val_6_q0 when (brmerge_i_reg_3447_pp0_iter2_reg(0) = '1') else 
        tmp_4_fu_1767_p7;
    col_buf_0_val_2_0_fu_1804_p3 <= 
        k_buf_0_val_7_q0 when (brmerge_i_reg_3447_pp0_iter2_reg(0) = '1') else 
        tmp_5_fu_1789_p7;
    col_buf_0_val_3_0_fu_1826_p3 <= 
        k_buf_0_val_8_q0 when (brmerge_i_reg_3447_pp0_iter2_reg(0) = '1') else 
        tmp_6_fu_1811_p7;
    col_buf_0_val_4_0_fu_1848_p3 <= 
        k_buf_0_val_9_q0 when (brmerge_i_reg_3447_pp0_iter2_reg(0) = '1') else 
        tmp_7_fu_1833_p7;
    exitcond388_i_i_fu_1557_p2 <= "1" when (t_V_1_reg_934 = tmp_i_fu_954_p2) else "0";
    exitcond389_i_i_fu_1102_p2 <= "1" when (t_V_reg_923 = tmp_1_i_fu_960_p2) else "0";

    grp_fu_2769_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2769_ce <= ap_const_logic_1;
        else 
            grp_fu_2769_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2769_p0 <= OP2_V_0_i_reg_3111(8 - 1 downto 0);
    grp_fu_2769_p1 <= grp_fu_2769_p10(8 - 1 downto 0);
    grp_fu_2769_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_19_fu_584),16));

    grp_fu_2776_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2776_ce <= ap_const_logic_1;
        else 
            grp_fu_2776_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2776_p0 <= OP2_V_0_3_i_reg_3126(8 - 1 downto 0);
    grp_fu_2776_p1 <= grp_fu_2776_p10(8 - 1 downto 0);
    grp_fu_2776_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_16_fu_572),16));

    grp_fu_2783_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2783_ce <= ap_const_logic_1;
        else 
            grp_fu_2783_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2783_p0 <= OP2_V_1_2_i_reg_3146(8 - 1 downto 0);
    grp_fu_2783_p1 <= grp_fu_2783_p10(8 - 1 downto 0);
    grp_fu_2783_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_13_fu_560),16));

    grp_fu_2790_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2790_ce <= ap_const_logic_1;
        else 
            grp_fu_2790_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2790_p0 <= OP2_V_1_3_i_reg_3151(8 - 1 downto 0);
    grp_fu_2790_p1 <= grp_fu_2790_p10(8 - 1 downto 0);
    grp_fu_2790_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_12_fu_556),16));

    grp_fu_2797_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2797_ce <= ap_const_logic_1;
        else 
            grp_fu_2797_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2797_p0 <= OP2_V_3_i_reg_3186(8 - 1 downto 0);
    grp_fu_2797_p1 <= grp_fu_2797_p10(8 - 1 downto 0);
    grp_fu_2797_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_fu_536),16));

    grp_fu_2804_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2804_ce <= ap_const_logic_1;
        else 
            grp_fu_2804_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2804_p0 <= OP2_V_0_4_i_reg_3131(8 - 1 downto 0);
    grp_fu_2804_p1 <= grp_fu_2804_p10(8 - 1 downto 0);
    grp_fu_2804_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_reg_3587),16));

    grp_fu_2811_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2811_ce <= ap_const_logic_1;
        else 
            grp_fu_2811_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2811_p0 <= OP2_V_1_i_reg_3136(8 - 1 downto 0);
    grp_fu_2811_p1 <= grp_fu_2811_p10(8 - 1 downto 0);
    grp_fu_2811_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_15_fu_568),16));

    grp_fu_2818_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2818_ce <= ap_const_logic_1;
        else 
            grp_fu_2818_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2818_p0 <= OP2_V_2_i_reg_3161(8 - 1 downto 0);
    grp_fu_2818_p1 <= grp_fu_2818_p10(8 - 1 downto 0);
    grp_fu_2818_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_11_fu_552),16));
    i_V_fu_1107_p2 <= std_logic_vector(unsigned(t_V_reg_923) + unsigned(ap_const_lv32_1));
    icmp_fu_1578_p2 <= "0" when (tmp_32_fu_1568_p4 = ap_const_lv30_0) else "1";
    j_V_fu_1562_p2 <= std_logic_vector(unsigned(t_V_1_reg_934) + unsigned(ap_const_lv32_1));
    k_buf_0_val_5_address0 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_i_reg_3259, exitcond388_i_i_reg_3405_pp0_iter2_reg, or_cond_i_i_i_reg_3437_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter2_reg = ap_const_lv1_1) and (tmp_93_i_reg_3259 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_i_reg_3259, exitcond388_i_i_reg_3405_pp0_iter2_reg, or_cond_i_i_i_reg_3437_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter2_reg = ap_const_lv1_1) and (tmp_93_i_reg_3259 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter2_reg = ap_const_lv1_0) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);

    k_buf_0_val_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3263, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_d1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, reg_945_pp0_iter3_reg, tmp_93_1_i_reg_3263, k_buf_0_val_5_load_reg_3495, ap_condition_2284)
    begin
        if ((ap_const_boolean_1 = ap_condition_2284)) then
            if (((tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1))) then 
                k_buf_0_val_6_d1 <= k_buf_0_val_5_load_reg_3495;
            elsif (((tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0))) then 
                k_buf_0_val_6_d1 <= reg_945_pp0_iter3_reg;
            else 
                k_buf_0_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3263, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);

    k_buf_0_val_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_2_i_reg_3267, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_2_i_reg_3267 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_d1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, reg_945_pp0_iter3_reg, tmp_93_2_i_reg_3267, k_buf_0_val_6_load_reg_3510, ap_condition_2284)
    begin
        if ((ap_const_boolean_1 = ap_condition_2284)) then
            if (((tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1))) then 
                k_buf_0_val_7_d1 <= k_buf_0_val_6_load_reg_3510;
            elsif (((tmp_93_2_i_reg_3267 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0))) then 
                k_buf_0_val_7_d1 <= reg_945_pp0_iter3_reg;
            else 
                k_buf_0_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_2_i_reg_3267, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_2_i_reg_3267 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);

    k_buf_0_val_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3263, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, reg_945_pp0_iter3_reg, tmp_93_1_i_reg_3263, k_buf_0_val_7_load_reg_3525, ap_condition_2284)
    begin
        if ((ap_const_boolean_1 = ap_condition_2284)) then
            if (((tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1))) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_load_reg_3525;
            elsif (((tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0))) then 
                k_buf_0_val_8_d1 <= reg_945_pp0_iter3_reg;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3263, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_3263 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= tmp_58_i_fu_1688_p1(11 - 1 downto 0);

    k_buf_0_val_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_i_reg_3259, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_i_reg_3259 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, reg_945_pp0_iter3_reg, tmp_93_i_reg_3259, k_buf_0_val_8_load_reg_3540, ap_condition_2284)
    begin
        if ((ap_const_boolean_1 = ap_condition_2284)) then
            if (((tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1))) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_load_reg_3540;
            elsif (((tmp_93_i_reg_3259 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0))) then 
                k_buf_0_val_9_d1 <= reg_945_pp0_iter3_reg;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(tmp_17_i_reg_3254, tmp_2_i_reg_3249, ap_block_pp0_stage0_11001, tmp_93_i_reg_3259, or_cond_i_i_i_reg_3437_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_i_reg_3259 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_i_fu_2738_p2 <= "0" when (p_Result_3_i_i_i_reg_3945 = ap_const_lv13_0) else "1";
    or_cond_i424_i_1_i_fu_1335_p2 <= (tmp_120_1_i_fu_1331_p2 and rev1_fu_1325_p2);
    or_cond_i424_i_2_i_fu_1366_p2 <= (tmp_120_2_i_fu_1362_p2 and rev2_fu_1356_p2);
    or_cond_i424_i_3_i_fu_1397_p2 <= (tmp_120_3_i_fu_1393_p2 and rev3_fu_1387_p2);
    or_cond_i424_i_4_i_fu_1428_p2 <= (tmp_120_4_i_fu_1424_p2 and rev4_fu_1418_p2);
    or_cond_i424_i_i_fu_1304_p2 <= (tmp_120_i_fu_1300_p2 and rev_fu_1294_p2);
    or_cond_i_i_fu_1620_p2 <= (tmp_17_i_reg_3254 and icmp_fu_1578_p2);
    or_cond_i_i_i_fu_1634_p2 <= (tmp_6_i_fu_1630_p2 and rev5_fu_1625_p2);
    overflow_fu_2743_p2 <= (tmp_2_i_i_i_fu_2733_p2 and not_i_i_i_i_fu_2738_p2);
    p_Val2_1_fu_2718_p2 <= std_logic_vector(unsigned(tmp40_reg_3929) + unsigned(tmp36_fu_2714_p2));
    p_Val2_2_fu_2700_p2 <= std_logic_vector(signed(tmp62_cast_fu_2697_p1) + signed(tmp28_fu_2692_p2));
        p_Val2_4_0_1_cast_s_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_0_1_i_reg_3697),18));

    p_Val2_4_0_3_i_fu_2284_p2 <= std_logic_vector(signed(tmp34_cast_fu_2281_p1) + signed(p_Val2_4_0_1_cast_s_fu_2278_p1));
        p_Val2_4_1_2_cast_s_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_1_2_i_fu_2337_p2),20));

    p_Val2_4_1_2_i_fu_2337_p2 <= std_logic_vector(signed(tmp36_cast_fu_2334_p1) + signed(tmp14_reg_3722));
        p_Val2_4_3_cast_i_fu_2609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_3_i_reg_3859),21));

    p_Val2_4_3_i_fu_2510_p2 <= std_logic_vector(signed(tmp47_cast_fu_2502_p1) + signed(tmp20_fu_2497_p2));
    p_Val2_s_fu_2762_p3 <= 
        p_mux_i_i_cast_i_fu_2749_p3 when (tmp_i_i_i_fu_2757_p2(0) = '1') else 
        p_Val2_1_reg_3940;
    p_assign_1_fu_1606_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_1_reg_934));
    p_assign_2_fu_1644_p2 <= std_logic_vector(unsigned(tmp_10_i_fu_1096_p2) - unsigned(p_p2_i_i_i_reg_3426));
    p_assign_3_fu_1648_p3 <= 
        ImagLoc_x_reg_3414 when (or_cond_i_i_i_fu_1634_p2(0) = '1') else 
        p_assign_2_fu_1644_p2;
    p_assign_6_1_i_fu_1175_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_923));
    p_assign_6_2_i_fu_1203_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_923));
    p_assign_6_3_i_fu_1231_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFC) + signed(t_V_reg_923));
    p_assign_6_4_i_fu_1259_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFB) + signed(t_V_reg_923));
    p_assign_7_1_i_fu_1189_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_923));
    p_assign_7_2_i_fu_1217_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_923));
    p_assign_7_3_i_fu_1245_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) - unsigned(t_V_reg_923));
    p_assign_7_4_i_fu_1273_p2 <= std_logic_vector(unsigned(ap_const_lv32_5) - unsigned(t_V_reg_923));
    p_assign_7_i_fu_1161_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_923));
    p_assign_8_1_i_fu_1345_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_984_p2) - unsigned(p_p2_i425_i_1_i_reg_3301));
    p_assign_8_2_i_fu_1376_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_984_p2) - unsigned(p_p2_i425_i_2_i_reg_3315));
    p_assign_8_3_i_fu_1407_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_984_p2) - unsigned(p_p2_i425_i_3_i_reg_3329));
    p_assign_8_4_i_fu_1438_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_984_p2) - unsigned(p_p2_i425_i_4_i_reg_3343));
    p_assign_8_i_fu_1314_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_984_p2) - unsigned(p_p2_i425_i_i_reg_3287));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, or_cond_i_i_reg_3433_pp0_iter12_reg)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_s_reg_3950;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter13, or_cond_i_i_reg_3433_pp0_iter12_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (or_cond_i_i_reg_3433_pp0_iter12_reg = ap_const_lv1_1))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_blk_n <= p_kernel_val_0_V_0_empty_n;
        else 
            p_kernel_val_0_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_blk_n <= p_kernel_val_0_V_1_empty_n;
        else 
            p_kernel_val_0_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_blk_n <= p_kernel_val_0_V_2_empty_n;
        else 
            p_kernel_val_0_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_3_blk_n <= p_kernel_val_0_V_3_empty_n;
        else 
            p_kernel_val_0_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_4_blk_n <= p_kernel_val_0_V_4_empty_n;
        else 
            p_kernel_val_0_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_blk_n <= p_kernel_val_1_V_0_empty_n;
        else 
            p_kernel_val_1_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_blk_n <= p_kernel_val_1_V_1_empty_n;
        else 
            p_kernel_val_1_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_blk_n <= p_kernel_val_1_V_2_empty_n;
        else 
            p_kernel_val_1_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_3_blk_n <= p_kernel_val_1_V_3_empty_n;
        else 
            p_kernel_val_1_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_4_blk_n <= p_kernel_val_1_V_4_empty_n;
        else 
            p_kernel_val_1_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_blk_n <= p_kernel_val_2_V_0_empty_n;
        else 
            p_kernel_val_2_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_blk_n <= p_kernel_val_2_V_1_empty_n;
        else 
            p_kernel_val_2_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_blk_n <= p_kernel_val_2_V_2_empty_n;
        else 
            p_kernel_val_2_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_3_blk_n <= p_kernel_val_2_V_3_empty_n;
        else 
            p_kernel_val_2_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_4_blk_n <= p_kernel_val_2_V_4_empty_n;
        else 
            p_kernel_val_2_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_0_blk_n <= p_kernel_val_3_V_0_empty_n;
        else 
            p_kernel_val_3_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_1_blk_n <= p_kernel_val_3_V_1_empty_n;
        else 
            p_kernel_val_3_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_2_blk_n <= p_kernel_val_3_V_2_empty_n;
        else 
            p_kernel_val_3_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_3_blk_n <= p_kernel_val_3_V_3_empty_n;
        else 
            p_kernel_val_3_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_4_blk_n <= p_kernel_val_3_V_4_empty_n;
        else 
            p_kernel_val_3_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_0_blk_n <= p_kernel_val_4_V_0_empty_n;
        else 
            p_kernel_val_4_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_1_blk_n <= p_kernel_val_4_V_1_empty_n;
        else 
            p_kernel_val_4_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_2_blk_n <= p_kernel_val_4_V_2_empty_n;
        else 
            p_kernel_val_4_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_3_blk_n <= p_kernel_val_4_V_3_empty_n;
        else 
            p_kernel_val_4_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_4_blk_n <= p_kernel_val_4_V_4_empty_n;
        else 
            p_kernel_val_4_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_4_read <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_i_fu_2749_p3 <= 
        ap_const_lv8_FF when (tmp_2_i_i_i_fu_2733_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg393_i_i_fu_966_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V));
    p_p2_i425_i_1_i_fu_1195_p3 <= 
        p_assign_7_1_i_fu_1189_p2 when (tmp_16_fu_1181_p3(0) = '1') else 
        p_assign_6_1_i_fu_1175_p2;
    p_p2_i425_i_1_i_p_ass_fu_1456_p3 <= 
        p_p2_i425_i_1_i_reg_3301 when (tmp_132_1_i_fu_1341_p2(0) = '1') else 
        p_assign_8_1_i_fu_1345_p2;
    p_p2_i425_i_2_i_fu_1223_p3 <= 
        p_assign_7_2_i_fu_1217_p2 when (tmp_22_fu_1209_p3(0) = '1') else 
        p_assign_6_2_i_fu_1203_p2;
    p_p2_i425_i_2_i_p_ass_fu_1470_p3 <= 
        p_p2_i425_i_2_i_reg_3315 when (tmp_132_2_i_fu_1372_p2(0) = '1') else 
        p_assign_8_2_i_fu_1376_p2;
    p_p2_i425_i_3_i_fu_1251_p3 <= 
        p_assign_7_3_i_fu_1245_p2 when (tmp_24_fu_1237_p3(0) = '1') else 
        p_assign_6_3_i_fu_1231_p2;
    p_p2_i425_i_3_i_p_ass_fu_1484_p3 <= 
        p_p2_i425_i_3_i_reg_3329 when (tmp_132_3_i_fu_1403_p2(0) = '1') else 
        p_assign_8_3_i_fu_1407_p2;
    p_p2_i425_i_4_i_fu_1279_p3 <= 
        p_assign_7_4_i_fu_1273_p2 when (tmp_26_fu_1265_p3(0) = '1') else 
        p_assign_6_4_i_fu_1259_p2;
    p_p2_i425_i_4_i_p_ass_fu_1498_p3 <= 
        p_p2_i425_i_4_i_reg_3343 when (tmp_132_4_i_fu_1434_p2(0) = '1') else 
        p_assign_8_4_i_fu_1438_p2;
    p_p2_i425_i_i_fu_1167_p3 <= 
        p_assign_7_i_fu_1161_p2 when (tmp_14_fu_1153_p3(0) = '1') else 
        tmp_118_i_fu_1147_p2;
    p_p2_i425_i_i_p_assig_fu_1442_p3 <= 
        p_p2_i425_i_i_reg_3287 when (tmp_132_i_fu_1310_p2(0) = '1') else 
        p_assign_8_i_fu_1314_p2;
    p_p2_i_i_i_fu_1612_p3 <= 
        p_assign_1_fu_1606_p2 when (tmp_34_fu_1598_p3(0) = '1') else 
        ImagLoc_x_fu_1584_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond388_i_i_reg_3405_pp0_iter1_reg, or_cond_i_i_i_reg_3437, tmp_17_i_reg_3254, tmp_2_i_reg_3249)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_2_i_reg_3249 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_1) and (or_cond_i_i_i_reg_3437 = ap_const_lv1_1) and (exitcond388_i_i_reg_3405_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_cond_i_i_i_reg_3437 = ap_const_lv1_1) and (tmp_17_i_reg_3254 = ap_const_lv1_0) and (exitcond388_i_i_reg_3405_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op286_read_state7, ap_predicate_op287_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op287_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op286_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_0_1_i_fu_2173_p0 <= OP2_V_0_1_i_reg_3116(8 - 1 downto 0);
    r_V_2_0_1_i_fu_2173_p1 <= r_V_2_0_1_i_fu_2173_p10(8 - 1 downto 0);
    r_V_2_0_1_i_fu_2173_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_43_reg_3612),16));
    r_V_2_0_1_i_fu_2173_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_1_i_fu_2173_p0) * signed('0' &r_V_2_0_1_i_fu_2173_p1))), 16));
    r_V_2_0_2_i_fu_2181_p0 <= OP2_V_0_2_i_reg_3121(8 - 1 downto 0);
    r_V_2_0_2_i_fu_2181_p1 <= r_V_2_0_2_i_fu_2181_p10(8 - 1 downto 0);
    r_V_2_0_2_i_fu_2181_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_42_reg_3607),16));
    r_V_2_0_2_i_fu_2181_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_2_i_fu_2181_p0) * signed('0' &r_V_2_0_2_i_fu_2181_p1))), 16));
    r_V_2_1_1_i_fu_2197_p0 <= OP2_V_1_1_i_reg_3141(8 - 1 downto 0);
    r_V_2_1_1_i_fu_2197_p1 <= r_V_2_1_1_i_fu_2197_p10(8 - 1 downto 0);
    r_V_2_1_1_i_fu_2197_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_14_fu_564),16));
    r_V_2_1_1_i_fu_2197_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_1_i_fu_2197_p0) * signed('0' &r_V_2_1_1_i_fu_2197_p1))), 16));
    r_V_2_1_4_i_fu_2205_p0 <= OP2_V_1_4_i_reg_3156(8 - 1 downto 0);
    r_V_2_1_4_i_fu_2205_p1 <= r_V_2_1_4_i_fu_2205_p10(8 - 1 downto 0);
    r_V_2_1_4_i_fu_2205_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_reg_3582),16));
    r_V_2_1_4_i_fu_2205_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_4_i_fu_2205_p0) * signed('0' &r_V_2_1_4_i_fu_2205_p1))), 16));
    r_V_2_2_1_i_fu_2218_p0 <= OP2_V_2_1_i_reg_3166(8 - 1 downto 0);
    r_V_2_2_1_i_fu_2218_p1 <= r_V_2_2_1_i_fu_2218_p10(8 - 1 downto 0);
    r_V_2_2_1_i_fu_2218_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_10_fu_548),16));
    r_V_2_2_1_i_fu_2218_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_1_i_fu_2218_p0) * signed('0' &r_V_2_2_1_i_fu_2218_p1))), 16));
    r_V_2_2_2_i_fu_2300_p0 <= OP2_V_2_2_i_reg_3171(8 - 1 downto 0);
    r_V_2_2_2_i_fu_2300_p1 <= r_V_2_2_2_i_fu_2300_p10(8 - 1 downto 0);
    r_V_2_2_2_i_fu_2300_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg),16));
    r_V_2_2_2_i_fu_2300_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_2_i_fu_2300_p0) * signed('0' &r_V_2_2_2_i_fu_2300_p1))), 16));
    r_V_2_2_3_i_fu_2308_p0 <= OP2_V_2_3_i_reg_3176(8 - 1 downto 0);
    r_V_2_2_3_i_fu_2308_p1 <= r_V_2_2_3_i_fu_2308_p10(8 - 1 downto 0);
    r_V_2_2_3_i_fu_2308_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg),16));
    r_V_2_2_3_i_fu_2308_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_3_i_fu_2308_p0) * signed('0' &r_V_2_2_3_i_fu_2308_p1))), 16));
    r_V_2_2_4_i_fu_2316_p0 <= OP2_V_2_4_i_reg_3181(8 - 1 downto 0);
    r_V_2_2_4_i_fu_2316_p1 <= r_V_2_2_4_i_fu_2316_p10(8 - 1 downto 0);
    r_V_2_2_4_i_fu_2316_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg),16));
    r_V_2_2_4_i_fu_2316_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_4_i_fu_2316_p0) * signed('0' &r_V_2_2_4_i_fu_2316_p1))), 16));
    r_V_2_3_1_i_fu_2519_p0 <= OP2_V_3_1_i_reg_3191(8 - 1 downto 0);
    r_V_2_3_1_i_fu_2519_p1 <= r_V_2_3_1_i_fu_2519_p10(8 - 1 downto 0);
    r_V_2_3_1_i_fu_2519_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg),16));
    r_V_2_3_1_i_fu_2519_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_1_i_fu_2519_p0) * signed('0' &r_V_2_3_1_i_fu_2519_p1))), 16));
    r_V_2_3_2_i_fu_2398_p0 <= OP2_V_3_2_i_reg_3196(8 - 1 downto 0);
    r_V_2_3_2_i_fu_2398_p1 <= r_V_2_3_2_i_fu_2398_p10(8 - 1 downto 0);
    r_V_2_3_2_i_fu_2398_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg),16));
    r_V_2_3_2_i_fu_2398_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_2_i_fu_2398_p0) * signed('0' &r_V_2_3_2_i_fu_2398_p1))), 16));
    r_V_2_3_3_i_fu_2410_p0 <= OP2_V_3_3_i_reg_3201(8 - 1 downto 0);
    r_V_2_3_3_i_fu_2410_p1 <= r_V_2_3_3_i_fu_2410_p10(8 - 1 downto 0);
    r_V_2_3_3_i_fu_2410_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg),16));
    r_V_2_3_3_i_fu_2410_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_3_i_fu_2410_p0) * signed('0' &r_V_2_3_3_i_fu_2410_p1))), 16));
    r_V_2_3_4_i_fu_2422_p0 <= OP2_V_3_4_i_reg_3206(8 - 1 downto 0);
    r_V_2_3_4_i_fu_2422_p1 <= r_V_2_3_4_i_fu_2422_p10(8 - 1 downto 0);
    r_V_2_3_4_i_fu_2422_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg),16));
    r_V_2_3_4_i_fu_2422_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_4_i_fu_2422_p0) * signed('0' &r_V_2_3_4_i_fu_2422_p1))), 16));
    r_V_2_4_1_i_fu_2551_p0 <= OP2_V_4_1_i_reg_3216(8 - 1 downto 0);
    r_V_2_4_1_i_fu_2551_p1 <= r_V_2_4_1_i_fu_2551_p10(8 - 1 downto 0);
    r_V_2_4_1_i_fu_2551_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_516),16));
    r_V_2_4_1_i_fu_2551_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_1_i_fu_2551_p0) * signed('0' &r_V_2_4_1_i_fu_2551_p1))), 16));
    r_V_2_4_2_i_fu_2435_p0 <= OP2_V_4_2_i_reg_3221(8 - 1 downto 0);
    r_V_2_4_2_i_fu_2435_p1 <= r_V_2_4_2_i_fu_2435_p10(8 - 1 downto 0);
    r_V_2_4_2_i_fu_2435_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_512),16));
    r_V_2_4_2_i_fu_2435_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_2_i_fu_2435_p0) * signed('0' &r_V_2_4_2_i_fu_2435_p1))), 16));
    r_V_2_4_3_i_fu_2448_p0 <= OP2_V_4_3_i_reg_3226(8 - 1 downto 0);
    r_V_2_4_3_i_fu_2448_p1 <= r_V_2_4_3_i_fu_2448_p10(8 - 1 downto 0);
    r_V_2_4_3_i_fu_2448_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_508),16));
    r_V_2_4_3_i_fu_2448_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_3_i_fu_2448_p0) * signed('0' &r_V_2_4_3_i_fu_2448_p1))), 16));
    r_V_2_4_4_i_fu_2460_p0 <= OP2_V_4_4_i_reg_3231(8 - 1 downto 0);
    r_V_2_4_4_i_fu_2460_p1 <= r_V_2_4_4_i_fu_2460_p10(8 - 1 downto 0);
    r_V_2_4_4_i_fu_2460_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg),16));
    r_V_2_4_4_i_fu_2460_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_4_i_fu_2460_p0) * signed('0' &r_V_2_4_4_i_fu_2460_p1))), 16));
    r_V_2_4_i_fu_2538_p0 <= OP2_V_4_i_reg_3211(8 - 1 downto 0);
    r_V_2_4_i_fu_2538_p1 <= r_V_2_4_i_fu_2538_p10(8 - 1 downto 0);
    r_V_2_4_i_fu_2538_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_520),16));
    r_V_2_4_i_fu_2538_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_i_fu_2538_p0) * signed('0' &r_V_2_4_i_fu_2538_p1))), 16));
    rev1_fu_1325_p2 <= (tmp_15_fu_1318_p3 xor ap_const_lv1_1);
    rev2_fu_1356_p2 <= (tmp_20_fu_1349_p3 xor ap_const_lv1_1);
    rev3_fu_1387_p2 <= (tmp_23_fu_1380_p3 xor ap_const_lv1_1);
    rev4_fu_1418_p2 <= (tmp_25_fu_1411_p3 xor ap_const_lv1_1);
    rev5_fu_1625_p2 <= (tmp_33_reg_3420 xor ap_const_lv1_1);
    rev_fu_1294_p2 <= (tmp_13_fu_1287_p3 xor ap_const_lv1_1);
    row_assign_8_1_i_fu_1525_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_966_p2) - unsigned(y_1_1_i_reg_3355));
    row_assign_8_2_i_fu_1533_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_966_p2) - unsigned(y_1_2_i_reg_3360));
    row_assign_8_3_i_fu_1541_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_966_p2) - unsigned(y_1_3_i_reg_3365));
    row_assign_8_4_i_fu_1549_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_966_p2) - unsigned(y_1_4_i_reg_3370));
    row_assign_8_i_fu_1517_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_966_p2) - unsigned(y_1_i_reg_3350));
    sel_tmp1_fu_1666_p2 <= (tmp_8_i_fu_1640_p2 and sel_tmp_fu_1661_p2);
    sel_tmp_fu_1661_p2 <= (tmp_6_i_not_fu_1655_p2 or tmp_33_reg_3420);
    src_kernel_win_0_va_20_fu_1958_p3 <= 
        tmp_8_fu_1948_p7 when (tmp_115_i_reg_3271(0) = '1') else 
        col_buf_0_val_0_0_reg_3500;
    src_kernel_win_0_va_21_fu_1974_p3 <= 
        tmp_9_fu_1964_p7 when (tmp_115_i_reg_3271(0) = '1') else 
        col_buf_0_val_1_0_reg_3515;
    src_kernel_win_0_va_22_fu_1990_p3 <= 
        tmp_s_fu_1980_p7 when (tmp_115_i_reg_3271(0) = '1') else 
        col_buf_0_val_2_0_reg_3530;
    src_kernel_win_0_va_23_fu_2006_p3 <= 
        tmp_1_fu_1996_p7 when (tmp_115_i_reg_3271(0) = '1') else 
        col_buf_0_val_3_0_reg_3545;
    src_kernel_win_0_va_24_fu_2022_p3 <= 
        tmp_2_fu_2012_p7 when (tmp_115_i_reg_3271(0) = '1') else 
        col_buf_0_val_4_0_reg_3555;
    tmp17_fu_2359_p2 <= std_logic_vector(signed(p_Val2_4_1_2_cast_s_fu_2342_p1) + signed(tmp_140_2_3_cast_i_fu_2349_p1));
    tmp19_fu_2369_p2 <= std_logic_vector(signed(tmp_140_2_4_cast_i_c_fu_2352_p1) + signed(tmp_140_2_2_cast_i_c_fu_2346_p1));
    tmp20_fu_2497_p2 <= std_logic_vector(signed(tmp46_cast_fu_2490_p1) + signed(tmp17_reg_3764));
    tmp24_fu_2385_p2 <= std_logic_vector(signed(tmp49_cast_fu_2382_p1) + signed(tmp48_cast_fu_2379_p1));
    tmp25_fu_2634_p2 <= std_logic_vector(signed(p_Val2_4_3_cast_i_fu_2609_p1) + signed(tmp_140_4_2_i_fu_2628_p1));
    tmp26_fu_2640_p2 <= std_logic_vector(signed(tmp_140_4_1_i_cast_fu_2625_p1) + signed(tmp_140_4_i_cast_fu_2622_p1));
    tmp27_fu_2650_p2 <= std_logic_vector(signed(tmp61_cast_fu_2646_p1) + signed(tmp_140_4_3_i_cast_fu_2631_p1));
    tmp28_fu_2692_p2 <= std_logic_vector(signed(tmp60_cast_fu_2689_p1) + signed(tmp25_reg_3909));
    tmp29_fu_2656_p2 <= std_logic_vector(signed(tmp_140_3_4_i_cast_fu_2619_p1) + signed(tmp_140_3_1_i_cast_fu_2612_p1));
    tmp30_fu_2563_p2 <= std_logic_vector(signed(tmp_140_3_2_i_cast_fu_2528_p1) + signed(tmp_140_4_4_i_cast_fu_2560_p1));
    tmp31_fu_2573_p2 <= std_logic_vector(signed(tmp65_cast_fu_2569_p1) + signed(tmp_140_3_3_i_cast_fu_2531_p1));
    tmp32_fu_2669_p2 <= std_logic_vector(signed(tmp64_cast_fu_2666_p1) + signed(tmp63_cast_fu_2662_p1));
    tmp33_fu_2675_p2 <= std_logic_vector(unsigned(tmp_18_fu_2615_p2) + unsigned(tmp_42_reg_3869));
        tmp34_cast_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_reg_3702),18));

    tmp34_fu_2579_p2 <= std_logic_vector(unsigned(tmp_44_reg_3804) + unsigned(tmp_45_reg_3814));
    tmp35_fu_2583_p2 <= std_logic_vector(unsigned(tmp34_fu_2579_p2) + unsigned(tmp_43_reg_3794));
        tmp36_cast_fu_2334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp16_reg_3727),19));

    tmp36_fu_2714_p2 <= std_logic_vector(unsigned(tmp35_reg_3899_pp0_iter10_reg) + unsigned(tmp33_reg_3924));
    tmp37_fu_2680_p2 <= std_logic_vector(unsigned(tmp_46_reg_3879) + unsigned(tmp_47_reg_3889));
    tmp38_fu_2588_p2 <= std_logic_vector(unsigned(tmp_49_reg_3834) + unsigned(tmp_50_reg_3844));
    tmp39_fu_2592_p2 <= std_logic_vector(unsigned(tmp38_fu_2588_p2) + unsigned(tmp_48_reg_3824));
    tmp40_fu_2684_p2 <= std_logic_vector(unsigned(tmp39_reg_3904) + unsigned(tmp37_fu_2680_p2));
        tmp46_cast_fu_2490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp19_reg_3769),20));

        tmp47_cast_fu_2502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp24_reg_3779),20));

        tmp48_cast_fu_2379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp21_reg_3712_pp0_iter7_reg),19));

        tmp49_cast_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_reg_3754),19));

        tmp60_cast_fu_2689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_reg_3914),21));

        tmp61_cast_fu_2646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp26_fu_2640_p2),18));

        tmp62_cast_fu_2697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp32_reg_3919),21));

        tmp63_cast_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp29_fu_2656_p2),19));

        tmp64_cast_fu_2666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_reg_3894),19));

        tmp65_cast_fu_2569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp30_fu_2563_p2),18));

    tmp_10_fu_2365_p2 <= std_logic_vector(signed(r_V_2_2_2_i_reg_3732) + signed(r_V_2_2_4_i_reg_3743));
    tmp_10_i_fu_1096_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_12_fu_1090_p2));
    tmp_115_i_fu_1142_p2 <= "1" when (unsigned(t_V_reg_923) > unsigned(p_src_rows_V)) else "0";
    tmp_118_i_fu_1147_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_923));
    tmp_11_fu_2493_p2 <= std_logic_vector(unsigned(tmp_38_reg_3749_pp0_iter8_reg) + unsigned(tmp_39_reg_3759));
    tmp_11_i_fu_972_p2 <= std_logic_vector(unsigned(ap_const_lv32_7) + unsigned(p_src_cols_V));
    tmp_120_1_i_fu_1331_p2 <= "1" when (signed(p_assign_6_1_i_reg_3294) < signed(p_src_rows_V)) else "0";
    tmp_120_2_i_fu_1362_p2 <= "1" when (signed(p_assign_6_2_i_reg_3308) < signed(p_src_rows_V)) else "0";
    tmp_120_3_i_fu_1393_p2 <= "1" when (signed(p_assign_6_3_i_reg_3322) < signed(p_src_rows_V)) else "0";
    tmp_120_4_i_fu_1424_p2 <= "1" when (signed(p_assign_6_4_i_reg_3336) < signed(p_src_rows_V)) else "0";
    tmp_120_i_fu_1300_p2 <= "1" when (signed(tmp_118_i_reg_3280) < signed(p_src_rows_V)) else "0";
    tmp_12_fu_1090_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_132_1_i_fu_1341_p2 <= "1" when (signed(p_p2_i425_i_1_i_reg_3301) < signed(p_src_rows_V)) else "0";
    tmp_132_2_i_fu_1372_p2 <= "1" when (signed(p_p2_i425_i_2_i_reg_3315) < signed(p_src_rows_V)) else "0";
    tmp_132_3_i_fu_1403_p2 <= "1" when (signed(p_p2_i425_i_3_i_reg_3329) < signed(p_src_rows_V)) else "0";
    tmp_132_4_i_fu_1434_p2 <= "1" when (signed(p_p2_i425_i_4_i_reg_3343) < signed(p_src_rows_V)) else "0";
    tmp_132_i_fu_1310_p2 <= "1" when (signed(p_p2_i425_i_i_reg_3287) < signed(p_src_rows_V)) else "0";
    tmp_135_i_fu_984_p2 <= std_logic_vector(unsigned(ap_const_lv32_6) + unsigned(tmp_fu_978_p2));
    tmp_13_fu_1287_p3 <= tmp_118_i_reg_3280(31 downto 31);
        tmp_140_2_2_cast_i_c_fu_2346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_i_reg_3732),17));

        tmp_140_2_3_cast_i_fu_2349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_3_i_reg_3738),20));

        tmp_140_2_4_cast_i_c_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_4_i_reg_3743),17));

        tmp_140_3_1_i_cast_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_1_i_reg_3864),17));

        tmp_140_3_2_i_cast_fu_2528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_2_i_reg_3789),17));

        tmp_140_3_3_i_cast_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_3_i_reg_3799),18));

        tmp_140_3_4_i_cast_fu_2619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_4_i_reg_3809_pp0_iter9_reg),17));

        tmp_140_4_1_i_cast_fu_2625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_1_i_reg_3884),17));

        tmp_140_4_2_i_fu_2628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_2_i_reg_3819_pp0_iter9_reg),21));

        tmp_140_4_3_i_cast_fu_2631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_3_i_reg_3829_pp0_iter9_reg),18));

        tmp_140_4_4_i_cast_fu_2560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_4_i_reg_3839),17));

        tmp_140_4_i_cast_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_i_reg_3874),17));

    tmp_14_fu_1153_p3 <= tmp_118_i_fu_1147_p2(31 downto 31);
    tmp_15_fu_1318_p3 <= p_assign_6_1_i_reg_3294(31 downto 31);
    tmp_16_fu_1181_p3 <= p_assign_6_1_i_fu_1175_p2(31 downto 31);
    tmp_17_fu_2505_p2 <= std_logic_vector(unsigned(tmp_11_fu_2493_p2) + unsigned(tmp_40_reg_3774));
    tmp_17_i_fu_1118_p2 <= "1" when (unsigned(t_V_reg_923) > unsigned(ap_const_lv32_2)) else "0";
    tmp_18_fu_2615_p2 <= std_logic_vector(unsigned(tmp_17_reg_3854) + unsigned(tmp_41_reg_3784_pp0_iter9_reg));
    tmp_1_i_fu_960_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_rows_V));
    tmp_20_fu_1349_p3 <= p_assign_6_2_i_reg_3308(31 downto 31);
    tmp_22_fu_1209_p3 <= p_assign_6_2_i_fu_1203_p2(31 downto 31);
    tmp_23_fu_1380_p3 <= p_assign_6_3_i_reg_3322(31 downto 31);
    tmp_24_fu_1237_p3 <= p_assign_6_3_i_fu_1231_p2(31 downto 31);
    tmp_25_fu_1411_p3 <= p_assign_6_4_i_reg_3336(31 downto 31);
    tmp_26_fu_1265_p3 <= p_assign_6_4_i_fu_1259_p2(31 downto 31);
    tmp_27_fu_1521_p1 <= row_assign_8_i_fu_1517_p2(3 - 1 downto 0);
    tmp_28_fu_1529_p1 <= row_assign_8_1_i_fu_1525_p2(3 - 1 downto 0);
    tmp_29_fu_1537_p1 <= row_assign_8_2_i_fu_1533_p2(3 - 1 downto 0);
    tmp_2_i_fu_1113_p2 <= "1" when (unsigned(t_V_reg_923) < unsigned(p_src_rows_V)) else "0";
    tmp_2_i_i_i_fu_2733_p2 <= (isneg_reg_3934 xor ap_const_lv1_1);
    tmp_30_fu_1545_p1 <= row_assign_8_3_i_fu_1541_p2(3 - 1 downto 0);
    tmp_31_fu_1553_p1 <= row_assign_8_4_i_fu_1549_p2(3 - 1 downto 0);
    tmp_32_fu_1568_p4 <= t_V_1_reg_934(31 downto 2);
    tmp_34_fu_1598_p3 <= ImagLoc_x_fu_1584_p2(31 downto 31);
    tmp_35_fu_1696_p1 <= col_assign_1_fu_1684_p2(3 - 1 downto 0);
    tmp_38_fu_2321_p1 <= r_V_2_2_3_i_fu_2308_p2(8 - 1 downto 0);
    tmp_39_fu_2355_p1 <= p_Val2_4_1_2_i_fu_2337_p2(8 - 1 downto 0);
    tmp_40_fu_2375_p1 <= tmp_10_fu_2365_p2(8 - 1 downto 0);
    tmp_41_fu_2391_p1 <= tmp24_fu_2385_p2(8 - 1 downto 0);
    tmp_42_fu_2524_p1 <= r_V_2_3_1_i_fu_2519_p2(8 - 1 downto 0);
    tmp_43_fu_2403_p1 <= r_V_2_3_2_i_fu_2398_p2(8 - 1 downto 0);
    tmp_44_fu_2415_p1 <= r_V_2_3_3_i_fu_2410_p2(8 - 1 downto 0);
    tmp_45_fu_2427_p1 <= r_V_2_3_4_i_fu_2422_p2(8 - 1 downto 0);
    tmp_46_fu_2543_p1 <= r_V_2_4_i_fu_2538_p2(8 - 1 downto 0);
    tmp_47_fu_2556_p1 <= r_V_2_4_1_i_fu_2551_p2(8 - 1 downto 0);
    tmp_48_0_not_i_fu_1512_p2 <= (tmp_2_i_reg_3249 xor ap_const_lv1_1);
    tmp_48_fu_2440_p1 <= r_V_2_4_2_i_fu_2435_p2(8 - 1 downto 0);
    tmp_49_fu_2453_p1 <= r_V_2_4_3_i_fu_2448_p2(8 - 1 downto 0);
    tmp_50_fu_2465_p1 <= r_V_2_4_4_i_fu_2460_p2(8 - 1 downto 0);
    tmp_58_i_fu_1688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_3441),64));
    tmp_6_i_fu_1630_p2 <= "1" when (signed(ImagLoc_x_reg_3414) < signed(p_src_cols_V)) else "0";
    tmp_6_i_not_fu_1655_p2 <= (tmp_6_i_fu_1630_p2 xor ap_const_lv1_1);
    tmp_8_i_fu_1640_p2 <= "1" when (signed(p_p2_i_i_i_reg_3426) < signed(p_src_cols_V)) else "0";
    tmp_93_1_i_fu_1130_p2 <= "1" when (t_V_reg_923 = ap_const_lv32_1) else "0";
    tmp_93_2_i_fu_1136_p2 <= "1" when (t_V_reg_923 = ap_const_lv32_0) else "0";
    tmp_93_i_fu_1124_p2 <= "1" when (t_V_reg_923 = ap_const_lv32_2) else "0";
    tmp_fu_978_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_fu_954_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) + unsigned(p_src_cols_V));
    tmp_i_i_i_fu_2757_p2 <= (overflow_fu_2743_p2 or isneg_reg_3934);
    x_fu_1672_p3 <= 
        p_p2_i_i_i_reg_3426 when (sel_tmp1_fu_1666_p2(0) = '1') else 
        p_assign_3_fu_1648_p3;
    y_1_1_i_fu_1463_p3 <= 
        p_assign_6_1_i_reg_3294 when (or_cond_i424_i_1_i_fu_1335_p2(0) = '1') else 
        p_p2_i425_i_1_i_p_ass_fu_1456_p3;
    y_1_2_i_fu_1477_p3 <= 
        p_assign_6_2_i_reg_3308 when (or_cond_i424_i_2_i_fu_1366_p2(0) = '1') else 
        p_p2_i425_i_2_i_p_ass_fu_1470_p3;
    y_1_3_i_fu_1491_p3 <= 
        p_assign_6_3_i_reg_3322 when (or_cond_i424_i_3_i_fu_1397_p2(0) = '1') else 
        p_p2_i425_i_3_i_p_ass_fu_1484_p3;
    y_1_4_i_fu_1505_p3 <= 
        p_assign_6_4_i_reg_3336 when (or_cond_i424_i_4_i_fu_1428_p2(0) = '1') else 
        p_p2_i425_i_4_i_p_ass_fu_1498_p3;
    y_1_i_fu_1449_p3 <= 
        tmp_118_i_reg_3280 when (or_cond_i424_i_i_fu_1304_p2(0) = '1') else 
        p_p2_i425_i_i_p_assig_fu_1442_p3;
end behav;
