-- VHDL test case input
array (POSITIVE range <>) of Real
