--M7_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[0]
--operation mode is normal

M7_reg[0]_lut_out = M7_reg[1] & !FB1L3Q;
M7_reg[0] = DFFEA(M7_reg[0]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--FB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~22
--operation mode is normal

FB1L4Q_lut_out = FB1L3Q # FB1L4Q & !FB1L1;
FB1L4Q = DFFEA(FB1L4Q_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--FB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_o~1
--operation mode is normal

FB1L5 = M7_reg[0] # !FB1L4Q;


--K1_count[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[4]
--operation mode is normal

K1_count[4]_lut_out = K1L9;
K1_count[4] = DFFEA(K1_count[4]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--K1_count[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[0]
--operation mode is normal

K1_count[0]_lut_out = K1L1;
K1_count[0] = DFFEA(K1_count[0]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--K1_count[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[1]
--operation mode is normal

K1_count[1]_lut_out = K1L3;
K1_count[1] = DFFEA(K1_count[1]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--K1_count[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[2]
--operation mode is normal

K1_count[2]_lut_out = K1L5;
K1_count[2] = DFFEA(K1_count[2]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--K1_count[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[3]
--operation mode is normal

K1_count[3]_lut_out = K1L7;
K1_count[3] = DFFEA(K1_count[3]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--G1L65 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~48
--operation mode is normal

G1L65 = K1_count[0] & K1_count[1] & K1_count[2] & K1_count[3];


--G1L04 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~32
--operation mode is normal

G1L04 = K1_count[4] & G1L65;


--M2_reg[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]
--operation mode is normal

M2_reg[15]_lut_out = M2_reg[14] & (U1_q_b[15] # J2L1Q) # !M2_reg[14] & U1_q_b[15] & !J2L1Q;
M2_reg[15] = DFFEA(M2_reg[15]_lut_out, !KB1__clk0, rst_n, , , , );


--G1L19Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~22
--operation mode is normal

G1L19Q_lut_out = G1L49Q & (G1L061 # G1L09Q & !HB1L72) # !G1L49Q & G1L09Q & !HB1L72;
G1L19Q = DFFEA(G1L19Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L29Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~23
--operation mode is normal

G1L29Q_lut_out = G1L19Q # G1L29Q & (J2L4 # !J2L3Q);
G1L29Q = DFFEA(G1L29Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L39Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~24
--operation mode is normal

G1L39Q_lut_out = G1L29Q & J2L3Q & !J2L4;
G1L39Q = DFFEA(G1L39Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L721 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[31]~975
--operation mode is normal

G1L721 = G1L19Q # G1L29Q # G1L39Q;


--G1L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~47
--operation mode is normal

G1L55 = !K1_count[0] & K1_count[1] & K1_count[2] & K1_count[3];


--G1L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~31
--operation mode is normal

G1L93 = K1_count[4] & G1L55;


--G1L45 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~46
--operation mode is normal

G1L45 = K1_count[0] & !K1_count[1] & K1_count[2] & K1_count[3];


--G1L83 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~30
--operation mode is normal

G1L83 = K1_count[4] & G1L45;


--G1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~45
--operation mode is normal

G1L35 = !K1_count[0] & !K1_count[1] & K1_count[2] & K1_count[3];


--G1L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~29
--operation mode is normal

G1L73 = K1_count[4] & G1L35;


--G1L25 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~44
--operation mode is normal

G1L25 = K1_count[0] & K1_count[1] & !K1_count[2] & K1_count[3];


--G1L63 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~28
--operation mode is normal

G1L63 = K1_count[4] & G1L25;


--G1L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~43
--operation mode is normal

G1L15 = !K1_count[0] & K1_count[1] & !K1_count[2] & K1_count[3];


--G1L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~27
--operation mode is normal

G1L53 = K1_count[4] & G1L15;


--G1L05 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~42
--operation mode is normal

G1L05 = K1_count[0] & !K1_count[1] & !K1_count[2] & K1_count[3];


--G1L43 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~26
--operation mode is normal

G1L43 = K1_count[4] & G1L05;


--G1L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~41
--operation mode is normal

G1L94 = !K1_count[0] & !K1_count[1] & !K1_count[2] & K1_count[3];


--G1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~25
--operation mode is normal

G1L33 = K1_count[4] & G1L94;


--G1L84 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~40
--operation mode is normal

G1L84 = K1_count[0] & K1_count[1] & K1_count[2] & !K1_count[3];


--G1L23 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~24
--operation mode is normal

G1L23 = K1_count[4] & G1L84;


--G1L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~39
--operation mode is normal

G1L74 = !K1_count[0] & K1_count[1] & K1_count[2] & !K1_count[3];


--G1L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~23
--operation mode is normal

G1L13 = K1_count[4] & G1L74;


--G1L64 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~38
--operation mode is normal

G1L64 = K1_count[0] & !K1_count[1] & K1_count[2] & !K1_count[3];


--G1L03 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~22
--operation mode is normal

G1L03 = K1_count[4] & G1L64;


--G1L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~37
--operation mode is normal

G1L54 = !K1_count[0] & !K1_count[1] & K1_count[2] & !K1_count[3];


--G1L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~21
--operation mode is normal

G1L92 = K1_count[4] & G1L54;


--G1L44 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~36
--operation mode is normal

G1L44 = K1_count[0] & K1_count[1] & !K1_count[2] & !K1_count[3];


--G1L82 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~20
--operation mode is normal

G1L82 = K1_count[4] & G1L44;


--G1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~35
--operation mode is normal

G1L34 = !K1_count[0] & K1_count[1] & !K1_count[2] & !K1_count[3];


--G1L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~19
--operation mode is normal

G1L72 = K1_count[4] & G1L34;


--G1L24 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~34
--operation mode is normal

G1L24 = K1_count[0] & !K1_count[1] & !K1_count[2] & !K1_count[3];


--G1L62 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~18
--operation mode is normal

G1L62 = K1_count[4] & G1L24;


--G1L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~33
--operation mode is normal

G1L14 = !K1_count[0] & !K1_count[1] & !K1_count[2] & !K1_count[3];


--G1L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~17
--operation mode is normal

G1L52 = K1_count[4] & G1L14;


--G1L42 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~16
--operation mode is normal

G1L42 = G1L65 & !K1_count[4];


--G1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~15
--operation mode is normal

G1L32 = G1L55 & !K1_count[4];


--G1L22 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~14
--operation mode is normal

G1L22 = G1L45 & !K1_count[4];


--G1L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~13
--operation mode is normal

G1L12 = G1L35 & !K1_count[4];


--G1L02 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~12
--operation mode is normal

G1L02 = G1L25 & !K1_count[4];


--G1L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~11
--operation mode is normal

G1L91 = G1L15 & !K1_count[4];


--G1L81 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~10
--operation mode is normal

G1L81 = G1L05 & !K1_count[4];


--G1L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~9
--operation mode is normal

G1L71 = G1L94 & !K1_count[4];


--G1L61 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~8
--operation mode is normal

G1L61 = G1L84 & !K1_count[4];


--G1L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~7
--operation mode is normal

G1L51 = G1L74 & !K1_count[4];


--G1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~6
--operation mode is normal

G1L41 = G1L64 & !K1_count[4];


--G1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~5
--operation mode is normal

G1L31 = G1L54 & !K1_count[4];


--G1L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~4
--operation mode is normal

G1L21 = G1L44 & !K1_count[4];


--G1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~3
--operation mode is normal

G1L11 = G1L34 & !K1_count[4];


--G1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~2
--operation mode is normal

G1L01 = G1L24 & !K1_count[4];


--G1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~1
--operation mode is normal

G1L9 = G1L14 & !K1_count[4];


--G1L49Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~25
--operation mode is normal

G1L49Q_lut_out = G1L39Q;
G1L49Q = DFFEA(G1L49Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L09Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~21
--operation mode is normal

G1L09Q_lut_out = G1L09Q & (HB1L72 # H1L1 & !G1L98Q) # !G1L09Q & H1L1 & !G1L98Q;
G1L09Q = DFFEA(G1L09Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L98Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~20
--operation mode is normal

G1L98Q_lut_out = G1L49Q & G1L061 & (G1L98Q # H1L1) # !G1L49Q & (G1L98Q # H1L1);
G1L98Q = DFFEA(G1L98Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L161 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~1
--operation mode is normal

G1L161 = G1L49Q # G1L09Q # !G1L98Q;


--J2L1Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~20
--operation mode is normal

J2L1Q_lut_out = G1L19Q & (J2L4 # !J2L3Q) # !G1L19Q & J2L1Q & (J2L4 # !J2L3Q);
J2L1Q = DFFEA(J2L1Q_lut_out, !KB1__clk0, rst_n, , , , );


--J2L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_ncs_o~1
--operation mode is normal

J2L51 = G1L19Q # J2L1Q;


--G1L951 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[31]~3200
--operation mode is normal

G1L951 = G1L161 # G1L721 & (!J2L51 # !G1L04);


--G1L851 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[30]~3201
--operation mode is normal

G1L851 = G1L161 # G1L721 & (!J2L51 # !G1L93);


--G1L751 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[29]~3202
--operation mode is normal

G1L751 = G1L161 # G1L721 & (!J2L51 # !G1L83);


--G1L651 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[28]~3203
--operation mode is normal

G1L651 = G1L161 # G1L721 & (!J2L51 # !G1L73);


--G1L551 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[27]~3204
--operation mode is normal

G1L551 = G1L161 # G1L721 & (!J2L51 # !G1L63);


--G1L451 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[26]~3205
--operation mode is normal

G1L451 = G1L161 # G1L721 & (!J2L51 # !G1L53);


--G1L351 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[25]~3206
--operation mode is normal

G1L351 = G1L161 # G1L721 & (!J2L51 # !G1L43);


--G1L251 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[24]~3207
--operation mode is normal

G1L251 = G1L161 # G1L721 & (!J2L51 # !G1L33);


--G1L151 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[23]~3208
--operation mode is normal

G1L151 = G1L161 # G1L721 & (!J2L51 # !G1L23);


--G1L051 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[22]~3209
--operation mode is normal

G1L051 = G1L161 # G1L721 & (!J2L51 # !G1L13);


--G1L941 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[21]~3210
--operation mode is normal

G1L941 = G1L161 # G1L721 & (!J2L51 # !G1L03);


--G1L841 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[20]~3211
--operation mode is normal

G1L841 = G1L161 # G1L721 & (!J2L51 # !G1L92);


--G1L741 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[19]~3212
--operation mode is normal

G1L741 = G1L161 # G1L721 & (!J2L51 # !G1L82);


--G1L641 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[18]~3213
--operation mode is normal

G1L641 = G1L161 # G1L721 & (!J2L51 # !G1L72);


--G1L541 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[17]~3214
--operation mode is normal

G1L541 = G1L161 # G1L721 & (!J2L51 # !G1L62);


--G1L441 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[16]~3215
--operation mode is normal

G1L441 = G1L161 # G1L721 & (!J2L51 # !G1L52);


--G1L341 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[15]~3216
--operation mode is normal

G1L341 = G1L161 # G1L721 & (!J2L51 # !G1L42);


--G1L241 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[14]~3217
--operation mode is normal

G1L241 = G1L161 # G1L721 & (!J2L51 # !G1L32);


--G1L141 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[13]~3218
--operation mode is normal

G1L141 = G1L161 # G1L721 & (!J2L51 # !G1L22);


--G1L041 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[12]~3219
--operation mode is normal

G1L041 = G1L161 # G1L721 & (!J2L51 # !G1L12);


--G1L931 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[11]~3220
--operation mode is normal

G1L931 = G1L161 # G1L721 & (!J2L51 # !G1L02);


--G1L831 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[10]~3221
--operation mode is normal

G1L831 = G1L161 # G1L721 & (!J2L51 # !G1L91);


--G1L731 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[9]~3222
--operation mode is normal

G1L731 = G1L161 # G1L721 & (!J2L51 # !G1L81);


--G1L631 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[8]~3223
--operation mode is normal

G1L631 = G1L161 # G1L721 & (!J2L51 # !G1L71);


--G1L531 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[7]~3224
--operation mode is normal

G1L531 = G1L161 # G1L721 & (!J2L51 # !G1L61);


--G1L431 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[6]~3225
--operation mode is normal

G1L431 = G1L161 # G1L721 & (!J2L51 # !G1L51);


--G1L331 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[5]~3226
--operation mode is normal

G1L331 = G1L161 # G1L721 & (!J2L51 # !G1L41);


--G1L231 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[4]~3227
--operation mode is normal

G1L231 = G1L161 # G1L721 & (!J2L51 # !G1L31);


--G1L131 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[3]~3228
--operation mode is normal

G1L131 = G1L161 # G1L721 & (!J2L51 # !G1L21);


--G1L031 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[2]~3229
--operation mode is normal

G1L031 = G1L161 # G1L721 & (!J2L51 # !G1L11);


--G1L921 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[1]~3230
--operation mode is normal

G1L921 = G1L161 # G1L721 & (!J2L51 # !G1L01);


--G1L821 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[0]~3231
--operation mode is normal

G1L821 = G1L161 # G1L721 & (!J2L51 # !G1L9);


--KB1__clk0 is bc_pll:pll0|altpll:altpll_component|_clk0
KB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--KB1__clk1 is bc_pll:pll0|altpll:altpll_component|_clk1
KB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--KB1__clk2 is bc_pll:pll0|altpll:altpll_component|_clk2
KB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--G1L88 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[31]~97
--operation mode is normal

G1L88 = KB1__clk0 & G1L04 & G1L721 & J2L1Q;


--G1L78 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[30]~99
--operation mode is normal

G1L78 = KB1__clk0 & G1L721 & G1L93 & J2L1Q;


--G1L68 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[29]~101
--operation mode is normal

G1L68 = KB1__clk0 & G1L721 & G1L83 & J2L1Q;


--G1L58 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[28]~103
--operation mode is normal

G1L58 = KB1__clk0 & G1L721 & G1L73 & J2L1Q;


--G1L48 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[27]~105
--operation mode is normal

G1L48 = KB1__clk0 & G1L721 & G1L63 & J2L1Q;


--G1L38 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[26]~107
--operation mode is normal

G1L38 = KB1__clk0 & G1L721 & G1L53 & J2L1Q;


--G1L28 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[25]~109
--operation mode is normal

G1L28 = KB1__clk0 & G1L721 & G1L43 & J2L1Q;


--G1L18 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[24]~111
--operation mode is normal

G1L18 = KB1__clk0 & G1L721 & G1L33 & J2L1Q;


--G1L08 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[23]~113
--operation mode is normal

G1L08 = KB1__clk0 & G1L721 & G1L23 & J2L1Q;


--G1L97 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[22]~115
--operation mode is normal

G1L97 = KB1__clk0 & G1L721 & G1L13 & J2L1Q;


--G1L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[21]~117
--operation mode is normal

G1L87 = KB1__clk0 & G1L721 & G1L03 & J2L1Q;


--G1L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[20]~119
--operation mode is normal

G1L77 = KB1__clk0 & G1L721 & G1L92 & J2L1Q;


--G1L67 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[19]~121
--operation mode is normal

G1L67 = KB1__clk0 & G1L721 & G1L82 & J2L1Q;


--G1L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[18]~123
--operation mode is normal

G1L57 = KB1__clk0 & G1L721 & G1L72 & J2L1Q;


--G1L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[17]~125
--operation mode is normal

G1L47 = KB1__clk0 & G1L721 & G1L62 & J2L1Q;


--G1L37 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[16]~127
--operation mode is normal

G1L37 = KB1__clk0 & G1L721 & G1L52 & J2L1Q;


--G1L27 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[15]~129
--operation mode is normal

G1L27 = KB1__clk0 & G1L721 & G1L42 & J2L1Q;


--G1L17 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[14]~131
--operation mode is normal

G1L17 = KB1__clk0 & G1L721 & G1L32 & J2L1Q;


--G1L07 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[13]~133
--operation mode is normal

G1L07 = KB1__clk0 & G1L721 & G1L22 & J2L1Q;


--G1L96 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[12]~135
--operation mode is normal

G1L96 = KB1__clk0 & G1L721 & G1L12 & J2L1Q;


--G1L86 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[11]~137
--operation mode is normal

G1L86 = KB1__clk0 & G1L721 & G1L02 & J2L1Q;


--G1L76 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[10]~139
--operation mode is normal

G1L76 = KB1__clk0 & G1L721 & G1L91 & J2L1Q;


--G1L66 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[9]~141
--operation mode is normal

G1L66 = KB1__clk0 & G1L721 & G1L81 & J2L1Q;


--G1L56 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[8]~143
--operation mode is normal

G1L56 = KB1__clk0 & G1L721 & G1L71 & J2L1Q;


--G1L46 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[7]~145
--operation mode is normal

G1L46 = KB1__clk0 & G1L721 & G1L61 & J2L1Q;


--G1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[6]~147
--operation mode is normal

G1L36 = KB1__clk0 & G1L721 & G1L51 & J2L1Q;


--G1L26 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[5]~149
--operation mode is normal

G1L26 = KB1__clk0 & G1L721 & G1L41 & J2L1Q;


--G1L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[4]~151
--operation mode is normal

G1L16 = KB1__clk0 & G1L721 & G1L31 & J2L1Q;


--G1L06 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[3]~153
--operation mode is normal

G1L06 = KB1__clk0 & G1L721 & G1L21 & J2L1Q;


--G1L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[2]~155
--operation mode is normal

G1L95 = KB1__clk0 & G1L721 & G1L11 & J2L1Q;


--G1L85 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[1]~157
--operation mode is normal

G1L85 = KB1__clk0 & G1L721 & G1L01 & J2L1Q;


--G1L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[0]~159
--operation mode is normal

G1L75 = KB1__clk0 & G1L721 & G1L9 & J2L1Q;


--G1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~21
--operation mode is normal

G1L3Q_lut_out = G1L3Q & (HB1L72 # H1L1 & !G1L2Q) # !G1L3Q & H1L1 & !G1L2Q;
G1L3Q = DFFEA(G1L3Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L4Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~22
--operation mode is normal

G1L4Q_lut_out = G1L3Q & !HB1L72;
G1L4Q = DFFEA(G1L4Q_lut_out, KB1__clk0, rst_n, , , , );


--J1L1Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~20
--operation mode is normal

J1L1Q_lut_out = J1L3Q & J1L4 & (G1L4Q # J1L1Q) # !J1L3Q & (G1L4Q # J1L1Q);
J1L1Q = DFFEA(J1L1Q_lut_out, !KB1__clk0, rst_n, , , , );


--G1L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~20
--operation mode is normal

G1L2Q_lut_out = !G1L6Q & (G1L2Q # H1L1);
G1L2Q = DFFEA(G1L2Q_lut_out, KB1__clk0, rst_n, , , , );


--G1L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_ncs_o~1
--operation mode is normal

G1L8 = G1L3Q # !G1L4Q & !J1L1Q # !G1L2Q;


--G1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_clk_o~22
--operation mode is normal

G1L1 = KB1__clk0 & J1L1Q & G1L2Q & !G1L3Q;


--M1_reg[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[15]
--operation mode is normal

M1_reg[15]_lut_out = M1_reg[14] & (P1_reg_o[15] # J1L1Q) # !M1_reg[14] & P1_reg_o[15] & !J1L1Q;
M1_reg[15] = DFFEA(M1_reg[15]_lut_out, !KB1__clk0, rst_n, , , , );


--G1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_data_o~21
--operation mode is normal

G1L7 = G1L2Q & M1_reg[15] & !G1L3Q;


--E1_led_data[0] is leds:leds_slave|led_data[0]
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, KB1__clk0, rst_n, , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1]
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, KB1__clk0, rst_n, , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2]
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, KB1__clk0, rst_n, , E1L8, , );


--N8_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N8_safe_q[5]_carry_eqn = N8L11;
N8_safe_q[5]_lut_out = N8_safe_q[5] $ N8_safe_q[5]_carry_eqn;
N8_safe_q[5]_sload_eqn = (GB1L81 & GB1L52) # (!GB1L81 & N8_safe_q[5]_lut_out);
N8_safe_q[5] = DFFEA(N8_safe_q[5]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N8L31 = CARRY(!N8L11 # !N8_safe_q[5]);


--N8_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N8_safe_q[17]_carry_eqn = N8L53;
N8_safe_q[17]_lut_out = N8_safe_q[17] $ N8_safe_q[17]_carry_eqn;
N8_safe_q[17]_sload_eqn = (GB1L81 & GB1L73) # (!GB1L81 & N8_safe_q[17]_lut_out);
N8_safe_q[17] = DFFEA(N8_safe_q[17]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N8L73 = CARRY(!N8L53 # !N8_safe_q[17]);


--N8_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N8_safe_q[15]_carry_eqn = N8L13;
N8_safe_q[15]_lut_out = N8_safe_q[15] $ N8_safe_q[15]_carry_eqn;
N8_safe_q[15]_sload_eqn = (GB1L81 & GB1L53) # (!GB1L81 & N8_safe_q[15]_lut_out);
N8_safe_q[15] = DFFEA(N8_safe_q[15]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N8L33 = CARRY(!N8L13 # !N8_safe_q[15]);


--N8_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N8_safe_q[13]_carry_eqn = N8L72;
N8_safe_q[13]_lut_out = N8_safe_q[13] $ N8_safe_q[13]_carry_eqn;
N8_safe_q[13]_sload_eqn = (GB1L81 & GB1L33) # (!GB1L81 & N8_safe_q[13]_lut_out);
N8_safe_q[13] = DFFEA(N8_safe_q[13]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N8L92 = CARRY(!N8L72 # !N8_safe_q[13]);


--N8_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N8_safe_q[12]_carry_eqn = N8L52;
N8_safe_q[12]_lut_out = N8_safe_q[12] $ !N8_safe_q[12]_carry_eqn;
N8_safe_q[12]_sload_eqn = (GB1L81 & GB1L23) # (!GB1L81 & N8_safe_q[12]_lut_out);
N8_safe_q[12] = DFFEA(N8_safe_q[12]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N8L72 = CARRY(N8_safe_q[12] & !N8L52);


--Y1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~74
--operation mode is normal

Y1L08 = N8_safe_q[17] # N8_safe_q[15] # N8_safe_q[13] # N8_safe_q[12];


--N8_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N8_safe_q[11]_carry_eqn = N8L32;
N8_safe_q[11]_lut_out = N8_safe_q[11] $ N8_safe_q[11]_carry_eqn;
N8_safe_q[11]_sload_eqn = (GB1L81 & GB1L13) # (!GB1L81 & N8_safe_q[11]_lut_out);
N8_safe_q[11] = DFFEA(N8_safe_q[11]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N8L52 = CARRY(!N8L32 # !N8_safe_q[11]);


--N8_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N8_safe_q[10]_carry_eqn = N8L12;
N8_safe_q[10]_lut_out = N8_safe_q[10] $ !N8_safe_q[10]_carry_eqn;
N8_safe_q[10]_sload_eqn = (GB1L81 & GB1L03) # (!GB1L81 & N8_safe_q[10]_lut_out);
N8_safe_q[10] = DFFEA(N8_safe_q[10]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N8L32 = CARRY(N8_safe_q[10] & !N8L12);


--N8_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N8_safe_q[9]_carry_eqn = N8L91;
N8_safe_q[9]_lut_out = N8_safe_q[9] $ N8_safe_q[9]_carry_eqn;
N8_safe_q[9]_sload_eqn = (GB1L81 & GB1L92) # (!GB1L81 & N8_safe_q[9]_lut_out);
N8_safe_q[9] = DFFEA(N8_safe_q[9]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N8L12 = CARRY(!N8L91 # !N8_safe_q[9]);


--N8_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N8_safe_q[8]_carry_eqn = N8L71;
N8_safe_q[8]_lut_out = N8_safe_q[8] $ !N8_safe_q[8]_carry_eqn;
N8_safe_q[8]_sload_eqn = (GB1L81 & GB1L82) # (!GB1L81 & N8_safe_q[8]_lut_out);
N8_safe_q[8] = DFFEA(N8_safe_q[8]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N8L91 = CARRY(N8_safe_q[8] & !N8L71);


--Y1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~75
--operation mode is normal

Y1L18 = N8_safe_q[11] # N8_safe_q[10] # N8_safe_q[9] # N8_safe_q[8];


--N8_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is normal

N8_safe_q[29]_carry_eqn = N8L95;
N8_safe_q[29]_lut_out = N8_safe_q[29] $ N8_safe_q[29]_carry_eqn;
N8_safe_q[29]_sload_eqn = (GB1L81 & GB1L94) # (!GB1L81 & N8_safe_q[29]_lut_out);
N8_safe_q[29] = DFFEA(N8_safe_q[29]_sload_eqn, KB1__clk0, VCC, , , , );


--N8_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N8_safe_q[28]_carry_eqn = N8L75;
N8_safe_q[28]_lut_out = N8_safe_q[28] $ !N8_safe_q[28]_carry_eqn;
N8_safe_q[28]_sload_eqn = (GB1L81 & GB1L84) # (!GB1L81 & N8_safe_q[28]_lut_out);
N8_safe_q[28] = DFFEA(N8_safe_q[28]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N8L95 = CARRY(N8_safe_q[28] & !N8L75);


--N8_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N8_safe_q[27]_carry_eqn = N8L55;
N8_safe_q[27]_lut_out = N8_safe_q[27] $ N8_safe_q[27]_carry_eqn;
N8_safe_q[27]_sload_eqn = (GB1L81 & GB1L74) # (!GB1L81 & N8_safe_q[27]_lut_out);
N8_safe_q[27] = DFFEA(N8_safe_q[27]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N8L75 = CARRY(!N8L55 # !N8_safe_q[27]);


--N8_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N8_safe_q[26]_carry_eqn = N8L35;
N8_safe_q[26]_lut_out = N8_safe_q[26] $ !N8_safe_q[26]_carry_eqn;
N8_safe_q[26]_sload_eqn = (GB1L81 & GB1L64) # (!GB1L81 & N8_safe_q[26]_lut_out);
N8_safe_q[26] = DFFEA(N8_safe_q[26]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N8L55 = CARRY(N8_safe_q[26] & !N8L35);


--N8L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600
--operation mode is normal

N8L36 = !N8_safe_q[29] & !N8_safe_q[28] & !N8_safe_q[27] & !N8_safe_q[26];


--N8_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N8_safe_q[25]_carry_eqn = N8L15;
N8_safe_q[25]_lut_out = N8_safe_q[25] $ N8_safe_q[25]_carry_eqn;
N8_safe_q[25]_sload_eqn = (GB1L81 & GB1L54) # (!GB1L81 & N8_safe_q[25]_lut_out);
N8_safe_q[25] = DFFEA(N8_safe_q[25]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N8L35 = CARRY(!N8L15 # !N8_safe_q[25]);


--N8_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N8_safe_q[24]_carry_eqn = N8L94;
N8_safe_q[24]_lut_out = N8_safe_q[24] $ !N8_safe_q[24]_carry_eqn;
N8_safe_q[24]_sload_eqn = (GB1L81 & GB1L44) # (!GB1L81 & N8_safe_q[24]_lut_out);
N8_safe_q[24] = DFFEA(N8_safe_q[24]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N8L15 = CARRY(N8_safe_q[24] & !N8L94);


--N8_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N8_safe_q[23]_carry_eqn = N8L74;
N8_safe_q[23]_lut_out = N8_safe_q[23] $ N8_safe_q[23]_carry_eqn;
N8_safe_q[23]_sload_eqn = (GB1L81 & GB1L34) # (!GB1L81 & N8_safe_q[23]_lut_out);
N8_safe_q[23] = DFFEA(N8_safe_q[23]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N8L94 = CARRY(!N8L74 # !N8_safe_q[23]);


--N8_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N8_safe_q[22]_carry_eqn = N8L54;
N8_safe_q[22]_lut_out = N8_safe_q[22] $ !N8_safe_q[22]_carry_eqn;
N8_safe_q[22]_sload_eqn = (GB1L81 & GB1L24) # (!GB1L81 & N8_safe_q[22]_lut_out);
N8_safe_q[22] = DFFEA(N8_safe_q[22]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N8L74 = CARRY(N8_safe_q[22] & !N8L54);


--N8L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601
--operation mode is normal

N8L46 = !N8_safe_q[25] & !N8_safe_q[24] & !N8_safe_q[23] & !N8_safe_q[22];


--N8_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N8_safe_q[21]_carry_eqn = N8L34;
N8_safe_q[21]_lut_out = N8_safe_q[21] $ N8_safe_q[21]_carry_eqn;
N8_safe_q[21]_sload_eqn = (GB1L81 & GB1L14) # (!GB1L81 & N8_safe_q[21]_lut_out);
N8_safe_q[21] = DFFEA(N8_safe_q[21]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N8L54 = CARRY(!N8L34 # !N8_safe_q[21]);


--N8_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N8_safe_q[20]_carry_eqn = N8L14;
N8_safe_q[20]_lut_out = N8_safe_q[20] $ !N8_safe_q[20]_carry_eqn;
N8_safe_q[20]_sload_eqn = (GB1L81 & GB1L04) # (!GB1L81 & N8_safe_q[20]_lut_out);
N8_safe_q[20] = DFFEA(N8_safe_q[20]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N8L34 = CARRY(N8_safe_q[20] & !N8L14);


--N8_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N8_safe_q[19]_carry_eqn = N8L93;
N8_safe_q[19]_lut_out = N8_safe_q[19] $ N8_safe_q[19]_carry_eqn;
N8_safe_q[19]_sload_eqn = (GB1L81 & GB1L93) # (!GB1L81 & N8_safe_q[19]_lut_out);
N8_safe_q[19] = DFFEA(N8_safe_q[19]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N8L14 = CARRY(!N8L93 # !N8_safe_q[19]);


--N8_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N8_safe_q[18]_carry_eqn = N8L73;
N8_safe_q[18]_lut_out = N8_safe_q[18] $ !N8_safe_q[18]_carry_eqn;
N8_safe_q[18]_sload_eqn = (GB1L81 & GB1L83) # (!GB1L81 & N8_safe_q[18]_lut_out);
N8_safe_q[18] = DFFEA(N8_safe_q[18]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N8L93 = CARRY(N8_safe_q[18] & !N8L73);


--N8L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602
--operation mode is normal

N8L56 = !N8_safe_q[21] & !N8_safe_q[20] & !N8_safe_q[19] & !N8_safe_q[18];


--N8_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N8_safe_q[16]_carry_eqn = N8L33;
N8_safe_q[16]_lut_out = N8_safe_q[16] $ !N8_safe_q[16]_carry_eqn;
N8_safe_q[16]_sload_eqn = (GB1L81 & GB1L63) # (!GB1L81 & N8_safe_q[16]_lut_out);
N8_safe_q[16] = DFFEA(N8_safe_q[16]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N8L53 = CARRY(N8_safe_q[16] & !N8L33);


--N8_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N8_safe_q[14]_carry_eqn = N8L92;
N8_safe_q[14]_lut_out = N8_safe_q[14] $ !N8_safe_q[14]_carry_eqn;
N8_safe_q[14]_sload_eqn = (GB1L81 & GB1L43) # (!GB1L81 & N8_safe_q[14]_lut_out);
N8_safe_q[14] = DFFEA(N8_safe_q[14]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N8L13 = CARRY(N8_safe_q[14] & !N8L92);


--N8_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N8_safe_q[7]_carry_eqn = N8L51;
N8_safe_q[7]_lut_out = N8_safe_q[7] $ N8_safe_q[7]_carry_eqn;
N8_safe_q[7]_sload_eqn = (GB1L81 & GB1L72) # (!GB1L81 & N8_safe_q[7]_lut_out);
N8_safe_q[7] = DFFEA(N8_safe_q[7]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N8L71 = CARRY(!N8L51 # !N8_safe_q[7]);


--N8_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N8_safe_q[6]_carry_eqn = N8L31;
N8_safe_q[6]_lut_out = N8_safe_q[6] $ !N8_safe_q[6]_carry_eqn;
N8_safe_q[6]_sload_eqn = (GB1L81 & GB1L62) # (!GB1L81 & N8_safe_q[6]_lut_out);
N8_safe_q[6] = DFFEA(N8_safe_q[6]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N8L51 = CARRY(N8_safe_q[6] & !N8L31);


--N8L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603
--operation mode is normal

N8L66 = !N8_safe_q[16] & !N8_safe_q[14] & !N8_safe_q[7] & !N8_safe_q[6];


--N8L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604
--operation mode is normal

N8L76 = N8L36 & N8L46 & N8L56 & N8L66;


--N8_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N8_safe_q[4]_carry_eqn = N8L9;
N8_safe_q[4]_lut_out = N8_safe_q[4] $ !N8_safe_q[4]_carry_eqn;
N8_safe_q[4]_sload_eqn = (GB1L81 & GB1L42) # (!GB1L81 & N8_safe_q[4]_lut_out);
N8_safe_q[4] = DFFEA(N8_safe_q[4]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N8L11 = CARRY(N8_safe_q[4] & !N8L9);


--N8_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N8_safe_q[3]_carry_eqn = N8L7;
N8_safe_q[3]_lut_out = N8_safe_q[3] $ N8_safe_q[3]_carry_eqn;
N8_safe_q[3]_sload_eqn = (GB1L81 & GB1L32) # (!GB1L81 & N8_safe_q[3]_lut_out);
N8_safe_q[3] = DFFEA(N8_safe_q[3]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N8L9 = CARRY(!N8L7 # !N8_safe_q[3]);


--N8_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N8_safe_q[2]_carry_eqn = N8L5;
N8_safe_q[2]_lut_out = N8_safe_q[2] $ !N8_safe_q[2]_carry_eqn;
N8_safe_q[2]_sload_eqn = (GB1L81 & GB1L22) # (!GB1L81 & N8_safe_q[2]_lut_out);
N8_safe_q[2] = DFFEA(N8_safe_q[2]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N8L7 = CARRY(N8_safe_q[2] & !N8L5);


--N8_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N8_safe_q[1]_carry_eqn = N8L3;
N8_safe_q[1]_lut_out = N8_safe_q[1] $ N8_safe_q[1]_carry_eqn;
N8_safe_q[1]_sload_eqn = (GB1L81 & GB1L12) # (!GB1L81 & N8_safe_q[1]_lut_out);
N8_safe_q[1] = DFFEA(N8_safe_q[1]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L5 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N8L5 = CARRY(!N8L3 # !N8_safe_q[1]);


--N8L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605
--operation mode is normal

N8L86 = !N8_safe_q[4] & !N8_safe_q[3] & !N8_safe_q[2] & !N8_safe_q[1];


--N8_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N8_safe_q[0]_lut_out = !N8_safe_q[0];
N8_safe_q[0]_sload_eqn = (GB1L81 & GB1L02) # (!GB1L81 & N8_safe_q[0]_lut_out);
N8_safe_q[0] = DFFEA(N8_safe_q[0]_sload_eqn, KB1__clk0, VCC, , , , );

--N8L3 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N8L3 = CARRY(N8_safe_q[0]);


--N8L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606
--operation mode is normal

N8L96 = N8L76 & N8L86 & !N8_safe_q[0];


--Y1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1
--operation mode is normal

Y1L87 = N8_safe_q[5] # Y1L08 # Y1L18 # !N8L96;


--M7_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[1]
--operation mode is normal

M7_reg[1]_lut_out = M7L31 # EB1L4 & M7L41 & !BB8_count[2];
M7_reg[1] = DFFEA(M7_reg[1]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--FB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~21
--operation mode is normal

FB1L3Q_lut_out = EB1L22Q & !FB1L2Q;
FB1L3Q = DFFEA(FB1L3Q_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--EB1_tx_clk_divide[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[2]
--operation mode is normal

EB1_tx_clk_divide[2]_lut_out = !EB1_tx_clk_divide[2];
EB1_tx_clk_divide[2] = DFFEA(EB1_tx_clk_divide[2]_lut_out, KB1__clk2, rst_n, , EB1L1, , );


--FB1L2Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~20
--operation mode is normal

FB1L2Q_lut_out = FB1L4Q & !FB1L1 & (FB1L2Q # EB1L22Q) # !FB1L4Q & (FB1L2Q # EB1L22Q);
FB1L2Q = DFFEA(FB1L2Q_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--BB9_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[3]
--operation mode is normal

BB9_count[3]_lut_out = FB1L4Q & (BB9_count[3] # BB9_count[2] & BB9L1);
BB9_count[3] = DFFEA(BB9_count[3]_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--BB9_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[0]
--operation mode is normal

BB9_count[0]_lut_out = !BB9_count[0] & !BB9L7 & FB1L4Q;
BB9_count[0] = DFFEA(BB9_count[0]_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--BB9_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[2]
--operation mode is normal

BB9_count[2]_lut_out = FB1L4Q & !BB9L7 & (BB9_count[2] $ BB9L1);
BB9_count[2] = DFFEA(BB9_count[2]_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--BB9_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[1]
--operation mode is normal

BB9_count[1]_lut_out = FB1L4Q & (BB9L7 # BB9_count[1] $ BB9_count[0]);
BB9_count[1] = DFFEA(BB9_count[1]_lut_out, !EB1_tx_clk_divide[2], rst_n, , , , );


--FB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|next_state.idle~17
--operation mode is normal

FB1L1 = BB9_count[3] & BB9_count[0] & !BB9_count[2] & !BB9_count[1];


--K1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~5
--operation mode is arithmetic

K1L9_carry_eqn = K1L8;
K1L9 = K1_count[4] $ !K1L9_carry_eqn;

--K1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~5COUT
--operation mode is arithmetic

K1L01 = CARRY(K1_count[4] & !K1L8);


--K1_count[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[30]
--operation mode is normal

K1_count[30]_lut_out = K1L16;
K1_count[30] = DFFEA(K1_count[30]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[29]
--operation mode is normal

K1_count[29]_lut_out = K1L95;
K1_count[29] = DFFEA(K1_count[29]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[28]
--operation mode is normal

K1_count[28]_lut_out = K1L75;
K1_count[28] = DFFEA(K1_count[28]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[27]
--operation mode is normal

K1_count[27]_lut_out = K1L55;
K1_count[27] = DFFEA(K1_count[27]_lut_out, G1L49Q, !K1L601, , , , );


--K1L37 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~553
--operation mode is normal

K1L37 = !K1_count[30] & !K1_count[29] & !K1_count[28] & !K1_count[27];


--K1_count[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[26]
--operation mode is normal

K1_count[26]_lut_out = K1L35;
K1_count[26] = DFFEA(K1_count[26]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[25]
--operation mode is normal

K1_count[25]_lut_out = K1L15;
K1_count[25] = DFFEA(K1_count[25]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[24]
--operation mode is normal

K1_count[24]_lut_out = K1L94;
K1_count[24] = DFFEA(K1_count[24]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[23]
--operation mode is normal

K1_count[23]_lut_out = K1L74;
K1_count[23] = DFFEA(K1_count[23]_lut_out, G1L49Q, !K1L601, , , , );


--K1L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~554
--operation mode is normal

K1L47 = !K1_count[26] & !K1_count[25] & !K1_count[24] & !K1_count[23];


--K1_count[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[22]
--operation mode is normal

K1_count[22]_lut_out = K1L54;
K1_count[22] = DFFEA(K1_count[22]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[21]
--operation mode is normal

K1_count[21]_lut_out = K1L34;
K1_count[21] = DFFEA(K1_count[21]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[20]
--operation mode is normal

K1_count[20]_lut_out = K1L14;
K1_count[20] = DFFEA(K1_count[20]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[19]
--operation mode is normal

K1_count[19]_lut_out = K1L93;
K1_count[19] = DFFEA(K1_count[19]_lut_out, G1L49Q, !K1L601, , , , );


--K1L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~555
--operation mode is normal

K1L57 = !K1_count[22] & !K1_count[21] & !K1_count[20] & !K1_count[19];


--K1_count[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[18]
--operation mode is normal

K1_count[18]_lut_out = K1L73;
K1_count[18] = DFFEA(K1_count[18]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[17]
--operation mode is normal

K1_count[17]_lut_out = K1L53;
K1_count[17] = DFFEA(K1_count[17]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[16]
--operation mode is normal

K1_count[16]_lut_out = K1L33;
K1_count[16] = DFFEA(K1_count[16]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[15]
--operation mode is normal

K1_count[15]_lut_out = K1L13;
K1_count[15] = DFFEA(K1_count[15]_lut_out, G1L49Q, !K1L601, , , , );


--K1L67 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~556
--operation mode is normal

K1L67 = !K1_count[18] & !K1_count[17] & !K1_count[16] & !K1_count[15];


--K1L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~557
--operation mode is normal

K1L77 = K1L37 & K1L47 & K1L57 & K1L67;


--K1_count[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[14]
--operation mode is normal

K1_count[14]_lut_out = K1L92;
K1_count[14] = DFFEA(K1_count[14]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[13]
--operation mode is normal

K1_count[13]_lut_out = K1L72;
K1_count[13] = DFFEA(K1_count[13]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[12]
--operation mode is normal

K1_count[12]_lut_out = K1L52;
K1_count[12] = DFFEA(K1_count[12]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[11]
--operation mode is normal

K1_count[11]_lut_out = K1L32;
K1_count[11] = DFFEA(K1_count[11]_lut_out, G1L49Q, !K1L601, , , , );


--K1L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~558
--operation mode is normal

K1L87 = !K1_count[14] & !K1_count[13] & !K1_count[12] & !K1_count[11];


--K1_count[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[10]
--operation mode is normal

K1_count[10]_lut_out = K1L12;
K1_count[10] = DFFEA(K1_count[10]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[9]
--operation mode is normal

K1_count[9]_lut_out = K1L91;
K1_count[9] = DFFEA(K1_count[9]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[8]
--operation mode is normal

K1_count[8]_lut_out = K1L71;
K1_count[8] = DFFEA(K1_count[8]_lut_out, G1L49Q, !K1L601, , , , );


--K1_count[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[7]
--operation mode is normal

K1_count[7]_lut_out = K1L51;
K1_count[7] = DFFEA(K1_count[7]_lut_out, G1L49Q, !K1L601, , , , );


--K1L97 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~559
--operation mode is normal

K1L97 = !K1_count[10] & !K1_count[9] & !K1_count[8] & !K1_count[7];


--K1_count[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]
--operation mode is normal

K1_count[6]_lut_out = K1L31;
K1_count[6] = DFFEA(K1_count[6]_lut_out, G1L49Q, !K1L601, , , , );


--K1L08 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~560
--operation mode is normal

K1L08 = K1L77 & K1L87 & K1L97 & !K1_count[6];


--K1_count[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[31]
--operation mode is normal

K1_count[31]_lut_out = K1L36;
K1_count[31] = DFFEA(K1_count[31]_lut_out, G1L49Q, !K1L601, , , , );


--K1L46 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|comb~1
--operation mode is normal

K1L46 = !K1_count[31] & (G1L09Q # !K1L08 # !G1L98Q);


--K1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~1
--operation mode is arithmetic

K1L1 = !K1_count[0];

--K1L2 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~1COUT
--operation mode is arithmetic

K1L2 = CARRY(K1_count[0]);


--K1L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~2
--operation mode is arithmetic

K1L3_carry_eqn = K1L2;
K1L3 = K1_count[1] $ K1L3_carry_eqn;

--K1L4 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~2COUT
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_count[1]);


--K1L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~3
--operation mode is arithmetic

K1L5_carry_eqn = K1L4;
K1L5 = K1_count[2] $ !K1L5_carry_eqn;

--K1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~3COUT
--operation mode is arithmetic

K1L6 = CARRY(K1_count[2] & !K1L4);


--K1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~4
--operation mode is arithmetic

K1L7_carry_eqn = K1L6;
K1L7 = K1_count[3] $ K1L7_carry_eqn;

--K1L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~4COUT
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_count[3]);


--M2_reg[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14]
--operation mode is normal

M2_reg[14]_lut_out = M2_reg[13] & (U1_q_b[14] # J2L1Q) # !M2_reg[13] & U1_q_b[14] & !J2L1Q;
M2_reg[14] = DFFEA(M2_reg[14]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[15]_PORT_A_data_in = Y1L65;
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = KB1__clk1;
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[15] = U1_q_b[15]_PORT_B_data_out[0];


--K1_count[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[5]
--operation mode is normal

K1_count[5]_lut_out = K1L11;
K1_count[5] = DFFEA(K1_count[5]_lut_out, G1L49Q, !K1L46, , , VCC, K1_count[31]);


--G1L061 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan~128
--operation mode is normal

G1L061 = K1_count[31] # K1L08 & !K1_count[5];


--N9_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is normal

N9_safe_q[11]_carry_eqn = N9L32;
N9_safe_q[11]_lut_out = N9_safe_q[11] $ N9_safe_q[11]_carry_eqn;
N9_safe_q[11]_reg_input = !BB11L2 & N9_safe_q[11]_lut_out;
N9_safe_q[11] = DFFEA(N9_safe_q[11]_reg_input, KB1__clk0, !HB1L81, , , , );


--N9_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N9_safe_q[9]_carry_eqn = N9L91;
N9_safe_q[9]_lut_out = N9_safe_q[9] $ N9_safe_q[9]_carry_eqn;
N9_safe_q[9]_reg_input = !BB11L2 & N9_safe_q[9]_lut_out;
N9_safe_q[9] = DFFEA(N9_safe_q[9]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N9L12 = CARRY(!N9L91 # !N9_safe_q[9]);


--N9_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N9_safe_q[5]_carry_eqn = N9L11;
N9_safe_q[5]_lut_out = N9_safe_q[5] $ N9_safe_q[5]_carry_eqn;
N9_safe_q[5]_reg_input = !BB11L2 & N9_safe_q[5]_lut_out;
N9_safe_q[5] = DFFEA(N9_safe_q[5]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N9L31 = CARRY(!N9L11 # !N9_safe_q[5]);


--N9_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N9_safe_q[4]_carry_eqn = N9L9;
N9_safe_q[4]_lut_out = N9_safe_q[4] $ !N9_safe_q[4]_carry_eqn;
N9_safe_q[4]_reg_input = !BB11L2 & N9_safe_q[4]_lut_out;
N9_safe_q[4] = DFFEA(N9_safe_q[4]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N9L11 = CARRY(N9_safe_q[4] & !N9L9);


--HB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~67
--operation mode is normal

HB1L52 = N9_safe_q[11] # N9_safe_q[9] # N9_safe_q[5] # N9_safe_q[4];


--N9_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N9_safe_q[3]_carry_eqn = N9L7;
N9_safe_q[3]_lut_out = N9_safe_q[3] $ N9_safe_q[3]_carry_eqn;
N9_safe_q[3]_reg_input = !BB11L2 & N9_safe_q[3]_lut_out;
N9_safe_q[3] = DFFEA(N9_safe_q[3]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N9L9 = CARRY(!N9L7 # !N9_safe_q[3]);


--N9_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N9_safe_q[2]_carry_eqn = N9L5;
N9_safe_q[2]_lut_out = N9_safe_q[2] $ !N9_safe_q[2]_carry_eqn;
N9_safe_q[2]_reg_input = !BB11L2 & N9_safe_q[2]_lut_out;
N9_safe_q[2] = DFFEA(N9_safe_q[2]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N9L7 = CARRY(N9_safe_q[2] & !N9L5);


--N9_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N9_safe_q[0]_lut_out = !N9_safe_q[0];
N9_safe_q[0]_reg_input = !BB11L2 & N9_safe_q[0]_lut_out;
N9_safe_q[0] = DFFEA(N9_safe_q[0]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N9L3 = CARRY(N9_safe_q[0]);


--N9_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N9_safe_q[1]_carry_eqn = N9L3;
N9_safe_q[1]_lut_out = N9_safe_q[1] $ N9_safe_q[1]_carry_eqn;
N9_safe_q[1]_reg_input = !BB11L2 & N9_safe_q[1]_lut_out;
N9_safe_q[1] = DFFEA(N9_safe_q[1]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N9L5 = CARRY(!N9L3 # !N9_safe_q[1]);


--HB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~68
--operation mode is normal

HB1L62 = N9_safe_q[3] # N9_safe_q[2] # N9_safe_q[0] # !N9_safe_q[1];


--N9_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N9_safe_q[10]_carry_eqn = N9L12;
N9_safe_q[10]_lut_out = N9_safe_q[10] $ !N9_safe_q[10]_carry_eqn;
N9_safe_q[10]_reg_input = !BB11L2 & N9_safe_q[10]_lut_out;
N9_safe_q[10] = DFFEA(N9_safe_q[10]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N9L32 = CARRY(N9_safe_q[10] & !N9L12);


--N9_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N9_safe_q[8]_carry_eqn = N9L71;
N9_safe_q[8]_lut_out = N9_safe_q[8] $ !N9_safe_q[8]_carry_eqn;
N9_safe_q[8]_reg_input = !BB11L2 & N9_safe_q[8]_lut_out;
N9_safe_q[8] = DFFEA(N9_safe_q[8]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N9L91 = CARRY(N9_safe_q[8] & !N9L71);


--N9_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N9_safe_q[7]_carry_eqn = N9L51;
N9_safe_q[7]_lut_out = N9_safe_q[7] $ N9_safe_q[7]_carry_eqn;
N9_safe_q[7]_reg_input = !BB11L2 & N9_safe_q[7]_lut_out;
N9_safe_q[7] = DFFEA(N9_safe_q[7]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N9L71 = CARRY(!N9L51 # !N9_safe_q[7]);


--N9_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N9_safe_q[6]_carry_eqn = N9L31;
N9_safe_q[6]_lut_out = N9_safe_q[6] $ !N9_safe_q[6]_carry_eqn;
N9_safe_q[6]_reg_input = !BB11L2 & N9_safe_q[6]_lut_out;
N9_safe_q[6] = DFFEA(N9_safe_q[6]_reg_input, KB1__clk0, !HB1L81, , , , );

--N9L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N9L51 = CARRY(N9_safe_q[6] & !N9L31);


--HB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~51
--operation mode is normal

HB1L91 = !N9_safe_q[10] & !N9_safe_q[8] & !N9_safe_q[7] & !N9_safe_q[6];


--HB1L6Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20
--operation mode is normal

HB1L6Q_lut_out = HB1L6Q # lvds_sync;
HB1L6Q = DFFEA(HB1L6Q_lut_out, KB1__clk0, !JB1_resync_req_o, , , , );


--HB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~69
--operation mode is normal

HB1L72 = HB1L52 # HB1L62 # !HB1L6Q # !HB1L91;


--N2_safe_q[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N2_safe_q[31]_carry_eqn = N2L36;
N2_safe_q[31]_lut_out = N2_safe_q[31] $ N2_safe_q[31]_carry_eqn;
N2_safe_q[31] = DFFEA(N2_safe_q[31]_lut_out, !KB1__clk0, J2L1Q, , , , );


--N2_safe_q[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N2_safe_q[3]_carry_eqn = N2L7;
N2_safe_q[3]_lut_out = N2_safe_q[3] $ N2_safe_q[3]_carry_eqn;
N2_safe_q[3] = DFFEA(N2_safe_q[3]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N2L9 = CARRY(!N2L7 # !N2_safe_q[3]);


--N2_safe_q[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N2_safe_q[2]_carry_eqn = N2L5;
N2_safe_q[2]_lut_out = N2_safe_q[2] $ !N2_safe_q[2]_carry_eqn;
N2_safe_q[2] = DFFEA(N2_safe_q[2]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N2L7 = CARRY(N2_safe_q[2] & !N2L5);


--N2_safe_q[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N2_safe_q[1]_carry_eqn = N2L3;
N2_safe_q[1]_lut_out = N2_safe_q[1] $ N2_safe_q[1]_carry_eqn;
N2_safe_q[1] = DFFEA(N2_safe_q[1]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N2L5 = CARRY(!N2L3 # !N2_safe_q[1]);


--N2_safe_q[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N2_safe_q[0]_lut_out = !N2_safe_q[0];
N2_safe_q[0] = DFFEA(N2_safe_q[0]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N2L3 = CARRY(N2_safe_q[0]);


--J2L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~410
--operation mode is normal

J2L5 = !N2_safe_q[0] # !N2_safe_q[1] # !N2_safe_q[2] # !N2_safe_q[3];


--N2_safe_q[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N2_safe_q[30]_carry_eqn = N2L16;
N2_safe_q[30]_lut_out = N2_safe_q[30] $ !N2_safe_q[30]_carry_eqn;
N2_safe_q[30] = DFFEA(N2_safe_q[30]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N2L36 = CARRY(N2_safe_q[30] & !N2L16);


--N2_safe_q[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N2_safe_q[29]_carry_eqn = N2L95;
N2_safe_q[29]_lut_out = N2_safe_q[29] $ N2_safe_q[29]_carry_eqn;
N2_safe_q[29] = DFFEA(N2_safe_q[29]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N2L16 = CARRY(!N2L95 # !N2_safe_q[29]);


--N2_safe_q[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N2_safe_q[28]_carry_eqn = N2L75;
N2_safe_q[28]_lut_out = N2_safe_q[28] $ !N2_safe_q[28]_carry_eqn;
N2_safe_q[28] = DFFEA(N2_safe_q[28]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N2L95 = CARRY(N2_safe_q[28] & !N2L75);


--N2_safe_q[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N2_safe_q[27]_carry_eqn = N2L55;
N2_safe_q[27]_lut_out = N2_safe_q[27] $ N2_safe_q[27]_carry_eqn;
N2_safe_q[27] = DFFEA(N2_safe_q[27]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N2L75 = CARRY(!N2L55 # !N2_safe_q[27]);


--J2L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~411
--operation mode is normal

J2L6 = !N2_safe_q[30] & !N2_safe_q[29] & !N2_safe_q[28] & !N2_safe_q[27];


--N2_safe_q[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N2_safe_q[26]_carry_eqn = N2L35;
N2_safe_q[26]_lut_out = N2_safe_q[26] $ !N2_safe_q[26]_carry_eqn;
N2_safe_q[26] = DFFEA(N2_safe_q[26]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N2L55 = CARRY(N2_safe_q[26] & !N2L35);


--N2_safe_q[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N2_safe_q[25]_carry_eqn = N2L15;
N2_safe_q[25]_lut_out = N2_safe_q[25] $ N2_safe_q[25]_carry_eqn;
N2_safe_q[25] = DFFEA(N2_safe_q[25]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N2L35 = CARRY(!N2L15 # !N2_safe_q[25]);


--N2_safe_q[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N2_safe_q[24]_carry_eqn = N2L94;
N2_safe_q[24]_lut_out = N2_safe_q[24] $ !N2_safe_q[24]_carry_eqn;
N2_safe_q[24] = DFFEA(N2_safe_q[24]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N2L15 = CARRY(N2_safe_q[24] & !N2L94);


--N2_safe_q[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N2_safe_q[23]_carry_eqn = N2L74;
N2_safe_q[23]_lut_out = N2_safe_q[23] $ N2_safe_q[23]_carry_eqn;
N2_safe_q[23] = DFFEA(N2_safe_q[23]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N2L94 = CARRY(!N2L74 # !N2_safe_q[23]);


--J2L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~412
--operation mode is normal

J2L7 = !N2_safe_q[26] & !N2_safe_q[25] & !N2_safe_q[24] & !N2_safe_q[23];


--N2_safe_q[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N2_safe_q[22]_carry_eqn = N2L54;
N2_safe_q[22]_lut_out = N2_safe_q[22] $ !N2_safe_q[22]_carry_eqn;
N2_safe_q[22] = DFFEA(N2_safe_q[22]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N2L74 = CARRY(N2_safe_q[22] & !N2L54);


--N2_safe_q[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N2_safe_q[21]_carry_eqn = N2L34;
N2_safe_q[21]_lut_out = N2_safe_q[21] $ N2_safe_q[21]_carry_eqn;
N2_safe_q[21] = DFFEA(N2_safe_q[21]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N2L54 = CARRY(!N2L34 # !N2_safe_q[21]);


--N2_safe_q[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N2_safe_q[20]_carry_eqn = N2L14;
N2_safe_q[20]_lut_out = N2_safe_q[20] $ !N2_safe_q[20]_carry_eqn;
N2_safe_q[20] = DFFEA(N2_safe_q[20]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N2L34 = CARRY(N2_safe_q[20] & !N2L14);


--N2_safe_q[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N2_safe_q[19]_carry_eqn = N2L93;
N2_safe_q[19]_lut_out = N2_safe_q[19] $ N2_safe_q[19]_carry_eqn;
N2_safe_q[19] = DFFEA(N2_safe_q[19]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N2L14 = CARRY(!N2L93 # !N2_safe_q[19]);


--J2L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~413
--operation mode is normal

J2L8 = !N2_safe_q[22] & !N2_safe_q[21] & !N2_safe_q[20] & !N2_safe_q[19];


--J2L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~414
--operation mode is normal

J2L9 = J2L5 & J2L6 & J2L7 & J2L8;


--N2_safe_q[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N2_safe_q[18]_carry_eqn = N2L73;
N2_safe_q[18]_lut_out = N2_safe_q[18] $ !N2_safe_q[18]_carry_eqn;
N2_safe_q[18] = DFFEA(N2_safe_q[18]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N2L93 = CARRY(N2_safe_q[18] & !N2L73);


--N2_safe_q[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N2_safe_q[17]_carry_eqn = N2L53;
N2_safe_q[17]_lut_out = N2_safe_q[17] $ N2_safe_q[17]_carry_eqn;
N2_safe_q[17] = DFFEA(N2_safe_q[17]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N2L73 = CARRY(!N2L53 # !N2_safe_q[17]);


--J2L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~415
--operation mode is normal

J2L01 = !N2_safe_q[18] & !N2_safe_q[17];


--N2_safe_q[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N2_safe_q[14]_carry_eqn = N2L92;
N2_safe_q[14]_lut_out = N2_safe_q[14] $ !N2_safe_q[14]_carry_eqn;
N2_safe_q[14] = DFFEA(N2_safe_q[14]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N2L13 = CARRY(N2_safe_q[14] & !N2L92);


--N2_safe_q[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N2_safe_q[13]_carry_eqn = N2L72;
N2_safe_q[13]_lut_out = N2_safe_q[13] $ N2_safe_q[13]_carry_eqn;
N2_safe_q[13] = DFFEA(N2_safe_q[13]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N2L92 = CARRY(!N2L72 # !N2_safe_q[13]);


--N2_safe_q[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N2_safe_q[12]_carry_eqn = N2L52;
N2_safe_q[12]_lut_out = N2_safe_q[12] $ !N2_safe_q[12]_carry_eqn;
N2_safe_q[12] = DFFEA(N2_safe_q[12]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N2L72 = CARRY(N2_safe_q[12] & !N2L52);


--N2_safe_q[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N2_safe_q[11]_carry_eqn = N2L32;
N2_safe_q[11]_lut_out = N2_safe_q[11] $ N2_safe_q[11]_carry_eqn;
N2_safe_q[11] = DFFEA(N2_safe_q[11]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N2L52 = CARRY(!N2L32 # !N2_safe_q[11]);


--J2L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~416
--operation mode is normal

J2L11 = !N2_safe_q[14] & !N2_safe_q[13] & !N2_safe_q[12] & !N2_safe_q[11];


--N2_safe_q[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N2_safe_q[16]_carry_eqn = N2L33;
N2_safe_q[16]_lut_out = N2_safe_q[16] $ !N2_safe_q[16]_carry_eqn;
N2_safe_q[16] = DFFEA(N2_safe_q[16]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N2L53 = CARRY(N2_safe_q[16] & !N2L33);


--N2_safe_q[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N2_safe_q[15]_carry_eqn = N2L13;
N2_safe_q[15]_lut_out = N2_safe_q[15] $ N2_safe_q[15]_carry_eqn;
N2_safe_q[15] = DFFEA(N2_safe_q[15]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N2L33 = CARRY(!N2L13 # !N2_safe_q[15]);


--J2L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~417
--operation mode is normal

J2L21 = J2L01 & J2L11 & !N2_safe_q[16] & !N2_safe_q[15];


--N2_safe_q[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N2_safe_q[10]_carry_eqn = N2L12;
N2_safe_q[10]_lut_out = N2_safe_q[10] $ !N2_safe_q[10]_carry_eqn;
N2_safe_q[10] = DFFEA(N2_safe_q[10]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N2L32 = CARRY(N2_safe_q[10] & !N2L12);


--N2_safe_q[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N2_safe_q[9]_carry_eqn = N2L91;
N2_safe_q[9]_lut_out = N2_safe_q[9] $ N2_safe_q[9]_carry_eqn;
N2_safe_q[9] = DFFEA(N2_safe_q[9]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N2L12 = CARRY(!N2L91 # !N2_safe_q[9]);


--N2_safe_q[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N2_safe_q[8]_carry_eqn = N2L71;
N2_safe_q[8]_lut_out = N2_safe_q[8] $ !N2_safe_q[8]_carry_eqn;
N2_safe_q[8] = DFFEA(N2_safe_q[8]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N2L91 = CARRY(N2_safe_q[8] & !N2L71);


--N2_safe_q[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N2_safe_q[7]_carry_eqn = N2L51;
N2_safe_q[7]_lut_out = N2_safe_q[7] $ N2_safe_q[7]_carry_eqn;
N2_safe_q[7] = DFFEA(N2_safe_q[7]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N2L71 = CARRY(!N2L51 # !N2_safe_q[7]);


--J2L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~418
--operation mode is normal

J2L31 = !N2_safe_q[10] & !N2_safe_q[9] & !N2_safe_q[8] & !N2_safe_q[7];


--N2_safe_q[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N2_safe_q[6]_carry_eqn = N2L31;
N2_safe_q[6]_lut_out = N2_safe_q[6] $ !N2_safe_q[6]_carry_eqn;
N2_safe_q[6] = DFFEA(N2_safe_q[6]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N2L51 = CARRY(N2_safe_q[6] & !N2L31);


--N2_safe_q[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N2_safe_q[5]_carry_eqn = N2L11;
N2_safe_q[5]_lut_out = N2_safe_q[5] $ N2_safe_q[5]_carry_eqn;
N2_safe_q[5] = DFFEA(N2_safe_q[5]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N2L31 = CARRY(!N2L11 # !N2_safe_q[5]);


--N2_safe_q[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N2_safe_q[4]_carry_eqn = N2L9;
N2_safe_q[4]_lut_out = N2_safe_q[4] $ !N2_safe_q[4]_carry_eqn;
N2_safe_q[4] = DFFEA(N2_safe_q[4]_lut_out, !KB1__clk0, J2L1Q, , , , );

--N2L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N2L11 = CARRY(N2_safe_q[4] & !N2L9);


--J2L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~419
--operation mode is normal

J2L41 = J2L31 & !N2_safe_q[6] & !N2_safe_q[5] & !N2_safe_q[4];


--J2L4 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~128
--operation mode is normal

J2L4 = N2_safe_q[31] # J2L9 & J2L21 & J2L41;


--J2L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~22
--operation mode is normal

J2L3Q_lut_out = J2L2Q # J2L4 & J2L3Q;
J2L3Q = DFFEA(J2L3Q_lut_out, !KB1__clk0, rst_n, , , , );


--H1L4Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~21
--operation mode is normal

H1L4Q_lut_out = Y1L57Q & (H1L4Q # Y1L97 & H1L7);
H1L4Q = DFFEA(H1L4Q_lut_out, KB1__clk0, rst_n, , , , );


--H1L5Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~22
--operation mode is normal

H1L5Q_lut_out = Y1L57Q & (H1L5Q # H1L7 & !Y1L97);
H1L5Q = DFFEA(H1L5Q_lut_out, KB1__clk0, rst_n, , , , );


--Y1L57Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21
--operation mode is normal

Y1L57Q_lut_out = Y1L37 & (C1L5Q & !Y1L47Q # !A1L471) # !Y1L37 & C1L5Q & !Y1L47Q;
Y1L57Q = DFFEA(Y1L57Q_lut_out, KB1__clk0, rst_n, , , , );


--H1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_changed_o~21
--operation mode is normal

H1L1 = !Y1L57Q & (H1L4Q # H1L5Q);


--J1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~22
--operation mode is normal

J1L3Q_lut_out = J1L2Q # J1L3Q & J1L4;
J1L3Q = DFFEA(J1L3Q_lut_out, !KB1__clk0, rst_n, , , , );


--N1_safe_q[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N1_safe_q[31]_carry_eqn = N1L36;
N1_safe_q[31]_lut_out = N1_safe_q[31] $ N1_safe_q[31]_carry_eqn;
N1_safe_q[31] = DFFEA(N1_safe_q[31]_lut_out, !KB1__clk0, J1L1Q, , , , );


--N1_safe_q[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N1_safe_q[3]_carry_eqn = N1L7;
N1_safe_q[3]_lut_out = N1_safe_q[3] $ N1_safe_q[3]_carry_eqn;
N1_safe_q[3] = DFFEA(N1_safe_q[3]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N1L9 = CARRY(!N1L7 # !N1_safe_q[3]);


--N1_safe_q[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N1_safe_q[2]_carry_eqn = N1L5;
N1_safe_q[2]_lut_out = N1_safe_q[2] $ !N1_safe_q[2]_carry_eqn;
N1_safe_q[2] = DFFEA(N1_safe_q[2]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N1L7 = CARRY(N1_safe_q[2] & !N1L5);


--N1_safe_q[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N1_safe_q[1]_carry_eqn = N1L3;
N1_safe_q[1]_lut_out = N1_safe_q[1] $ N1_safe_q[1]_carry_eqn;
N1_safe_q[1] = DFFEA(N1_safe_q[1]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N1L5 = CARRY(!N1L3 # !N1_safe_q[1]);


--N1_safe_q[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N1_safe_q[0]_lut_out = !N1_safe_q[0];
N1_safe_q[0] = DFFEA(N1_safe_q[0]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N1L3 = CARRY(N1_safe_q[0]);


--J1L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~404
--operation mode is normal

J1L5 = !N1_safe_q[0] # !N1_safe_q[1] # !N1_safe_q[2] # !N1_safe_q[3];


--N1_safe_q[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N1_safe_q[30]_carry_eqn = N1L16;
N1_safe_q[30]_lut_out = N1_safe_q[30] $ !N1_safe_q[30]_carry_eqn;
N1_safe_q[30] = DFFEA(N1_safe_q[30]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N1L36 = CARRY(N1_safe_q[30] & !N1L16);


--N1_safe_q[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N1_safe_q[29]_carry_eqn = N1L95;
N1_safe_q[29]_lut_out = N1_safe_q[29] $ N1_safe_q[29]_carry_eqn;
N1_safe_q[29] = DFFEA(N1_safe_q[29]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N1L16 = CARRY(!N1L95 # !N1_safe_q[29]);


--N1_safe_q[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N1_safe_q[28]_carry_eqn = N1L75;
N1_safe_q[28]_lut_out = N1_safe_q[28] $ !N1_safe_q[28]_carry_eqn;
N1_safe_q[28] = DFFEA(N1_safe_q[28]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N1L95 = CARRY(N1_safe_q[28] & !N1L75);


--N1_safe_q[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N1_safe_q[27]_carry_eqn = N1L55;
N1_safe_q[27]_lut_out = N1_safe_q[27] $ N1_safe_q[27]_carry_eqn;
N1_safe_q[27] = DFFEA(N1_safe_q[27]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N1L75 = CARRY(!N1L55 # !N1_safe_q[27]);


--J1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~405
--operation mode is normal

J1L6 = !N1_safe_q[30] & !N1_safe_q[29] & !N1_safe_q[28] & !N1_safe_q[27];


--N1_safe_q[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N1_safe_q[26]_carry_eqn = N1L35;
N1_safe_q[26]_lut_out = N1_safe_q[26] $ !N1_safe_q[26]_carry_eqn;
N1_safe_q[26] = DFFEA(N1_safe_q[26]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N1L55 = CARRY(N1_safe_q[26] & !N1L35);


--N1_safe_q[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N1_safe_q[25]_carry_eqn = N1L15;
N1_safe_q[25]_lut_out = N1_safe_q[25] $ N1_safe_q[25]_carry_eqn;
N1_safe_q[25] = DFFEA(N1_safe_q[25]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N1L35 = CARRY(!N1L15 # !N1_safe_q[25]);


--N1_safe_q[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N1_safe_q[24]_carry_eqn = N1L94;
N1_safe_q[24]_lut_out = N1_safe_q[24] $ !N1_safe_q[24]_carry_eqn;
N1_safe_q[24] = DFFEA(N1_safe_q[24]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N1L15 = CARRY(N1_safe_q[24] & !N1L94);


--N1_safe_q[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N1_safe_q[23]_carry_eqn = N1L74;
N1_safe_q[23]_lut_out = N1_safe_q[23] $ N1_safe_q[23]_carry_eqn;
N1_safe_q[23] = DFFEA(N1_safe_q[23]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N1L94 = CARRY(!N1L74 # !N1_safe_q[23]);


--J1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~406
--operation mode is normal

J1L7 = !N1_safe_q[26] & !N1_safe_q[25] & !N1_safe_q[24] & !N1_safe_q[23];


--N1_safe_q[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N1_safe_q[22]_carry_eqn = N1L54;
N1_safe_q[22]_lut_out = N1_safe_q[22] $ !N1_safe_q[22]_carry_eqn;
N1_safe_q[22] = DFFEA(N1_safe_q[22]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N1L74 = CARRY(N1_safe_q[22] & !N1L54);


--N1_safe_q[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N1_safe_q[21]_carry_eqn = N1L34;
N1_safe_q[21]_lut_out = N1_safe_q[21] $ N1_safe_q[21]_carry_eqn;
N1_safe_q[21] = DFFEA(N1_safe_q[21]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N1L54 = CARRY(!N1L34 # !N1_safe_q[21]);


--N1_safe_q[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N1_safe_q[20]_carry_eqn = N1L14;
N1_safe_q[20]_lut_out = N1_safe_q[20] $ !N1_safe_q[20]_carry_eqn;
N1_safe_q[20] = DFFEA(N1_safe_q[20]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N1L34 = CARRY(N1_safe_q[20] & !N1L14);


--N1_safe_q[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N1_safe_q[19]_carry_eqn = N1L93;
N1_safe_q[19]_lut_out = N1_safe_q[19] $ N1_safe_q[19]_carry_eqn;
N1_safe_q[19] = DFFEA(N1_safe_q[19]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N1L14 = CARRY(!N1L93 # !N1_safe_q[19]);


--J1L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~407
--operation mode is normal

J1L8 = !N1_safe_q[22] & !N1_safe_q[21] & !N1_safe_q[20] & !N1_safe_q[19];


--J1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~408
--operation mode is normal

J1L9 = J1L5 & J1L6 & J1L7 & J1L8;


--N1_safe_q[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N1_safe_q[18]_carry_eqn = N1L73;
N1_safe_q[18]_lut_out = N1_safe_q[18] $ !N1_safe_q[18]_carry_eqn;
N1_safe_q[18] = DFFEA(N1_safe_q[18]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N1L93 = CARRY(N1_safe_q[18] & !N1L73);


--N1_safe_q[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N1_safe_q[17]_carry_eqn = N1L53;
N1_safe_q[17]_lut_out = N1_safe_q[17] $ N1_safe_q[17]_carry_eqn;
N1_safe_q[17] = DFFEA(N1_safe_q[17]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N1L73 = CARRY(!N1L53 # !N1_safe_q[17]);


--J1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~409
--operation mode is normal

J1L01 = !N1_safe_q[18] & !N1_safe_q[17];


--N1_safe_q[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N1_safe_q[14]_carry_eqn = N1L92;
N1_safe_q[14]_lut_out = N1_safe_q[14] $ !N1_safe_q[14]_carry_eqn;
N1_safe_q[14] = DFFEA(N1_safe_q[14]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N1L13 = CARRY(N1_safe_q[14] & !N1L92);


--N1_safe_q[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N1_safe_q[13]_carry_eqn = N1L72;
N1_safe_q[13]_lut_out = N1_safe_q[13] $ N1_safe_q[13]_carry_eqn;
N1_safe_q[13] = DFFEA(N1_safe_q[13]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N1L92 = CARRY(!N1L72 # !N1_safe_q[13]);


--N1_safe_q[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N1_safe_q[12]_carry_eqn = N1L52;
N1_safe_q[12]_lut_out = N1_safe_q[12] $ !N1_safe_q[12]_carry_eqn;
N1_safe_q[12] = DFFEA(N1_safe_q[12]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N1L72 = CARRY(N1_safe_q[12] & !N1L52);


--N1_safe_q[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N1_safe_q[11]_carry_eqn = N1L32;
N1_safe_q[11]_lut_out = N1_safe_q[11] $ N1_safe_q[11]_carry_eqn;
N1_safe_q[11] = DFFEA(N1_safe_q[11]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N1L52 = CARRY(!N1L32 # !N1_safe_q[11]);


--J1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~410
--operation mode is normal

J1L11 = !N1_safe_q[14] & !N1_safe_q[13] & !N1_safe_q[12] & !N1_safe_q[11];


--N1_safe_q[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N1_safe_q[16]_carry_eqn = N1L33;
N1_safe_q[16]_lut_out = N1_safe_q[16] $ !N1_safe_q[16]_carry_eqn;
N1_safe_q[16] = DFFEA(N1_safe_q[16]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N1L53 = CARRY(N1_safe_q[16] & !N1L33);


--N1_safe_q[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N1_safe_q[15]_carry_eqn = N1L13;
N1_safe_q[15]_lut_out = N1_safe_q[15] $ N1_safe_q[15]_carry_eqn;
N1_safe_q[15] = DFFEA(N1_safe_q[15]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N1L33 = CARRY(!N1L13 # !N1_safe_q[15]);


--J1L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~411
--operation mode is normal

J1L21 = J1L01 & J1L11 & !N1_safe_q[16] & !N1_safe_q[15];


--N1_safe_q[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N1_safe_q[10]_carry_eqn = N1L12;
N1_safe_q[10]_lut_out = N1_safe_q[10] $ !N1_safe_q[10]_carry_eqn;
N1_safe_q[10] = DFFEA(N1_safe_q[10]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N1L32 = CARRY(N1_safe_q[10] & !N1L12);


--N1_safe_q[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N1_safe_q[9]_carry_eqn = N1L91;
N1_safe_q[9]_lut_out = N1_safe_q[9] $ N1_safe_q[9]_carry_eqn;
N1_safe_q[9] = DFFEA(N1_safe_q[9]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N1L12 = CARRY(!N1L91 # !N1_safe_q[9]);


--N1_safe_q[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N1_safe_q[8]_carry_eqn = N1L71;
N1_safe_q[8]_lut_out = N1_safe_q[8] $ !N1_safe_q[8]_carry_eqn;
N1_safe_q[8] = DFFEA(N1_safe_q[8]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N1L91 = CARRY(N1_safe_q[8] & !N1L71);


--N1_safe_q[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N1_safe_q[7]_carry_eqn = N1L51;
N1_safe_q[7]_lut_out = N1_safe_q[7] $ N1_safe_q[7]_carry_eqn;
N1_safe_q[7] = DFFEA(N1_safe_q[7]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N1L71 = CARRY(!N1L51 # !N1_safe_q[7]);


--J1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~412
--operation mode is normal

J1L31 = !N1_safe_q[10] & !N1_safe_q[9] & !N1_safe_q[8] & !N1_safe_q[7];


--N1_safe_q[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N1_safe_q[6]_carry_eqn = N1L31;
N1_safe_q[6]_lut_out = N1_safe_q[6] $ !N1_safe_q[6]_carry_eqn;
N1_safe_q[6] = DFFEA(N1_safe_q[6]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N1L51 = CARRY(N1_safe_q[6] & !N1L31);


--N1_safe_q[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N1_safe_q[5]_carry_eqn = N1L11;
N1_safe_q[5]_lut_out = N1_safe_q[5] $ N1_safe_q[5]_carry_eqn;
N1_safe_q[5] = DFFEA(N1_safe_q[5]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N1L31 = CARRY(!N1L11 # !N1_safe_q[5]);


--N1_safe_q[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N1_safe_q[4]_carry_eqn = N1L9;
N1_safe_q[4]_lut_out = N1_safe_q[4] $ !N1_safe_q[4]_carry_eqn;
N1_safe_q[4] = DFFEA(N1_safe_q[4]_lut_out, !KB1__clk0, J1L1Q, , , , );

--N1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N1L11 = CARRY(N1_safe_q[4] & !N1L9);


--J1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~413
--operation mode is normal

J1L41 = J1L31 & !N1_safe_q[6] & !N1_safe_q[5] & !N1_safe_q[4];


--J1L4 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~128
--operation mode is normal

J1L4 = N1_safe_q[31] # J1L9 & J1L21 & J1L41;


--G1L6Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~24
--operation mode is normal

G1L6Q_lut_out = J1L3Q & G1L5Q & !J1L4;
G1L6Q = DFFEA(G1L6Q_lut_out, KB1__clk0, rst_n, , , , );


--M1_reg[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[14]
--operation mode is normal

M1_reg[14]_lut_out = M1_reg[13] & (P1_reg_o[14] # J1L1Q) # !M1_reg[13] & P1_reg_o[14] & !J1L1Q;
M1_reg[14] = DFFEA(M1_reg[14]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[15]
--operation mode is normal

P1_reg_o[15]_lut_out = Y1L65;
P1_reg_o[15] = DFFEA(P1_reg_o[15]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--Z1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[0]_PORT_A_data_in = W1L16;
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L541Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = KB1__clk1;
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[0] = Z1_q_b[0]_PORT_B_data_out[0];


--E1L01Q is leds:leds_slave|pres_state~21
--operation mode is normal

E1L01Q_lut_out = Y1L57Q & E1L31 & Y1L97 & !E1L9Q;
E1L01Q = DFFEA(E1L01Q_lut_out, KB1__clk0, rst_n, , , , );


--E1L4 is leds:leds_slave|led_data[0]~2
--operation mode is normal

E1L4 = Z1_q_b[0] & Y1L57Q & E1L01Q;


--Z1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[1]_PORT_A_data_in = W1L26;
Z1_q_b[1]_PORT_A_data_in_reg = DFFE(Z1_q_b[1]_PORT_A_data_in, Z1_q_b[1]_clock_0, , , );
Z1_q_b[1]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[1]_PORT_A_address_reg = DFFE(Z1_q_b[1]_PORT_A_address, Z1_q_b[1]_clock_0, , , );
Z1_q_b[1]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[1]_PORT_B_address_reg = DFFE(Z1_q_b[1]_PORT_B_address, Z1_q_b[1]_clock_0, , , );
Z1_q_b[1]_PORT_A_write_enable = W1L541Q;
Z1_q_b[1]_PORT_A_write_enable_reg = DFFE(Z1_q_b[1]_PORT_A_write_enable, Z1_q_b[1]_clock_0, , , );
Z1_q_b[1]_PORT_B_read_enable = VCC;
Z1_q_b[1]_PORT_B_read_enable_reg = DFFE(Z1_q_b[1]_PORT_B_read_enable, Z1_q_b[1]_clock_0, , , );
Z1_q_b[1]_clock_0 = KB1__clk1;
Z1_q_b[1]_PORT_B_data_out = MEMORY(Z1_q_b[1]_PORT_A_data_in_reg, , Z1_q_b[1]_PORT_A_address_reg, Z1_q_b[1]_PORT_B_address_reg, Z1_q_b[1]_PORT_A_write_enable_reg, Z1_q_b[1]_PORT_B_read_enable_reg, , , Z1_q_b[1]_clock_0, , , , , );
Z1_q_b[1] = Z1_q_b[1]_PORT_B_data_out[0];


--E1L6 is leds:leds_slave|led_data[1]~1
--operation mode is normal

E1L6 = Z1_q_b[1] & Y1L57Q & E1L01Q;


--Z1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[2]_PORT_A_data_in = W1L36;
Z1_q_b[2]_PORT_A_data_in_reg = DFFE(Z1_q_b[2]_PORT_A_data_in, Z1_q_b[2]_clock_0, , , );
Z1_q_b[2]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[2]_PORT_A_address_reg = DFFE(Z1_q_b[2]_PORT_A_address, Z1_q_b[2]_clock_0, , , );
Z1_q_b[2]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[2]_PORT_B_address_reg = DFFE(Z1_q_b[2]_PORT_B_address, Z1_q_b[2]_clock_0, , , );
Z1_q_b[2]_PORT_A_write_enable = W1L541Q;
Z1_q_b[2]_PORT_A_write_enable_reg = DFFE(Z1_q_b[2]_PORT_A_write_enable, Z1_q_b[2]_clock_0, , , );
Z1_q_b[2]_PORT_B_read_enable = VCC;
Z1_q_b[2]_PORT_B_read_enable_reg = DFFE(Z1_q_b[2]_PORT_B_read_enable, Z1_q_b[2]_clock_0, , , );
Z1_q_b[2]_clock_0 = KB1__clk1;
Z1_q_b[2]_PORT_B_data_out = MEMORY(Z1_q_b[2]_PORT_A_data_in_reg, , Z1_q_b[2]_PORT_A_address_reg, Z1_q_b[2]_PORT_B_address_reg, Z1_q_b[2]_PORT_A_write_enable_reg, Z1_q_b[2]_PORT_B_read_enable_reg, , , Z1_q_b[2]_clock_0, , , , , );
Z1_q_b[2] = Z1_q_b[2]_PORT_B_data_out[0];


--E1L8 is leds:leds_slave|led_data[2]~0
--operation mode is normal

E1L8 = Z1_q_b[2] & Y1L57Q & E1L01Q;


--Y1L67Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22
--operation mode is normal

Y1L67Q_lut_out = Y1L57Q & A1L961 & Y1L461 & Y1L761;
Y1L67Q = DFFEA(Y1L67Q_lut_out, KB1__clk0, rst_n, , , , );


--N8L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607
--operation mode is normal

N8L07 = N8_safe_q[17] & N8_safe_q[15] & N8_safe_q[13] & N8_safe_q[12];


--N8L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608
--operation mode is normal

N8L17 = N8_safe_q[11] & N8_safe_q[10] & N8_safe_q[9] & N8_safe_q[8];


--N8L27 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~609
--operation mode is normal

N8L27 = N8_safe_q[5] & N8L07 & N8L17;


--Y1_timer_rst is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst
--operation mode is normal

Y1_timer_rst = Y1L57Q # Y1L67Q # N8L96 & N8L27;


--GB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186
--operation mode is normal

GB1L52 = N8_safe_q[5] & !Y1_timer_rst;


--GB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3]
--operation mode is normal

GB1_\timer:clk_count[3]_lut_out = GB1L31;
GB1_\timer:clk_count[3] = DFFEA(GB1_\timer:clk_count[3]_lut_out, KB1__clk0, VCC, , , , );


--GB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5]
--operation mode is normal

GB1_\timer:clk_count[5]_lut_out = GB1L71 & GB1L81;
GB1_\timer:clk_count[5] = DFFEA(GB1_\timer:clk_count[5]_lut_out, KB1__clk0, VCC, , , , );


--GB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4]
--operation mode is normal

GB1_\timer:clk_count[4]_lut_out = GB1L51 & GB1L81;
GB1_\timer:clk_count[4] = DFFEA(GB1_\timer:clk_count[4]_lut_out, KB1__clk0, VCC, , , , );


--GB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0]
--operation mode is normal

GB1_\timer:clk_count[0]_lut_out = GB1L7;
GB1_\timer:clk_count[0] = DFFEA(GB1_\timer:clk_count[0]_lut_out, KB1__clk0, VCC, , , , );


--GB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43
--operation mode is normal

GB1L91 = GB1_\timer:clk_count[3] # !GB1_\timer:clk_count[0] # !GB1_\timer:clk_count[4] # !GB1_\timer:clk_count[5];


--GB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2]
--operation mode is normal

GB1_\timer:clk_count[2]_lut_out = GB1L11;
GB1_\timer:clk_count[2] = DFFEA(GB1_\timer:clk_count[2]_lut_out, KB1__clk0, VCC, , , , );


--GB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1]
--operation mode is normal

GB1_\timer:clk_count[1]_lut_out = GB1L9 & GB1L81;
GB1_\timer:clk_count[1] = DFFEA(GB1_\timer:clk_count[1]_lut_out, KB1__clk0, VCC, , , , );


--GB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0
--operation mode is normal

GB1L81 = Y1_timer_rst # GB1L91 # GB1_\timer:clk_count[2] # GB1_\timer:clk_count[1];


--GB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198
--operation mode is normal

GB1L73 = N8_safe_q[17] & !Y1_timer_rst;


--GB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196
--operation mode is normal

GB1L53 = N8_safe_q[15] & !Y1_timer_rst;


--GB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194
--operation mode is normal

GB1L33 = N8_safe_q[13] & !Y1_timer_rst;


--GB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193
--operation mode is normal

GB1L23 = N8_safe_q[12] & !Y1_timer_rst;


--GB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192
--operation mode is normal

GB1L13 = N8_safe_q[11] & !Y1_timer_rst;


--GB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191
--operation mode is normal

GB1L03 = N8_safe_q[10] & !Y1_timer_rst;


--GB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190
--operation mode is normal

GB1L92 = N8_safe_q[9] & !Y1_timer_rst;


--GB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189
--operation mode is normal

GB1L82 = N8_safe_q[8] & !Y1_timer_rst;


--GB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210
--operation mode is normal

GB1L94 = N8_safe_q[29] & !Y1_timer_rst;


--GB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209
--operation mode is normal

GB1L84 = N8_safe_q[28] & !Y1_timer_rst;


--GB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208
--operation mode is normal

GB1L74 = N8_safe_q[27] & !Y1_timer_rst;


--GB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207
--operation mode is normal

GB1L64 = N8_safe_q[26] & !Y1_timer_rst;


--GB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206
--operation mode is normal

GB1L54 = N8_safe_q[25] & !Y1_timer_rst;


--GB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205
--operation mode is normal

GB1L44 = N8_safe_q[24] & !Y1_timer_rst;


--GB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204
--operation mode is normal

GB1L34 = N8_safe_q[23] & !Y1_timer_rst;


--GB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203
--operation mode is normal

GB1L24 = N8_safe_q[22] & !Y1_timer_rst;


--GB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202
--operation mode is normal

GB1L14 = N8_safe_q[21] & !Y1_timer_rst;


--GB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201
--operation mode is normal

GB1L04 = N8_safe_q[20] & !Y1_timer_rst;


--GB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200
--operation mode is normal

GB1L93 = N8_safe_q[19] & !Y1_timer_rst;


--GB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199
--operation mode is normal

GB1L83 = N8_safe_q[18] & !Y1_timer_rst;


--GB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197
--operation mode is normal

GB1L63 = N8_safe_q[16] & !Y1_timer_rst;


--GB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195
--operation mode is normal

GB1L43 = N8_safe_q[14] & !Y1_timer_rst;


--GB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188
--operation mode is normal

GB1L72 = N8_safe_q[7] & !Y1_timer_rst;


--GB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187
--operation mode is normal

GB1L62 = N8_safe_q[6] & !Y1_timer_rst;


--GB1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185
--operation mode is normal

GB1L42 = N8_safe_q[4] & !Y1_timer_rst;


--GB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184
--operation mode is normal

GB1L32 = N8_safe_q[3] & !Y1_timer_rst;


--GB1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183
--operation mode is normal

GB1L22 = N8_safe_q[2] & !Y1_timer_rst;


--GB1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182
--operation mode is normal

GB1L12 = N8_safe_q[1] & !Y1_timer_rst;


--GB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181
--operation mode is normal

GB1L02 = N8_safe_q[0] & !Y1_timer_rst;


--P51_reg_o[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[24]
--operation mode is normal

P51_reg_o[24]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[8] # !X1L66Q & M6_reg[24];
P51_reg_o[24] = DFFEA(P51_reg_o[24]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--BB8_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[2]
--operation mode is normal

BB8_count[2]_lut_out = EB1L12Q & (BB8_count[2] # BB8_count[1] & BB8_count[0]);
BB8_count[2] = DFFEA(BB8_count[2]_lut_out, KB1__clk0, rst_n, , EB1_byte_count_ena, , );


--EB1L22Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21
--operation mode is normal

EB1L22Q_lut_out = EB1L02 # EB1L91 # EB1L22Q & !FB1L4Q;
EB1L22Q = DFFEA(EB1L22Q_lut_out, KB1__clk0, rst_n, , , , );


--M7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~266
--operation mode is normal

M7L21 = FB1L3Q & BB8_count[2] & EB1L22Q;


--M7_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[2]
--operation mode is normal

M7_reg[2]_lut_out = M7L51 # M7L41 & EB1L6 & !BB8_count[2];
M7_reg[2] = DFFEA(M7_reg[2]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~267
--operation mode is normal

M7L31 = P51_reg_o[24] & (M7L21 # M7_reg[2] & !FB1L3Q) # !P51_reg_o[24] & M7_reg[2] & !FB1L3Q;


--P51_reg_o[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[16]
--operation mode is normal

P51_reg_o[16]_lut_out = X1L66Q & CB2_crc_reg[16] & CB2L84 # !X1L66Q & M6_reg[16];
P51_reg_o[16] = DFFEA(P51_reg_o[16]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--BB8_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[1]
--operation mode is normal

BB8_count[1]_lut_out = EB1L12Q & !BB8_count[2] & (BB8_count[1] $ BB8_count[0]);
BB8_count[1] = DFFEA(BB8_count[1]_lut_out, KB1__clk0, rst_n, , EB1_byte_count_ena, , );


--P51_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[8]
--operation mode is normal

P51_reg_o[8]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[24] # !X1L66Q & M6_reg[8];
P51_reg_o[8] = DFFEA(P51_reg_o[8]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--BB8_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[0]
--operation mode is normal

BB8_count[0]_lut_out = !BB8_count[0] & !BB8_count[2] & EB1L12Q;
BB8_count[0] = DFFEA(BB8_count[0]_lut_out, KB1__clk0, rst_n, , EB1_byte_count_ena, , );


--P51_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[0]
--operation mode is normal

P51_reg_o[0]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[32] # !X1L66Q & M6_reg[0];
P51_reg_o[0] = DFFEA(P51_reg_o[0]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~32
--operation mode is normal

EB1L3 = BB8_count[0] & (BB8_count[1] # P51_reg_o[8]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[0];


--EB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~33
--operation mode is normal

EB1L4 = EB1L3 & (P51_reg_o[24] # !BB8_count[1]) # !EB1L3 & P51_reg_o[16] & BB8_count[1];


--M7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~268
--operation mode is normal

M7L41 = FB1L3Q & EB1L22Q;


--EB1_tx_clk_divide[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[1]
--operation mode is normal

EB1_tx_clk_divide[1]_lut_out = !EB1_tx_clk_divide[1];
EB1_tx_clk_divide[1] = DFFEA(EB1_tx_clk_divide[1]_lut_out, KB1__clk2, rst_n, , EB1_tx_clk_divide[0], , );


--EB1_tx_clk_divide[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[0]
--operation mode is normal

EB1_tx_clk_divide[0]_lut_out = !EB1_tx_clk_divide[0];
EB1_tx_clk_divide[0] = DFFEA(EB1_tx_clk_divide[0]_lut_out, KB1__clk2, rst_n, , , , );


--EB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|add~8
--operation mode is normal

EB1L1 = EB1_tx_clk_divide[1] & EB1_tx_clk_divide[0];


--BB9L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|add~62
--operation mode is normal

BB9L1 = BB9_count[1] & BB9_count[0];


--BB9L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|LessThan~50
--operation mode is normal

BB9L7 = BB9_count[3] & (BB9_count[2] # BB9_count[1]);


--K1L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~31
--operation mode is arithmetic

K1L16_carry_eqn = K1L06;
K1L16 = K1_count[30] $ !K1L16_carry_eqn;

--K1L26 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~31COUT
--operation mode is arithmetic

K1L26 = CARRY(K1_count[30] & !K1L06);


--K1L601 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count~1
--operation mode is normal

K1L601 = G1L09Q # K1_count[31] # !K1L08 # !G1L98Q;


--K1L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~30
--operation mode is arithmetic

K1L95_carry_eqn = K1L85;
K1L95 = K1_count[29] $ K1L95_carry_eqn;

--K1L06 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~30COUT
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_count[29]);


--K1L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~29
--operation mode is arithmetic

K1L75_carry_eqn = K1L65;
K1L75 = K1_count[28] $ !K1L75_carry_eqn;

--K1L85 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~29COUT
--operation mode is arithmetic

K1L85 = CARRY(K1_count[28] & !K1L65);


--K1L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~28
--operation mode is arithmetic

K1L55_carry_eqn = K1L45;
K1L55 = K1_count[27] $ K1L55_carry_eqn;

--K1L65 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~28COUT
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_count[27]);


--K1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~27
--operation mode is arithmetic

K1L35_carry_eqn = K1L25;
K1L35 = K1_count[26] $ !K1L35_carry_eqn;

--K1L45 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~27COUT
--operation mode is arithmetic

K1L45 = CARRY(K1_count[26] & !K1L25);


--K1L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~26
--operation mode is arithmetic

K1L15_carry_eqn = K1L05;
K1L15 = K1_count[25] $ K1L15_carry_eqn;

--K1L25 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~26COUT
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_count[25]);


--K1L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~25
--operation mode is arithmetic

K1L94_carry_eqn = K1L84;
K1L94 = K1_count[24] $ !K1L94_carry_eqn;

--K1L05 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~25COUT
--operation mode is arithmetic

K1L05 = CARRY(K1_count[24] & !K1L84);


--K1L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~24
--operation mode is arithmetic

K1L74_carry_eqn = K1L64;
K1L74 = K1_count[23] $ K1L74_carry_eqn;

--K1L84 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~24COUT
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_count[23]);


--K1L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~23
--operation mode is arithmetic

K1L54_carry_eqn = K1L44;
K1L54 = K1_count[22] $ !K1L54_carry_eqn;

--K1L64 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~23COUT
--operation mode is arithmetic

K1L64 = CARRY(K1_count[22] & !K1L44);


--K1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~22
--operation mode is arithmetic

K1L34_carry_eqn = K1L24;
K1L34 = K1_count[21] $ K1L34_carry_eqn;

--K1L44 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~22COUT
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_count[21]);


--K1L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~21
--operation mode is arithmetic

K1L14_carry_eqn = K1L04;
K1L14 = K1_count[20] $ !K1L14_carry_eqn;

--K1L24 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~21COUT
--operation mode is arithmetic

K1L24 = CARRY(K1_count[20] & !K1L04);


--K1L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~20
--operation mode is arithmetic

K1L93_carry_eqn = K1L83;
K1L93 = K1_count[19] $ K1L93_carry_eqn;

--K1L04 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~20COUT
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_count[19]);


--K1L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~19
--operation mode is arithmetic

K1L73_carry_eqn = K1L63;
K1L73 = K1_count[18] $ !K1L73_carry_eqn;

--K1L83 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~19COUT
--operation mode is arithmetic

K1L83 = CARRY(K1_count[18] & !K1L63);


--K1L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~18
--operation mode is arithmetic

K1L53_carry_eqn = K1L43;
K1L53 = K1_count[17] $ K1L53_carry_eqn;

--K1L63 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~18COUT
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_count[17]);


--K1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~17
--operation mode is arithmetic

K1L33_carry_eqn = K1L23;
K1L33 = K1_count[16] $ !K1L33_carry_eqn;

--K1L43 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~17COUT
--operation mode is arithmetic

K1L43 = CARRY(K1_count[16] & !K1L23);


--K1L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~16
--operation mode is arithmetic

K1L13_carry_eqn = K1L03;
K1L13 = K1_count[15] $ K1L13_carry_eqn;

--K1L23 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~16COUT
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_count[15]);


--K1L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~15
--operation mode is arithmetic

K1L92_carry_eqn = K1L82;
K1L92 = K1_count[14] $ !K1L92_carry_eqn;

--K1L03 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~15COUT
--operation mode is arithmetic

K1L03 = CARRY(K1_count[14] & !K1L82);


--K1L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~14
--operation mode is arithmetic

K1L72_carry_eqn = K1L62;
K1L72 = K1_count[13] $ K1L72_carry_eqn;

--K1L82 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~14COUT
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_count[13]);


--K1L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~13
--operation mode is arithmetic

K1L52_carry_eqn = K1L42;
K1L52 = K1_count[12] $ !K1L52_carry_eqn;

--K1L62 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~13COUT
--operation mode is arithmetic

K1L62 = CARRY(K1_count[12] & !K1L42);


--K1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~12
--operation mode is arithmetic

K1L32_carry_eqn = K1L22;
K1L32 = K1_count[11] $ K1L32_carry_eqn;

--K1L42 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~12COUT
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_count[11]);


--K1L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~11
--operation mode is arithmetic

K1L12_carry_eqn = K1L02;
K1L12 = K1_count[10] $ !K1L12_carry_eqn;

--K1L22 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~11COUT
--operation mode is arithmetic

K1L22 = CARRY(K1_count[10] & !K1L02);


--K1L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~10
--operation mode is arithmetic

K1L91_carry_eqn = K1L81;
K1L91 = K1_count[9] $ K1L91_carry_eqn;

--K1L02 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~10COUT
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_count[9]);


--K1L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~9
--operation mode is arithmetic

K1L71_carry_eqn = K1L61;
K1L71 = K1_count[8] $ !K1L71_carry_eqn;

--K1L81 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~9COUT
--operation mode is arithmetic

K1L81 = CARRY(K1_count[8] & !K1L61);


--K1L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~8
--operation mode is arithmetic

K1L51_carry_eqn = K1L41;
K1L51 = K1_count[7] $ K1L51_carry_eqn;

--K1L61 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~8COUT
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_count[7]);


--K1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~7
--operation mode is arithmetic

K1L31_carry_eqn = K1L21;
K1L31 = K1_count[6] $ !K1L31_carry_eqn;

--K1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~7COUT
--operation mode is arithmetic

K1L41 = CARRY(K1_count[6] & !K1L21);


--K1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~32
--operation mode is normal

K1L36_carry_eqn = K1L26;
K1L36 = K1_count[31] $ K1L36_carry_eqn;


--M2_reg[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13]
--operation mode is normal

M2_reg[13]_lut_out = M2_reg[12] & (U1_q_b[13] # J2L1Q) # !M2_reg[12] & U1_q_b[13] & !J2L1Q;
M2_reg[13] = DFFEA(M2_reg[13]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[14]_PORT_A_data_in = Y1L55;
U1_q_b[14]_PORT_A_data_in_reg = DFFE(U1_q_b[14]_PORT_A_data_in, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[14]_PORT_A_address_reg = DFFE(U1_q_b[14]_PORT_A_address, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[14]_PORT_B_address_reg = DFFE(U1_q_b[14]_PORT_B_address, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_A_write_enable = H1L6;
U1_q_b[14]_PORT_A_write_enable_reg = DFFE(U1_q_b[14]_PORT_A_write_enable, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_B_read_enable = VCC;
U1_q_b[14]_PORT_B_read_enable_reg = DFFE(U1_q_b[14]_PORT_B_read_enable, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_clock_0 = KB1__clk1;
U1_q_b[14]_PORT_B_data_out = MEMORY(U1_q_b[14]_PORT_A_data_in_reg, , U1_q_b[14]_PORT_A_address_reg, U1_q_b[14]_PORT_B_address_reg, U1_q_b[14]_PORT_A_write_enable_reg, U1_q_b[14]_PORT_B_read_enable_reg, , , U1_q_b[14]_clock_0, , , , , );
U1_q_b[14] = U1_q_b[14]_PORT_B_data_out[0];


--P3_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21]
--operation mode is normal

P3_reg_o[21]_lut_out = W1L741Q & P9_reg_o[21];
P3_reg_o[21] = DFFEA(P3_reg_o[21]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10
--operation mode is normal

Y1L7 = Y1L57Q & P3_reg_o[21];


--P3_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23]
--operation mode is normal

P3_reg_o[23]_lut_out = W1L741Q & P9_reg_o[23];
P3_reg_o[23] = DFFEA(P3_reg_o[23]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8
--operation mode is normal

Y1L9 = !P3_reg_o[23] # !Y1L57Q;


--P3_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19]
--operation mode is normal

P3_reg_o[19]_lut_out = W1L741Q & P9_reg_o[19];
P3_reg_o[19] = DFFEA(P3_reg_o[19]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22]
--operation mode is normal

P3_reg_o[22]_lut_out = W1L741Q & P9_reg_o[22];
P3_reg_o[22] = DFFEA(P3_reg_o[22]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[6]~9
--operation mode is normal

Y1L8 = Y1L57Q & P3_reg_o[22];


--A1L461 is reduce_nor~451
--operation mode is normal

A1L461 = Y1L7 & Y1L9 & !Y1L5 & !Y1L8;


--P3_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17]
--operation mode is normal

P3_reg_o[17]_lut_out = W1L741Q & P9_reg_o[17];
P3_reg_o[17] = DFFEA(P3_reg_o[17]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18]
--operation mode is normal

P3_reg_o[18]_lut_out = W1L741Q & P9_reg_o[18];
P3_reg_o[18] = DFFEA(P3_reg_o[18]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--A1L271 is slave_err~276
--operation mode is normal

A1L271 = !P3_reg_o[17] & !P3_reg_o[18] # !Y1L57Q;


--P3_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20]
--operation mode is normal

P3_reg_o[20]_lut_out = W1L741Q & P9_reg_o[20];
P3_reg_o[20] = DFFEA(P3_reg_o[20]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[4]~11
--operation mode is normal

Y1L6 = Y1L57Q & P3_reg_o[20];


--P3_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16]
--operation mode is normal

P3_reg_o[16]_lut_out = W1L741Q & P9_reg_o[16];
P3_reg_o[16] = DFFEA(P3_reg_o[16]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15
--operation mode is normal

Y1L2 = Y1L57Q & P3_reg_o[16];


--Z1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[15]_PORT_A_data_in = W1L67;
Z1_q_b[15]_PORT_A_data_in_reg = DFFE(Z1_q_b[15]_PORT_A_data_in, Z1_q_b[15]_clock_0, , , );
Z1_q_b[15]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[15]_PORT_A_address_reg = DFFE(Z1_q_b[15]_PORT_A_address, Z1_q_b[15]_clock_0, , , );
Z1_q_b[15]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[15]_PORT_B_address_reg = DFFE(Z1_q_b[15]_PORT_B_address, Z1_q_b[15]_clock_0, , , );
Z1_q_b[15]_PORT_A_write_enable = W1L541Q;
Z1_q_b[15]_PORT_A_write_enable_reg = DFFE(Z1_q_b[15]_PORT_A_write_enable, Z1_q_b[15]_clock_0, , , );
Z1_q_b[15]_PORT_B_read_enable = VCC;
Z1_q_b[15]_PORT_B_read_enable_reg = DFFE(Z1_q_b[15]_PORT_B_read_enable, Z1_q_b[15]_clock_0, , , );
Z1_q_b[15]_clock_0 = KB1__clk1;
Z1_q_b[15]_PORT_B_data_out = MEMORY(Z1_q_b[15]_PORT_A_data_in_reg, , Z1_q_b[15]_PORT_A_address_reg, Z1_q_b[15]_PORT_B_address_reg, Z1_q_b[15]_PORT_A_write_enable_reg, Z1_q_b[15]_PORT_B_read_enable_reg, , , Z1_q_b[15]_clock_0, , , , , );
Z1_q_b[15] = Z1_q_b[15]_PORT_B_data_out[0];


--Y1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~50
--operation mode is normal

Y1L65 = Z1_q_b[15] & Y1L57Q;


--N7_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N7_safe_q[0]_lut_out = !N7_safe_q[0];
N7_safe_q[0]_reg_input = !BB01L1 & N7_safe_q[0]_lut_out;
N7_safe_q[0] = DFFEA(N7_safe_q[0]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N7L3 = CARRY(N7_safe_q[0]);


--Y1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32
--operation mode is normal

Y1L861 = N7_safe_q[0] & Y1L57Q;


--N7_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N7_safe_q[1]_carry_eqn = N7L3;
N7_safe_q[1]_lut_out = N7_safe_q[1] $ N7_safe_q[1]_carry_eqn;
N7_safe_q[1]_reg_input = !BB01L1 & N7_safe_q[1]_lut_out;
N7_safe_q[1] = DFFEA(N7_safe_q[1]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N7L5 = CARRY(!N7L3 # !N7_safe_q[1]);


--Y1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33
--operation mode is normal

Y1L961 = N7_safe_q[1] & Y1L57Q;


--N7_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N7_safe_q[2]_carry_eqn = N7L5;
N7_safe_q[2]_lut_out = N7_safe_q[2] $ !N7_safe_q[2]_carry_eqn;
N7_safe_q[2]_reg_input = !BB01L1 & N7_safe_q[2]_lut_out;
N7_safe_q[2] = DFFEA(N7_safe_q[2]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L7 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N7L7 = CARRY(N7_safe_q[2] & !N7L5);


--Y1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34
--operation mode is normal

Y1L071 = N7_safe_q[2] & Y1L57Q;


--N7_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N7_safe_q[3]_carry_eqn = N7L7;
N7_safe_q[3]_lut_out = N7_safe_q[3] $ N7_safe_q[3]_carry_eqn;
N7_safe_q[3]_reg_input = !BB01L1 & N7_safe_q[3]_lut_out;
N7_safe_q[3] = DFFEA(N7_safe_q[3]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L9 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N7L9 = CARRY(!N7L7 # !N7_safe_q[3]);


--Y1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35
--operation mode is normal

Y1L171 = N7_safe_q[3] & Y1L57Q;


--N7_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N7_safe_q[4]_carry_eqn = N7L9;
N7_safe_q[4]_lut_out = N7_safe_q[4] $ !N7_safe_q[4]_carry_eqn;
N7_safe_q[4]_reg_input = !BB01L1 & N7_safe_q[4]_lut_out;
N7_safe_q[4] = DFFEA(N7_safe_q[4]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L11 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N7L11 = CARRY(N7_safe_q[4] & !N7L9);


--Y1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36
--operation mode is normal

Y1L271 = N7_safe_q[4] & Y1L57Q;


--N7_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N7_safe_q[5]_carry_eqn = N7L11;
N7_safe_q[5]_lut_out = N7_safe_q[5] $ N7_safe_q[5]_carry_eqn;
N7_safe_q[5]_reg_input = !BB01L1 & N7_safe_q[5]_lut_out;
N7_safe_q[5] = DFFEA(N7_safe_q[5]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N7L31 = CARRY(!N7L11 # !N7_safe_q[5]);


--Y1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37
--operation mode is normal

Y1L371 = N7_safe_q[5] & Y1L57Q;


--K1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~6
--operation mode is arithmetic

K1L11_carry_eqn = K1L01;
K1L11 = K1_count[5] $ K1L11_carry_eqn;

--K1L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~6COUT
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_count[5]);


--HB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_state.count_up~4
--operation mode is normal

HB1L81 = lvds_sync & !HB1L6Q;


--HB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~52
--operation mode is normal

HB1L02 = N9_safe_q[5] & N9_safe_q[4] & N9_safe_q[3] & N9_safe_q[2];


--HB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~53
--operation mode is normal

HB1L12 = N9_safe_q[1] & N9_safe_q[0] & HB1L02;


--BB11L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~75
--operation mode is normal

BB11L1 = !N9_safe_q[8] & !N9_safe_q[7] & !N9_safe_q[6] & !HB1L12;


--BB11L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~76
--operation mode is normal

BB11L2 = N9_safe_q[11] & (N9_safe_q[10] # !BB11L1 & N9_safe_q[9]);


--P12_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]
--operation mode is normal

P12_reg_o[30]_lut_out = Y1L17;
P12_reg_o[30] = DFFEA(P12_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]
--operation mode is normal

P12_reg_o[29]_lut_out = Y1L07;
P12_reg_o[29] = DFFEA(P12_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28]
--operation mode is normal

P12_reg_o[28]_lut_out = Y1L96;
P12_reg_o[28] = DFFEA(P12_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]
--operation mode is normal

P12_reg_o[27]_lut_out = Y1L86;
P12_reg_o[27] = DFFEA(P12_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L181 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279
--operation mode is normal

JB1L181 = P12_reg_o[30] # P12_reg_o[29] # P12_reg_o[28] # P12_reg_o[27];


--P12_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26]
--operation mode is normal

P12_reg_o[26]_lut_out = Y1L76;
P12_reg_o[26] = DFFEA(P12_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]
--operation mode is normal

P12_reg_o[25]_lut_out = Y1L66;
P12_reg_o[25] = DFFEA(P12_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24]
--operation mode is normal

P12_reg_o[24]_lut_out = Y1L56;
P12_reg_o[24] = DFFEA(P12_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23]
--operation mode is normal

P12_reg_o[23]_lut_out = Y1L46;
P12_reg_o[23] = DFFEA(P12_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L281 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280
--operation mode is normal

JB1L281 = P12_reg_o[26] # P12_reg_o[25] # P12_reg_o[24] # P12_reg_o[23];


--P12_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22]
--operation mode is normal

P12_reg_o[22]_lut_out = Y1L36;
P12_reg_o[22] = DFFEA(P12_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]
--operation mode is normal

P12_reg_o[21]_lut_out = Y1L26;
P12_reg_o[21] = DFFEA(P12_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20]
--operation mode is normal

P12_reg_o[20]_lut_out = Y1L16;
P12_reg_o[20] = DFFEA(P12_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19]
--operation mode is normal

P12_reg_o[19]_lut_out = Y1L06;
P12_reg_o[19] = DFFEA(P12_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L381 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281
--operation mode is normal

JB1L381 = P12_reg_o[22] # P12_reg_o[21] # P12_reg_o[20] # P12_reg_o[19];


--P12_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]
--operation mode is normal

P12_reg_o[18]_lut_out = Y1L95;
P12_reg_o[18] = DFFEA(P12_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17]
--operation mode is normal

P12_reg_o[17]_lut_out = Y1L85;
P12_reg_o[17] = DFFEA(P12_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16]
--operation mode is normal

P12_reg_o[16]_lut_out = Y1L75;
P12_reg_o[16] = DFFEA(P12_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]
--operation mode is normal

P12_reg_o[15]_lut_out = Y1L65;
P12_reg_o[15] = DFFEA(P12_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L481 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282
--operation mode is normal

JB1L481 = P12_reg_o[18] # P12_reg_o[17] # P12_reg_o[16] # P12_reg_o[15];


--JB1L581 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283
--operation mode is normal

JB1L581 = JB1L181 # JB1L281 # JB1L381 # JB1L481;


--P12_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14]
--operation mode is normal

P12_reg_o[14]_lut_out = Y1L55;
P12_reg_o[14] = DFFEA(P12_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13]
--operation mode is normal

P12_reg_o[13]_lut_out = Y1L45;
P12_reg_o[13] = DFFEA(P12_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L681 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284
--operation mode is normal

JB1L681 = P12_reg_o[14] # P12_reg_o[13];


--P12_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12]
--operation mode is normal

P12_reg_o[12]_lut_out = Y1L35;
P12_reg_o[12] = DFFEA(P12_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11]
--operation mode is normal

P12_reg_o[11]_lut_out = Y1L25;
P12_reg_o[11] = DFFEA(P12_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]
--operation mode is normal

P12_reg_o[10]_lut_out = Y1L15;
P12_reg_o[10] = DFFEA(P12_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]
--operation mode is normal

P12_reg_o[9]_lut_out = Y1L05;
P12_reg_o[9] = DFFEA(P12_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8]
--operation mode is normal

P12_reg_o[8]_lut_out = Y1L94;
P12_reg_o[8] = DFFEA(P12_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7]
--operation mode is normal

P12_reg_o[7]_lut_out = Y1L84;
P12_reg_o[7] = DFFEA(P12_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L781 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285
--operation mode is normal

JB1L781 = P12_reg_o[10] # P12_reg_o[9] # P12_reg_o[8] # P12_reg_o[7];


--JB1L881 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286
--operation mode is normal

JB1L881 = JB1L681 # P12_reg_o[12] # P12_reg_o[11] # JB1L781;


--P12_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6]
--operation mode is normal

P12_reg_o[6]_lut_out = Y1L74;
P12_reg_o[6] = DFFEA(P12_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5]
--operation mode is normal

P12_reg_o[5]_lut_out = Y1L64;
P12_reg_o[5] = DFFEA(P12_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4]
--operation mode is normal

P12_reg_o[4]_lut_out = Y1L54;
P12_reg_o[4] = DFFEA(P12_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]
--operation mode is normal

P12_reg_o[3]_lut_out = Y1L44;
P12_reg_o[3] = DFFEA(P12_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L981 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287
--operation mode is normal

JB1L981 = P12_reg_o[6] # P12_reg_o[5] # P12_reg_o[4] # P12_reg_o[3];


--P12_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]
--operation mode is normal

P12_reg_o[2]_lut_out = Y1L34;
P12_reg_o[2] = DFFEA(P12_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1]
--operation mode is normal

P12_reg_o[1]_lut_out = Y1L24;
P12_reg_o[1] = DFFEA(P12_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]
--operation mode is normal

P12_reg_o[0]_lut_out = Y1L14;
P12_reg_o[0] = DFFEA(P12_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--P12_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]
--operation mode is normal

P12_reg_o[31]_lut_out = Y1L27;
P12_reg_o[31] = DFFEA(P12_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L191, , );


--JB1L091 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288
--operation mode is normal

JB1L091 = P12_reg_o[2] # P12_reg_o[1] # P12_reg_o[0] # P12_reg_o[31];


--JB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o
--operation mode is normal

JB1_resync_req_o = JB1L581 # JB1L881 # JB1L981 # JB1L091;


--J2L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~21
--operation mode is normal

J2L2Q_lut_out = G1L19Q & !J2L1Q;
J2L2Q = DFFEA(J2L2Q_lut_out, !KB1__clk0, rst_n, , , , );


--P2_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15]
--operation mode is normal

P2_reg_o[15]_lut_out = W1L741Q & P8_reg_o[15];
P2_reg_o[15] = DFFEA(P2_reg_o[15]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14]
--operation mode is normal

P2_reg_o[14]_lut_out = W1L741Q & P8_reg_o[14];
P2_reg_o[14] = DFFEA(P2_reg_o[14]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13]
--operation mode is normal

P2_reg_o[13]_lut_out = W1L741Q & P8_reg_o[13];
P2_reg_o[13] = DFFEA(P2_reg_o[13]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3
--operation mode is normal

Y1L97 = P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--H1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~20
--operation mode is normal

H1L3Q_lut_out = Y1L57Q & (A1L261 # H1L3Q);
H1L3Q = DFFEA(H1L3Q_lut_out, KB1__clk0, rst_n, , , , );


--H1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|next_state.wr~22
--operation mode is normal

H1L7 = A1L261 & !H1L3Q;


--JB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20
--operation mode is normal

JB1L2Q_lut_out = Y1L57Q & (JB1L2Q # A1L461 & P3_reg_o[20]);
JB1L2Q = DFFEA(JB1L2Q_lut_out, KB1__clk0, rst_n, , , , );


--E1L31 is leds:leds_slave|write_cmd~1
--operation mode is normal

E1L31 = E1L41 & !Y1L7 & !Y1L9 & !Y1L8;


--E1L21Q is leds:leds_slave|pres_state~23
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, KB1__clk0, rst_n, , , , );


--E1L9Q is leds:leds_slave|pres_state~20
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L31 # E1L9Q);
E1L9Q = DFFEA(E1L9Q_lut_out, KB1__clk0, rst_n, , , , );


--E1L1 is leds:leds_slave|ack_o~0
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L861 is slave_ack~59
--operation mode is normal

A1L861 = JB1L2Q & (A1L361 # E1L31 & !E1L1) # !JB1L2Q & E1L31 & !E1L1;


--A1L961 is slave_ack~60
--operation mode is normal

A1L961 = A1L861 # A1L261 & H1L3Q;


--Y1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9
--operation mode is arithmetic

Y1L42_carry_eqn = Y1L32;
Y1L42 = P2_reg_o[7] $ !Y1L42_carry_eqn;

--Y1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT
--operation mode is arithmetic

Y1L52 = CARRY(!P2_reg_o[7] & !Y1L32);


--N7_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N7_safe_q[7]_carry_eqn = N7L51;
N7_safe_q[7]_lut_out = N7_safe_q[7] $ N7_safe_q[7]_carry_eqn;
N7_safe_q[7]_reg_input = !BB01L1 & N7_safe_q[7]_lut_out;
N7_safe_q[7] = DFFEA(N7_safe_q[7]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L71 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N7L71 = CARRY(!N7L51 # !N7_safe_q[7]);


--Y1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4
--operation mode is arithmetic

Y1L41_carry_eqn = Y1L31;
Y1L41 = P2_reg_o[2] $ Y1L41_carry_eqn;

--Y1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT
--operation mode is arithmetic

Y1L51 = CARRY(P2_reg_o[2] # !Y1L31);


--Y1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98
--operation mode is normal

Y1L061 = N7_safe_q[2] & Y1L41 & (Y1L42 $ !N7_safe_q[7]) # !N7_safe_q[2] & !Y1L41 & (Y1L42 $ !N7_safe_q[7]);


--Y1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13
--operation mode is arithmetic

Y1L23_carry_eqn = Y1L13;
Y1L23 = P2_reg_o[11] $ !Y1L23_carry_eqn;

--Y1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT
--operation mode is arithmetic

Y1L33 = CARRY(!P2_reg_o[11] & !Y1L13);


--N7_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N7_safe_q[11]_carry_eqn = N7L32;
N7_safe_q[11]_lut_out = N7_safe_q[11] $ N7_safe_q[11]_carry_eqn;
N7_safe_q[11]_reg_input = !BB01L1 & N7_safe_q[11]_lut_out;
N7_safe_q[11] = DFFEA(N7_safe_q[11]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L52 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N7L52 = CARRY(!N7L32 # !N7_safe_q[11]);


--Y1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3
--operation mode is arithmetic

Y1L21_carry_eqn = Y1L11;
Y1L21 = P2_reg_o[1] $ !Y1L21_carry_eqn;

--Y1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT
--operation mode is arithmetic

Y1L31 = CARRY(!P2_reg_o[1] & !Y1L11);


--Y1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99
--operation mode is normal

Y1L161 = N7_safe_q[1] & Y1L21 & (Y1L23 $ !N7_safe_q[11]) # !N7_safe_q[1] & !Y1L21 & (Y1L23 $ !N7_safe_q[11]);


--Y1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10
--operation mode is arithmetic

Y1L62_carry_eqn = Y1L52;
Y1L62 = P2_reg_o[8] $ Y1L62_carry_eqn;

--Y1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT
--operation mode is arithmetic

Y1L72 = CARRY(P2_reg_o[8] # !Y1L52);


--N7_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N7_safe_q[8]_carry_eqn = N7L71;
N7_safe_q[8]_lut_out = N7_safe_q[8] $ !N7_safe_q[8]_carry_eqn;
N7_safe_q[8]_reg_input = !BB01L1 & N7_safe_q[8]_lut_out;
N7_safe_q[8] = DFFEA(N7_safe_q[8]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L91 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N7L91 = CARRY(N7_safe_q[8] & !N7L71);


--Y1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2
--operation mode is arithmetic

Y1L01 = !P2_reg_o[0];

--Y1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT
--operation mode is arithmetic

Y1L11 = CARRY(P2_reg_o[0]);


--Y1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100
--operation mode is normal

Y1L261 = N7_safe_q[0] & Y1L01 & (Y1L62 $ !N7_safe_q[8]) # !N7_safe_q[0] & !Y1L01 & (Y1L62 $ !N7_safe_q[8]);


--Y1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12
--operation mode is arithmetic

Y1L03_carry_eqn = Y1L92;
Y1L03 = P2_reg_o[10] $ Y1L03_carry_eqn;

--Y1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT
--operation mode is arithmetic

Y1L13 = CARRY(P2_reg_o[10] # !Y1L92);


--N7_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N7_safe_q[10]_carry_eqn = N7L12;
N7_safe_q[10]_lut_out = N7_safe_q[10] $ !N7_safe_q[10]_carry_eqn;
N7_safe_q[10]_reg_input = !BB01L1 & N7_safe_q[10]_lut_out;
N7_safe_q[10] = DFFEA(N7_safe_q[10]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N7L32 = CARRY(N7_safe_q[10] & !N7L12);


--Y1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6
--operation mode is arithmetic

Y1L81_carry_eqn = Y1L71;
Y1L81 = P2_reg_o[4] $ Y1L81_carry_eqn;

--Y1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT
--operation mode is arithmetic

Y1L91 = CARRY(P2_reg_o[4] # !Y1L71);


--Y1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101
--operation mode is normal

Y1L361 = N7_safe_q[4] & Y1L81 & (Y1L03 $ !N7_safe_q[10]) # !N7_safe_q[4] & !Y1L81 & (Y1L03 $ !N7_safe_q[10]);


--Y1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102
--operation mode is normal

Y1L461 = Y1L061 & Y1L161 & Y1L261 & Y1L361;


--Y1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8
--operation mode is arithmetic

Y1L22_carry_eqn = Y1L12;
Y1L22 = P2_reg_o[6] $ Y1L22_carry_eqn;

--Y1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT
--operation mode is arithmetic

Y1L32 = CARRY(P2_reg_o[6] # !Y1L12);


--Y1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14
--operation mode is normal

Y1L43_carry_eqn = Y1L33;
Y1L43 = P2_reg_o[12] $ Y1L43_carry_eqn;


--N7_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

N7_safe_q[12]_carry_eqn = N7L52;
N7_safe_q[12]_lut_out = N7_safe_q[12] $ !N7_safe_q[12]_carry_eqn;
N7_safe_q[12]_reg_input = !BB01L1 & N7_safe_q[12]_lut_out;
N7_safe_q[12] = DFFEA(N7_safe_q[12]_reg_input, KB1__clk0, rst_n, , Y1L1, , );


--N7_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N7_safe_q[6]_carry_eqn = N7L31;
N7_safe_q[6]_lut_out = N7_safe_q[6] $ !N7_safe_q[6]_carry_eqn;
N7_safe_q[6]_reg_input = !BB01L1 & N7_safe_q[6]_lut_out;
N7_safe_q[6] = DFFEA(N7_safe_q[6]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L51 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N7L51 = CARRY(N7_safe_q[6] & !N7L31);


--Y1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~103
--operation mode is normal

Y1L561 = Y1L22 & N7_safe_q[6] & (Y1L43 $ !N7_safe_q[12]) # !Y1L22 & !N7_safe_q[6] & (Y1L43 $ !N7_safe_q[12]);


--Y1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11
--operation mode is arithmetic

Y1L82_carry_eqn = Y1L72;
Y1L82 = P2_reg_o[9] $ !Y1L82_carry_eqn;

--Y1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT
--operation mode is arithmetic

Y1L92 = CARRY(!P2_reg_o[9] & !Y1L72);


--N7_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N7_safe_q[9]_carry_eqn = N7L91;
N7_safe_q[9]_lut_out = N7_safe_q[9] $ N7_safe_q[9]_carry_eqn;
N7_safe_q[9]_reg_input = !BB01L1 & N7_safe_q[9]_lut_out;
N7_safe_q[9] = DFFEA(N7_safe_q[9]_reg_input, KB1__clk0, rst_n, , Y1L1, , );

--N7L12 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N7L12 = CARRY(!N7L91 # !N7_safe_q[9]);


--Y1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7
--operation mode is arithmetic

Y1L02_carry_eqn = Y1L91;
Y1L02 = P2_reg_o[5] $ !Y1L02_carry_eqn;

--Y1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT
--operation mode is arithmetic

Y1L12 = CARRY(!P2_reg_o[5] & !Y1L91);


--Y1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~104
--operation mode is normal

Y1L661 = N7_safe_q[5] & Y1L02 & (Y1L82 $ !N7_safe_q[9]) # !N7_safe_q[5] & !Y1L02 & (Y1L82 $ !N7_safe_q[9]);


--Y1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5
--operation mode is arithmetic

Y1L61_carry_eqn = Y1L51;
Y1L61 = P2_reg_o[3] $ !Y1L61_carry_eqn;

--Y1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT
--operation mode is arithmetic

Y1L71 = CARRY(!P2_reg_o[3] & !Y1L51);


--Y1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~105
--operation mode is normal

Y1L761 = Y1L561 & Y1L661 & (N7_safe_q[3] $ !Y1L61);


--Y1L37 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10
--operation mode is normal

Y1L37 = Y1L57Q & (!Y1L761 # !Y1L461 # !A1L961);


--C1L5Q is dispatch:cmd0|pres_state~22
--operation mode is normal

C1L5Q_lut_out = C1L5Q & (W1L741Q & !C1L3Q # !C1L1) # !C1L5Q & W1L741Q & !C1L3Q;
C1L5Q = DFFEA(C1L5Q_lut_out, KB1__clk0, rst_n, , , , );


--A1L371 is slave_err~277
--operation mode is normal

A1L371 = Y1L57Q & !P3_reg_o[20] & (P3_reg_o[17] # P3_reg_o[18]);


--A1L471 is slave_err~278
--operation mode is normal

A1L471 = A1L371 # A1L171 # !Y1L7 & !E1L41;


--Y1L47Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20
--operation mode is normal

Y1L47Q_lut_out = !Y1L67Q & !Y1L77Q & (C1L5Q # Y1L47Q);
Y1L47Q = DFFEA(Y1L47Q_lut_out, KB1__clk0, rst_n, , , , );


--J1L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~21
--operation mode is normal

J1L2Q_lut_out = G1L4Q & !J1L1Q;
J1L2Q = DFFEA(J1L2Q_lut_out, !KB1__clk0, rst_n, , , , );


--G1L5Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~23
--operation mode is normal

G1L5Q_lut_out = G1L4Q # G1L5Q & (J1L4 # !J1L3Q);
G1L5Q = DFFEA(G1L5Q_lut_out, KB1__clk0, rst_n, , , , );


--M1_reg[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[13]
--operation mode is normal

M1_reg[13]_lut_out = M1_reg[12] & (P1_reg_o[13] # J1L1Q) # !M1_reg[12] & P1_reg_o[13] & !J1L1Q;
M1_reg[13] = DFFEA(M1_reg[13]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[14]
--operation mode is normal

P1_reg_o[14]_lut_out = Y1L55;
P1_reg_o[14] = DFFEA(P1_reg_o[14]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--W1L541Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27
--operation mode is normal

W1L541Q_lut_out = W1L001Q & W1L931Q;
W1L541Q = DFFEA(W1L541Q_lut_out, KB1__clk0, rst_n, , , , );


--M3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

M3_reg[0]_lut_out = W1L89Q & P01_reg_o[0] # !W1L89Q & (W1L301Q & P01_reg_o[0] # !W1L301Q & M3_reg[1]);
M3_reg[0] = DFFEA(M3_reg[0]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~32
--operation mode is normal

W1L16 = W1L541Q & M3_reg[0];


--N4_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N4_safe_q[0]_lut_out = !N4_safe_q[0];
N4_safe_q[0]_reg_input = !BB2L1 & N4_safe_q[0]_lut_out;
N4_safe_q[0] = DFFEA(N4_safe_q[0]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N4L3 = CARRY(N4_safe_q[0]);


--W1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6
--operation mode is normal

W1L55 = N4_safe_q[0] & W1L541Q;


--N4_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N4_safe_q[1]_carry_eqn = N4L3;
N4_safe_q[1]_lut_out = N4_safe_q[1] $ N4_safe_q[1]_carry_eqn;
N4_safe_q[1]_reg_input = !BB2L1 & N4_safe_q[1]_lut_out;
N4_safe_q[1] = DFFEA(N4_safe_q[1]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N4L5 = CARRY(!N4L3 # !N4_safe_q[1]);


--W1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7
--operation mode is normal

W1L65 = N4_safe_q[1] & W1L541Q;


--N4_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N4_safe_q[2]_carry_eqn = N4L5;
N4_safe_q[2]_lut_out = N4_safe_q[2] $ !N4_safe_q[2]_carry_eqn;
N4_safe_q[2]_reg_input = !BB2L1 & N4_safe_q[2]_lut_out;
N4_safe_q[2] = DFFEA(N4_safe_q[2]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N4L7 = CARRY(N4_safe_q[2] & !N4L5);


--W1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8
--operation mode is normal

W1L75 = N4_safe_q[2] & W1L541Q;


--N4_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N4_safe_q[3]_carry_eqn = N4L7;
N4_safe_q[3]_lut_out = N4_safe_q[3] $ N4_safe_q[3]_carry_eqn;
N4_safe_q[3]_reg_input = !BB2L1 & N4_safe_q[3]_lut_out;
N4_safe_q[3] = DFFEA(N4_safe_q[3]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N4L9 = CARRY(!N4L7 # !N4_safe_q[3]);


--W1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9
--operation mode is normal

W1L85 = N4_safe_q[3] & W1L541Q;


--N4_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N4_safe_q[4]_carry_eqn = N4L9;
N4_safe_q[4]_lut_out = N4_safe_q[4] $ !N4_safe_q[4]_carry_eqn;
N4_safe_q[4]_reg_input = !BB2L1 & N4_safe_q[4]_lut_out;
N4_safe_q[4] = DFFEA(N4_safe_q[4]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N4L11 = CARRY(N4_safe_q[4] & !N4L9);


--W1L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10
--operation mode is normal

W1L95 = N4_safe_q[4] & W1L541Q;


--N4_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N4_safe_q[5]_carry_eqn = N4L11;
N4_safe_q[5]_lut_out = N4_safe_q[5] $ N4_safe_q[5]_carry_eqn;
N4_safe_q[5]_reg_input = !BB2L1 & N4_safe_q[5]_lut_out;
N4_safe_q[5] = DFFEA(N4_safe_q[5]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N4L31 = CARRY(!N4L11 # !N4_safe_q[5]);


--W1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11
--operation mode is normal

W1L06 = N4_safe_q[5] & W1L541Q;


--Y1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~6
--operation mode is normal

Y1L53 = N7_safe_q[0] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~7
--operation mode is normal

Y1L63 = N7_safe_q[1] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~8
--operation mode is normal

Y1L73 = N7_safe_q[2] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~9
--operation mode is normal

Y1L83 = N7_safe_q[3] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~10
--operation mode is normal

Y1L93 = N7_safe_q[4] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~11
--operation mode is normal

Y1L04 = N7_safe_q[5] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--M3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

M3_reg[1]_lut_out = W1L89Q & P01_reg_o[1] # !W1L89Q & (W1L301Q & P01_reg_o[1] # !W1L301Q & M3_reg[2]);
M3_reg[1] = DFFEA(M3_reg[1]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~33
--operation mode is normal

W1L26 = W1L541Q & M3_reg[1];


--M3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

M3_reg[2]_lut_out = W1L89Q & P01_reg_o[2] # !W1L89Q & (W1L301Q & P01_reg_o[2] # !W1L301Q & M3_reg[3]);
M3_reg[2] = DFFEA(M3_reg[2]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~34
--operation mode is normal

W1L36 = W1L541Q & M3_reg[2];


--GB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5
--operation mode is arithmetic

GB1L31_carry_eqn = GB1L21;
GB1L31 = GB1L31_carry_eqn $ (!Y1_timer_rst & GB1_\timer:clk_count[3]);

--GB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT
--operation mode is arithmetic

GB1L41 = CARRY(Y1_timer_rst # !GB1L21 # !GB1_\timer:clk_count[3]);


--GB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7
--operation mode is normal

GB1L71_carry_eqn = GB1L61;
GB1L71 = GB1L71_carry_eqn $ (GB1_\timer:clk_count[5] & !Y1_timer_rst);


--GB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6
--operation mode is arithmetic

GB1L51_carry_eqn = GB1L41;
GB1L51 = GB1L51_carry_eqn $ (Y1_timer_rst # !GB1_\timer:clk_count[4]);

--GB1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT
--operation mode is arithmetic

GB1L61 = CARRY(!Y1_timer_rst & GB1_\timer:clk_count[4] & !GB1L41);


--GB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2
--operation mode is arithmetic

GB1L7 = Y1_timer_rst # !GB1_\timer:clk_count[0];

--GB1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT
--operation mode is arithmetic

GB1L8 = CARRY(!Y1_timer_rst & GB1_\timer:clk_count[0]);


--GB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4
--operation mode is arithmetic

GB1L11_carry_eqn = GB1L01;
GB1L11 = GB1L11_carry_eqn $ (Y1_timer_rst # !GB1_\timer:clk_count[2]);

--GB1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT
--operation mode is arithmetic

GB1L21 = CARRY(!Y1_timer_rst & GB1_\timer:clk_count[2] & !GB1L01);


--GB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3
--operation mode is arithmetic

GB1L9_carry_eqn = GB1L8;
GB1L9 = GB1L9_carry_eqn $ (!Y1_timer_rst & GB1_\timer:clk_count[1]);

--GB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT
--operation mode is arithmetic

GB1L01 = CARRY(Y1_timer_rst # !GB1L8 # !GB1_\timer:clk_count[1]);


--X1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~34
--operation mode is arithmetic

X1L7 = !P41_reg_o[0];

--X1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~34COUT
--operation mode is arithmetic

X1L8 = CARRY(P41_reg_o[0]);


--X1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~35
--operation mode is arithmetic

X1L9_carry_eqn = X1L8;
X1L9 = P41_reg_o[1] $ !X1L9_carry_eqn;

--X1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~35COUT
--operation mode is arithmetic

X1L01 = CARRY(!P41_reg_o[1] & !X1L8);


--N5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N5_safe_q[6]_carry_eqn = N5L31;
N5_safe_q[6]_lut_out = N5_safe_q[6] $ !N5_safe_q[6]_carry_eqn;
N5_safe_q[6]_reg_input = !X1L04Q & N5_safe_q[6]_lut_out;
N5_safe_q[6] = DFFEA(N5_safe_q[6]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N5L51 = CARRY(N5_safe_q[6] & !N5L31);


--N5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N5_safe_q[5]_carry_eqn = N5L11;
N5_safe_q[5]_lut_out = N5_safe_q[5] $ N5_safe_q[5]_carry_eqn;
N5_safe_q[5]_reg_input = !X1L04Q & N5_safe_q[5]_lut_out;
N5_safe_q[5] = DFFEA(N5_safe_q[5]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N5L31 = CARRY(!N5L11 # !N5_safe_q[5]);


--CB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~364
--operation mode is normal

CB2L43 = X1L7 & N5_safe_q[5] & (X1L9 $ !N5_safe_q[6]) # !X1L7 & !N5_safe_q[5] & (X1L9 $ !N5_safe_q[6]);


--X1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36
--operation mode is arithmetic

X1L11_carry_eqn = X1L01;
X1L11 = P41_reg_o[2] $ !X1L11_carry_eqn;

--X1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT
--operation mode is arithmetic

X1L21 = CARRY(P41_reg_o[2] & !X1L01);


--X1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41
--operation mode is arithmetic

X1L12_carry_eqn = X1L02;
X1L12 = P41_reg_o[7] $ X1L12_carry_eqn;

--X1L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT
--operation mode is arithmetic

X1L22 = CARRY(!X1L02 # !P41_reg_o[7]);


--N5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N5_safe_q[12]_carry_eqn = N5L52;
N5_safe_q[12]_lut_out = N5_safe_q[12] $ !N5_safe_q[12]_carry_eqn;
N5_safe_q[12]_reg_input = !X1L04Q & N5_safe_q[12]_lut_out;
N5_safe_q[12] = DFFEA(N5_safe_q[12]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N5L72 = CARRY(N5_safe_q[12] & !N5L52);


--N5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N5_safe_q[7]_carry_eqn = N5L51;
N5_safe_q[7]_lut_out = N5_safe_q[7] $ N5_safe_q[7]_carry_eqn;
N5_safe_q[7]_reg_input = !X1L04Q & N5_safe_q[7]_lut_out;
N5_safe_q[7] = DFFEA(N5_safe_q[7]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N5L71 = CARRY(!N5L51 # !N5_safe_q[7]);


--CB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~365
--operation mode is normal

CB2L53 = X1L11 & N5_safe_q[7] & (X1L12 $ !N5_safe_q[12]) # !X1L11 & !N5_safe_q[7] & (X1L12 $ !N5_safe_q[12]);


--X1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40
--operation mode is arithmetic

X1L91_carry_eqn = X1L81;
X1L91 = P41_reg_o[6] $ !X1L91_carry_eqn;

--X1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT
--operation mode is arithmetic

X1L02 = CARRY(P41_reg_o[6] & !X1L81);


--X1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43
--operation mode is arithmetic

X1L52_carry_eqn = X1L42;
X1L52 = P41_reg_o[9] $ X1L52_carry_eqn;

--X1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT
--operation mode is arithmetic

X1L62 = CARRY(!X1L42 # !P41_reg_o[9]);


--N5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N5_safe_q[14]_carry_eqn = N5L92;
N5_safe_q[14]_lut_out = N5_safe_q[14] $ !N5_safe_q[14]_carry_eqn;
N5_safe_q[14]_reg_input = !X1L04Q & N5_safe_q[14]_lut_out;
N5_safe_q[14] = DFFEA(N5_safe_q[14]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N5L13 = CARRY(N5_safe_q[14] & !N5L92);


--N5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N5_safe_q[11]_carry_eqn = N5L32;
N5_safe_q[11]_lut_out = N5_safe_q[11] $ N5_safe_q[11]_carry_eqn;
N5_safe_q[11]_reg_input = !X1L04Q & N5_safe_q[11]_lut_out;
N5_safe_q[11] = DFFEA(N5_safe_q[11]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N5L52 = CARRY(!N5L32 # !N5_safe_q[11]);


--CB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~366
--operation mode is normal

CB2L63 = X1L91 & N5_safe_q[11] & (X1L52 $ !N5_safe_q[14]) # !X1L91 & !N5_safe_q[11] & (X1L52 $ !N5_safe_q[14]);


--X1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38
--operation mode is arithmetic

X1L51_carry_eqn = X1L41;
X1L51 = P41_reg_o[4] $ !X1L51_carry_eqn;

--X1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT
--operation mode is arithmetic

X1L61 = CARRY(P41_reg_o[4] & !X1L41);


--X1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37
--operation mode is arithmetic

X1L31_carry_eqn = X1L21;
X1L31 = P41_reg_o[3] $ X1L31_carry_eqn;

--X1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT
--operation mode is arithmetic

X1L41 = CARRY(!X1L21 # !P41_reg_o[3]);


--N5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N5_safe_q[8]_carry_eqn = N5L71;
N5_safe_q[8]_lut_out = N5_safe_q[8] $ !N5_safe_q[8]_carry_eqn;
N5_safe_q[8]_reg_input = !X1L04Q & N5_safe_q[8]_lut_out;
N5_safe_q[8] = DFFEA(N5_safe_q[8]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N5L91 = CARRY(N5_safe_q[8] & !N5L71);


--N5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N5_safe_q[9]_carry_eqn = N5L91;
N5_safe_q[9]_lut_out = N5_safe_q[9] $ N5_safe_q[9]_carry_eqn;
N5_safe_q[9]_reg_input = !X1L04Q & N5_safe_q[9]_lut_out;
N5_safe_q[9] = DFFEA(N5_safe_q[9]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N5L12 = CARRY(!N5L91 # !N5_safe_q[9]);


--CB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~367
--operation mode is normal

CB2L73 = X1L51 & N5_safe_q[9] & (X1L31 $ !N5_safe_q[8]) # !X1L51 & !N5_safe_q[9] & (X1L31 $ !N5_safe_q[8]);


--CB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~368
--operation mode is normal

CB2L83 = CB2L43 & CB2L53 & CB2L63 & CB2L73;


--X1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46
--operation mode is normal

X1L13_carry_eqn = X1L03;
X1L13 = P41_reg_o[12] $ !X1L13_carry_eqn;


--X1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39
--operation mode is arithmetic

X1L71_carry_eqn = X1L61;
X1L71 = P41_reg_o[5] $ X1L71_carry_eqn;

--X1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT
--operation mode is arithmetic

X1L81 = CARRY(!X1L61 # !P41_reg_o[5]);


--N5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N5_safe_q[10]_carry_eqn = N5L12;
N5_safe_q[10]_lut_out = N5_safe_q[10] $ !N5_safe_q[10]_carry_eqn;
N5_safe_q[10]_reg_input = !X1L04Q & N5_safe_q[10]_lut_out;
N5_safe_q[10] = DFFEA(N5_safe_q[10]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N5L32 = CARRY(N5_safe_q[10] & !N5L12);


--N5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N5_safe_q[17]_carry_eqn = N5L53;
N5_safe_q[17]_lut_out = N5_safe_q[17] $ N5_safe_q[17]_carry_eqn;
N5_safe_q[17]_reg_input = !X1L04Q & N5_safe_q[17]_lut_out;
N5_safe_q[17] = DFFEA(N5_safe_q[17]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N5L73 = CARRY(!N5L53 # !N5_safe_q[17]);


--CB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~369
--operation mode is normal

CB2L93 = X1L13 & N5_safe_q[17] & (X1L71 $ !N5_safe_q[10]) # !X1L13 & !N5_safe_q[17] & (X1L71 $ !N5_safe_q[10]);


--X1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44
--operation mode is arithmetic

X1L72_carry_eqn = X1L62;
X1L72 = P41_reg_o[10] $ !X1L72_carry_eqn;

--X1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT
--operation mode is arithmetic

X1L82 = CARRY(P41_reg_o[10] & !X1L62);


--X1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45
--operation mode is arithmetic

X1L92_carry_eqn = X1L82;
X1L92 = P41_reg_o[11] $ X1L92_carry_eqn;

--X1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT
--operation mode is arithmetic

X1L03 = CARRY(!X1L82 # !P41_reg_o[11]);


--N5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N5_safe_q[16]_carry_eqn = N5L33;
N5_safe_q[16]_lut_out = N5_safe_q[16] $ !N5_safe_q[16]_carry_eqn;
N5_safe_q[16]_reg_input = !X1L04Q & N5_safe_q[16]_lut_out;
N5_safe_q[16] = DFFEA(N5_safe_q[16]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N5L53 = CARRY(N5_safe_q[16] & !N5L33);


--N5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N5_safe_q[15]_carry_eqn = N5L13;
N5_safe_q[15]_lut_out = N5_safe_q[15] $ N5_safe_q[15]_carry_eqn;
N5_safe_q[15]_reg_input = !X1L04Q & N5_safe_q[15]_lut_out;
N5_safe_q[15] = DFFEA(N5_safe_q[15]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N5L33 = CARRY(!N5L13 # !N5_safe_q[15]);


--CB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~370
--operation mode is normal

CB2L04 = X1L72 & N5_safe_q[15] & (X1L92 $ !N5_safe_q[16]) # !X1L72 & !N5_safe_q[15] & (X1L92 $ !N5_safe_q[16]);


--X1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42
--operation mode is arithmetic

X1L32_carry_eqn = X1L22;
X1L32 = P41_reg_o[8] $ !X1L32_carry_eqn;

--X1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT
--operation mode is arithmetic

X1L42 = CARRY(P41_reg_o[8] & !X1L22);


--N5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N5_safe_q[13]_carry_eqn = N5L72;
N5_safe_q[13]_lut_out = N5_safe_q[13] $ N5_safe_q[13]_carry_eqn;
N5_safe_q[13]_reg_input = !X1L04Q & N5_safe_q[13]_lut_out;
N5_safe_q[13] = DFFEA(N5_safe_q[13]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N5L92 = CARRY(!N5L72 # !N5_safe_q[13]);


--N5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N5_safe_q[31]_carry_eqn = N5L36;
N5_safe_q[31]_lut_out = N5_safe_q[31] $ N5_safe_q[31]_carry_eqn;
N5_safe_q[31]_reg_input = !X1L04Q & N5_safe_q[31]_lut_out;
N5_safe_q[31] = DFFEA(N5_safe_q[31]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );


--N5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N5_safe_q[30]_carry_eqn = N5L16;
N5_safe_q[30]_lut_out = N5_safe_q[30] $ !N5_safe_q[30]_carry_eqn;
N5_safe_q[30]_reg_input = !X1L04Q & N5_safe_q[30]_lut_out;
N5_safe_q[30] = DFFEA(N5_safe_q[30]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N5L36 = CARRY(N5_safe_q[30] & !N5L16);


--CB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371
--operation mode is normal

CB2L14 = !N5_safe_q[31] & !N5_safe_q[30] & (X1L32 $ !N5_safe_q[13]);


--N5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N5_safe_q[29]_carry_eqn = N5L95;
N5_safe_q[29]_lut_out = N5_safe_q[29] $ N5_safe_q[29]_carry_eqn;
N5_safe_q[29]_reg_input = !X1L04Q & N5_safe_q[29]_lut_out;
N5_safe_q[29] = DFFEA(N5_safe_q[29]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N5L16 = CARRY(!N5L95 # !N5_safe_q[29]);


--N5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N5_safe_q[28]_carry_eqn = N5L75;
N5_safe_q[28]_lut_out = N5_safe_q[28] $ !N5_safe_q[28]_carry_eqn;
N5_safe_q[28]_reg_input = !X1L04Q & N5_safe_q[28]_lut_out;
N5_safe_q[28] = DFFEA(N5_safe_q[28]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N5L95 = CARRY(N5_safe_q[28] & !N5L75);


--N5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N5_safe_q[27]_carry_eqn = N5L55;
N5_safe_q[27]_lut_out = N5_safe_q[27] $ N5_safe_q[27]_carry_eqn;
N5_safe_q[27]_reg_input = !X1L04Q & N5_safe_q[27]_lut_out;
N5_safe_q[27] = DFFEA(N5_safe_q[27]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N5L75 = CARRY(!N5L55 # !N5_safe_q[27]);


--N5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N5_safe_q[26]_carry_eqn = N5L35;
N5_safe_q[26]_lut_out = N5_safe_q[26] $ !N5_safe_q[26]_carry_eqn;
N5_safe_q[26]_reg_input = !X1L04Q & N5_safe_q[26]_lut_out;
N5_safe_q[26] = DFFEA(N5_safe_q[26]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N5L55 = CARRY(N5_safe_q[26] & !N5L35);


--CB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372
--operation mode is normal

CB2L24 = !N5_safe_q[29] & !N5_safe_q[28] & !N5_safe_q[27] & !N5_safe_q[26];


--CB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373
--operation mode is normal

CB2L34 = CB2L93 & CB2L04 & CB2L14 & CB2L24;


--N5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N5_safe_q[25]_carry_eqn = N5L15;
N5_safe_q[25]_lut_out = N5_safe_q[25] $ N5_safe_q[25]_carry_eqn;
N5_safe_q[25]_reg_input = !X1L04Q & N5_safe_q[25]_lut_out;
N5_safe_q[25] = DFFEA(N5_safe_q[25]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N5L35 = CARRY(!N5L15 # !N5_safe_q[25]);


--N5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N5_safe_q[24]_carry_eqn = N5L94;
N5_safe_q[24]_lut_out = N5_safe_q[24] $ !N5_safe_q[24]_carry_eqn;
N5_safe_q[24]_reg_input = !X1L04Q & N5_safe_q[24]_lut_out;
N5_safe_q[24] = DFFEA(N5_safe_q[24]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N5L15 = CARRY(N5_safe_q[24] & !N5L94);


--N5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N5_safe_q[23]_carry_eqn = N5L74;
N5_safe_q[23]_lut_out = N5_safe_q[23] $ N5_safe_q[23]_carry_eqn;
N5_safe_q[23]_reg_input = !X1L04Q & N5_safe_q[23]_lut_out;
N5_safe_q[23] = DFFEA(N5_safe_q[23]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N5L94 = CARRY(!N5L74 # !N5_safe_q[23]);


--N5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N5_safe_q[22]_carry_eqn = N5L54;
N5_safe_q[22]_lut_out = N5_safe_q[22] $ !N5_safe_q[22]_carry_eqn;
N5_safe_q[22]_reg_input = !X1L04Q & N5_safe_q[22]_lut_out;
N5_safe_q[22] = DFFEA(N5_safe_q[22]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N5L74 = CARRY(N5_safe_q[22] & !N5L54);


--CB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374
--operation mode is normal

CB2L44 = !N5_safe_q[25] & !N5_safe_q[24] & !N5_safe_q[23] & !N5_safe_q[22];


--N5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N5_safe_q[21]_carry_eqn = N5L34;
N5_safe_q[21]_lut_out = N5_safe_q[21] $ N5_safe_q[21]_carry_eqn;
N5_safe_q[21]_reg_input = !X1L04Q & N5_safe_q[21]_lut_out;
N5_safe_q[21] = DFFEA(N5_safe_q[21]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N5L54 = CARRY(!N5L34 # !N5_safe_q[21]);


--N5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N5_safe_q[20]_carry_eqn = N5L14;
N5_safe_q[20]_lut_out = N5_safe_q[20] $ !N5_safe_q[20]_carry_eqn;
N5_safe_q[20]_reg_input = !X1L04Q & N5_safe_q[20]_lut_out;
N5_safe_q[20] = DFFEA(N5_safe_q[20]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N5L34 = CARRY(N5_safe_q[20] & !N5L14);


--N5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N5_safe_q[19]_carry_eqn = N5L93;
N5_safe_q[19]_lut_out = N5_safe_q[19] $ N5_safe_q[19]_carry_eqn;
N5_safe_q[19]_reg_input = !X1L04Q & N5_safe_q[19]_lut_out;
N5_safe_q[19] = DFFEA(N5_safe_q[19]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N5L14 = CARRY(!N5L93 # !N5_safe_q[19]);


--N5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N5_safe_q[18]_carry_eqn = N5L73;
N5_safe_q[18]_lut_out = N5_safe_q[18] $ !N5_safe_q[18]_carry_eqn;
N5_safe_q[18]_reg_input = !X1L04Q & N5_safe_q[18]_lut_out;
N5_safe_q[18] = DFFEA(N5_safe_q[18]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N5L93 = CARRY(N5_safe_q[18] & !N5L73);


--CB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375
--operation mode is normal

CB2L54 = !N5_safe_q[21] & !N5_safe_q[20] & !N5_safe_q[19] & !N5_safe_q[18];


--N5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N5_safe_q[4]_carry_eqn = N5L9;
N5_safe_q[4]_lut_out = N5_safe_q[4] $ !N5_safe_q[4]_carry_eqn;
N5_safe_q[4]_reg_input = !X1L04Q & N5_safe_q[4]_lut_out;
N5_safe_q[4] = DFFEA(N5_safe_q[4]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N5L11 = CARRY(N5_safe_q[4] & !N5L9);


--N5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N5_safe_q[3]_carry_eqn = N5L7;
N5_safe_q[3]_lut_out = N5_safe_q[3] $ N5_safe_q[3]_carry_eqn;
N5_safe_q[3]_reg_input = !X1L04Q & N5_safe_q[3]_lut_out;
N5_safe_q[3] = DFFEA(N5_safe_q[3]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N5L9 = CARRY(!N5L7 # !N5_safe_q[3]);


--N5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N5_safe_q[2]_carry_eqn = N5L5;
N5_safe_q[2]_lut_out = N5_safe_q[2] $ !N5_safe_q[2]_carry_eqn;
N5_safe_q[2]_reg_input = !X1L04Q & N5_safe_q[2]_lut_out;
N5_safe_q[2] = DFFEA(N5_safe_q[2]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N5L7 = CARRY(N5_safe_q[2] & !N5L5);


--N5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N5_safe_q[1]_carry_eqn = N5L3;
N5_safe_q[1]_lut_out = N5_safe_q[1] $ N5_safe_q[1]_carry_eqn;
N5_safe_q[1]_reg_input = !X1L04Q & N5_safe_q[1]_lut_out;
N5_safe_q[1] = DFFEA(N5_safe_q[1]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N5L5 = CARRY(!N5L3 # !N5_safe_q[1]);


--CB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376
--operation mode is normal

CB2L64 = !N5_safe_q[4] & !N5_safe_q[3] & !N5_safe_q[2] & !N5_safe_q[1];


--N5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N5_safe_q[0]_lut_out = !N5_safe_q[0];
N5_safe_q[0]_reg_input = !X1L04Q & N5_safe_q[0]_lut_out;
N5_safe_q[0] = DFFEA(N5_safe_q[0]_reg_input, KB1__clk0, rst_n, , X1_crc_ena, , );

--N5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N5L3 = CARRY(N5_safe_q[0]);


--CB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377
--operation mode is normal

CB2L74 = CB2L44 & CB2L54 & CB2L64 & !N5_safe_q[0];


--CB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378
--operation mode is normal

CB2L84 = CB2L83 & CB2L34 & CB2L74;


--CB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8]
--operation mode is normal

CB2_crc_reg[8]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[7]);
CB2_crc_reg[8] = DFFEA(CB2_crc_reg[8]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

M6_reg[24]_lut_out = M6L63 # M6L73 # M6L43 & P4_reg_o[24];
M6_reg[24] = DFFEA(M6_reg[24]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--X1L66Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24
--operation mode is normal

X1L66Q_lut_out = X1L56Q & !EB1L12Q & X1L05;
X1L66Q = DFFEA(X1L66Q_lut_out, KB1__clk0, rst_n, , , , );


--EB1L12Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20
--operation mode is normal

EB1L12Q_lut_out = !EB1L52Q & (X1L66Q # EB1L12Q # X1L46Q);
EB1L12Q = DFFEA(EB1L12Q_lut_out, KB1__clk0, rst_n, , , , );


--EB1L42Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23
--operation mode is normal

EB1L42Q_lut_out = !FB1L4Q & EB1L32Q;
EB1L42Q = DFFEA(EB1L42Q_lut_out, KB1__clk0, rst_n, , , , );


--EB1_byte_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|byte_count_ena
--operation mode is normal

EB1_byte_count_ena = EB1L42Q # !EB1L12Q;


--EB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.tx~51
--operation mode is normal

EB1L02 = EB1L42Q & (BB8_count[2] # !BB8_count[0] # !BB8_count[1]);


--X1L46Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22
--operation mode is normal

X1L46Q_lut_out = X1L24Q & (X1L36Q # X1L16 & !X1L05) # !X1L24Q & X1L16 & !X1L05;
X1L46Q = DFFEA(X1L46Q_lut_out, KB1__clk0, rst_n, , , , );


--EB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.tx~47
--operation mode is normal

EB1L91 = !EB1L12Q & (X1L66Q # X1L46Q);


--P51_reg_o[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[25]
--operation mode is normal

P51_reg_o[25]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[7] # !X1L66Q & M6_reg[25];
P51_reg_o[25] = DFFEA(P51_reg_o[25]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[3]
--operation mode is normal

M7_reg[3]_lut_out = M7L61 # M7L41 & EB1L8 & !BB8_count[2];
M7_reg[3] = DFFEA(M7_reg[3]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~270
--operation mode is normal

M7L51 = M7L21 & (P51_reg_o[25] # M7_reg[3] & !FB1L3Q) # !M7L21 & M7_reg[3] & !FB1L3Q;


--P51_reg_o[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[17]
--operation mode is normal

P51_reg_o[17]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[15] # !X1L66Q & M6_reg[17];
P51_reg_o[17] = DFFEA(P51_reg_o[17]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[9]
--operation mode is normal

P51_reg_o[9]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[23] # !X1L66Q & M6_reg[9];
P51_reg_o[9] = DFFEA(P51_reg_o[9]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[1]
--operation mode is normal

P51_reg_o[1]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[31] # !X1L66Q & M6_reg[1];
P51_reg_o[1] = DFFEA(P51_reg_o[1]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~34
--operation mode is normal

EB1L5 = BB8_count[0] & (BB8_count[1] # P51_reg_o[9]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[1];


--EB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~35
--operation mode is normal

EB1L6 = EB1L5 & (P51_reg_o[25] # !BB8_count[1]) # !EB1L5 & P51_reg_o[17] & BB8_count[1];


--CB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16]
--operation mode is normal

CB2_crc_reg[16]_lut_out = CB2_crc_reg[15] & !X1L04Q;
CB2_crc_reg[16] = DFFEA(CB2_crc_reg[16]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

M6_reg[16]_lut_out = M6L83 # M6L93 # P4_reg_o[16] & M6L43;
M6_reg[16] = DFFEA(M6_reg[16]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24]
--operation mode is normal

CB2_crc_reg[24]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[23]);
CB2_crc_reg[24] = DFFEA(CB2_crc_reg[24]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

M6_reg[8]_lut_out = M6L04 # M6L14 # M6L43 & P4_reg_o[8];
M6_reg[8] = DFFEA(M6_reg[8]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32]
--operation mode is normal

CB2_crc_reg[32]_lut_out = CB2_crc_reg[31] & !X1L04Q;
CB2_crc_reg[32] = DFFEA(CB2_crc_reg[32]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

M6_reg[0]_lut_out = M6L24 # M6L34 # M6L43 & P4_reg_o[0];
M6_reg[0] = DFFEA(M6_reg[0]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M2_reg[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12]
--operation mode is normal

M2_reg[12]_lut_out = M2_reg[11] & (U1_q_b[12] # J2L1Q) # !M2_reg[11] & U1_q_b[12] & !J2L1Q;
M2_reg[12] = DFFEA(M2_reg[12]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[13]_PORT_A_data_in = Y1L45;
U1_q_b[13]_PORT_A_data_in_reg = DFFE(U1_q_b[13]_PORT_A_data_in, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[13]_PORT_A_address_reg = DFFE(U1_q_b[13]_PORT_A_address, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[13]_PORT_B_address_reg = DFFE(U1_q_b[13]_PORT_B_address, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_A_write_enable = H1L6;
U1_q_b[13]_PORT_A_write_enable_reg = DFFE(U1_q_b[13]_PORT_A_write_enable, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_B_read_enable = VCC;
U1_q_b[13]_PORT_B_read_enable_reg = DFFE(U1_q_b[13]_PORT_B_read_enable, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_clock_0 = KB1__clk1;
U1_q_b[13]_PORT_B_data_out = MEMORY(U1_q_b[13]_PORT_A_data_in_reg, , U1_q_b[13]_PORT_A_address_reg, U1_q_b[13]_PORT_B_address_reg, U1_q_b[13]_PORT_A_write_enable_reg, U1_q_b[13]_PORT_B_read_enable_reg, , , U1_q_b[13]_clock_0, , , , , );
U1_q_b[13] = U1_q_b[13]_PORT_B_data_out[0];


--Z1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[14]_PORT_A_data_in = W1L57;
Z1_q_b[14]_PORT_A_data_in_reg = DFFE(Z1_q_b[14]_PORT_A_data_in, Z1_q_b[14]_clock_0, , , );
Z1_q_b[14]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[14]_PORT_A_address_reg = DFFE(Z1_q_b[14]_PORT_A_address, Z1_q_b[14]_clock_0, , , );
Z1_q_b[14]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[14]_PORT_B_address_reg = DFFE(Z1_q_b[14]_PORT_B_address, Z1_q_b[14]_clock_0, , , );
Z1_q_b[14]_PORT_A_write_enable = W1L541Q;
Z1_q_b[14]_PORT_A_write_enable_reg = DFFE(Z1_q_b[14]_PORT_A_write_enable, Z1_q_b[14]_clock_0, , , );
Z1_q_b[14]_PORT_B_read_enable = VCC;
Z1_q_b[14]_PORT_B_read_enable_reg = DFFE(Z1_q_b[14]_PORT_B_read_enable, Z1_q_b[14]_clock_0, , , );
Z1_q_b[14]_clock_0 = KB1__clk1;
Z1_q_b[14]_PORT_B_data_out = MEMORY(Z1_q_b[14]_PORT_A_data_in_reg, , Z1_q_b[14]_PORT_A_address_reg, Z1_q_b[14]_PORT_B_address_reg, Z1_q_b[14]_PORT_A_write_enable_reg, Z1_q_b[14]_PORT_B_read_enable_reg, , , Z1_q_b[14]_clock_0, , , , , );
Z1_q_b[14] = Z1_q_b[14]_PORT_B_data_out[0];


--Y1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~51
--operation mode is normal

Y1L55 = Z1_q_b[14] & Y1L57Q;


--W1L741Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30
--operation mode is normal

W1L741Q_lut_out = !CB1L35 & !CB1L85 & W1L001Q & W1L041Q;
W1L741Q = DFFEA(W1L741Q_lut_out, KB1__clk0, rst_n, , , , );


--P9_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21]
--operation mode is normal

P9_reg_o[21]_lut_out = M3_reg[21];
P9_reg_o[21] = DFFEA(P9_reg_o[21]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--C1L3Q is dispatch:cmd0|pres_state~20
--operation mode is normal

C1L3Q_lut_out = !C1L4Q & (W1L741Q # C1L3Q # W1L841Q);
C1L3Q = DFFEA(C1L3Q_lut_out, KB1__clk0, rst_n, , , , );


--P9_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23]
--operation mode is normal

P9_reg_o[23]_lut_out = M3_reg[23];
P9_reg_o[23] = DFFEA(P9_reg_o[23]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19]
--operation mode is normal

P9_reg_o[19]_lut_out = M3_reg[19];
P9_reg_o[19] = DFFEA(P9_reg_o[19]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22]
--operation mode is normal

P9_reg_o[22]_lut_out = M3_reg[22];
P9_reg_o[22] = DFFEA(P9_reg_o[22]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17]
--operation mode is normal

P9_reg_o[17]_lut_out = M3_reg[17];
P9_reg_o[17] = DFFEA(P9_reg_o[17]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18]
--operation mode is normal

P9_reg_o[18]_lut_out = M3_reg[18];
P9_reg_o[18] = DFFEA(P9_reg_o[18]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20]
--operation mode is normal

P9_reg_o[20]_lut_out = M3_reg[20];
P9_reg_o[20] = DFFEA(P9_reg_o[20]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16]
--operation mode is normal

P9_reg_o[16]_lut_out = M3_reg[16];
P9_reg_o[16] = DFFEA(P9_reg_o[16]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M3_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

M3_reg[15]_lut_out = W1L89Q & P11_reg_o[7] # !W1L89Q & (W1L301Q & P11_reg_o[7] # !W1L301Q & M3_reg[16]);
M3_reg[15] = DFFEA(M3_reg[15]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~50
--operation mode is normal

W1L67 = W1L541Q & M3_reg[15];


--BB01L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135
--operation mode is normal

BB01L2 = !N7_safe_q[3] # !N7_safe_q[2] # !N7_safe_q[1] # !N7_safe_q[0];


--BB01L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136
--operation mode is normal

BB01L3 = !N7_safe_q[11] # !N7_safe_q[7] # !N7_safe_q[5] # !N7_safe_q[4];


--BB01L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137
--operation mode is normal

BB01L4 = !N7_safe_q[10] # !N7_safe_q[8];


--BB01L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138
--operation mode is normal

BB01L5 = BB01L4 # !N7_safe_q[9] # !N7_safe_q[12] # !N7_safe_q[6];


--BB01L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13
--operation mode is normal

BB01L1 = !BB01L2 & !BB01L3 & !BB01L5 # !Y1L47Q;


--Z1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[30]_PORT_A_data_in = W1L19;
Z1_q_b[30]_PORT_A_data_in_reg = DFFE(Z1_q_b[30]_PORT_A_data_in, Z1_q_b[30]_clock_0, , , );
Z1_q_b[30]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[30]_PORT_A_address_reg = DFFE(Z1_q_b[30]_PORT_A_address, Z1_q_b[30]_clock_0, , , );
Z1_q_b[30]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[30]_PORT_B_address_reg = DFFE(Z1_q_b[30]_PORT_B_address, Z1_q_b[30]_clock_0, , , );
Z1_q_b[30]_PORT_A_write_enable = W1L541Q;
Z1_q_b[30]_PORT_A_write_enable_reg = DFFE(Z1_q_b[30]_PORT_A_write_enable, Z1_q_b[30]_clock_0, , , );
Z1_q_b[30]_PORT_B_read_enable = VCC;
Z1_q_b[30]_PORT_B_read_enable_reg = DFFE(Z1_q_b[30]_PORT_B_read_enable, Z1_q_b[30]_clock_0, , , );
Z1_q_b[30]_clock_0 = KB1__clk1;
Z1_q_b[30]_PORT_B_data_out = MEMORY(Z1_q_b[30]_PORT_A_data_in_reg, , Z1_q_b[30]_PORT_A_address_reg, Z1_q_b[30]_PORT_B_address_reg, Z1_q_b[30]_PORT_A_write_enable_reg, Z1_q_b[30]_PORT_B_read_enable_reg, , , Z1_q_b[30]_clock_0, , , , , );
Z1_q_b[30] = Z1_q_b[30]_PORT_B_data_out[0];


--Y1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~35
--operation mode is normal

Y1L17 = Z1_q_b[30] & Y1L57Q;


--JB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21
--operation mode is normal

JB1L3Q_lut_out = Y1L57Q & (JB1L3Q # JB1L871 & !JB1L2Q) # !Y1L57Q & JB1L871 & !JB1L2Q;
JB1L3Q = DFFEA(JB1L3Q_lut_out, KB1__clk0, rst_n, , , , );


--Y1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14
--operation mode is normal

Y1L3 = Y1L57Q & P3_reg_o[17];


--Y1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13
--operation mode is normal

Y1L4 = Y1L57Q & P3_reg_o[18];


--A1L061 is reduce_nor~33
--operation mode is normal

A1L061 = Y1L3 & Y1L4 & A1L361 & !Y1L2;


--JB1L191 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7
--operation mode is normal

JB1L191 = JB1L3Q & A1L061;


--Z1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[29]_PORT_A_data_in = W1L09;
Z1_q_b[29]_PORT_A_data_in_reg = DFFE(Z1_q_b[29]_PORT_A_data_in, Z1_q_b[29]_clock_0, , , );
Z1_q_b[29]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[29]_PORT_A_address_reg = DFFE(Z1_q_b[29]_PORT_A_address, Z1_q_b[29]_clock_0, , , );
Z1_q_b[29]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[29]_PORT_B_address_reg = DFFE(Z1_q_b[29]_PORT_B_address, Z1_q_b[29]_clock_0, , , );
Z1_q_b[29]_PORT_A_write_enable = W1L541Q;
Z1_q_b[29]_PORT_A_write_enable_reg = DFFE(Z1_q_b[29]_PORT_A_write_enable, Z1_q_b[29]_clock_0, , , );
Z1_q_b[29]_PORT_B_read_enable = VCC;
Z1_q_b[29]_PORT_B_read_enable_reg = DFFE(Z1_q_b[29]_PORT_B_read_enable, Z1_q_b[29]_clock_0, , , );
Z1_q_b[29]_clock_0 = KB1__clk1;
Z1_q_b[29]_PORT_B_data_out = MEMORY(Z1_q_b[29]_PORT_A_data_in_reg, , Z1_q_b[29]_PORT_A_address_reg, Z1_q_b[29]_PORT_B_address_reg, Z1_q_b[29]_PORT_A_write_enable_reg, Z1_q_b[29]_PORT_B_read_enable_reg, , , Z1_q_b[29]_clock_0, , , , , );
Z1_q_b[29] = Z1_q_b[29]_PORT_B_data_out[0];


--Y1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~36
--operation mode is normal

Y1L07 = Z1_q_b[29] & Y1L57Q;


--Z1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[28]_PORT_A_data_in = W1L98;
Z1_q_b[28]_PORT_A_data_in_reg = DFFE(Z1_q_b[28]_PORT_A_data_in, Z1_q_b[28]_clock_0, , , );
Z1_q_b[28]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[28]_PORT_A_address_reg = DFFE(Z1_q_b[28]_PORT_A_address, Z1_q_b[28]_clock_0, , , );
Z1_q_b[28]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[28]_PORT_B_address_reg = DFFE(Z1_q_b[28]_PORT_B_address, Z1_q_b[28]_clock_0, , , );
Z1_q_b[28]_PORT_A_write_enable = W1L541Q;
Z1_q_b[28]_PORT_A_write_enable_reg = DFFE(Z1_q_b[28]_PORT_A_write_enable, Z1_q_b[28]_clock_0, , , );
Z1_q_b[28]_PORT_B_read_enable = VCC;
Z1_q_b[28]_PORT_B_read_enable_reg = DFFE(Z1_q_b[28]_PORT_B_read_enable, Z1_q_b[28]_clock_0, , , );
Z1_q_b[28]_clock_0 = KB1__clk1;
Z1_q_b[28]_PORT_B_data_out = MEMORY(Z1_q_b[28]_PORT_A_data_in_reg, , Z1_q_b[28]_PORT_A_address_reg, Z1_q_b[28]_PORT_B_address_reg, Z1_q_b[28]_PORT_A_write_enable_reg, Z1_q_b[28]_PORT_B_read_enable_reg, , , Z1_q_b[28]_clock_0, , , , , );
Z1_q_b[28] = Z1_q_b[28]_PORT_B_data_out[0];


--Y1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~37
--operation mode is normal

Y1L96 = Z1_q_b[28] & Y1L57Q;


--Z1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[27]_PORT_A_data_in = W1L88;
Z1_q_b[27]_PORT_A_data_in_reg = DFFE(Z1_q_b[27]_PORT_A_data_in, Z1_q_b[27]_clock_0, , , );
Z1_q_b[27]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[27]_PORT_A_address_reg = DFFE(Z1_q_b[27]_PORT_A_address, Z1_q_b[27]_clock_0, , , );
Z1_q_b[27]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[27]_PORT_B_address_reg = DFFE(Z1_q_b[27]_PORT_B_address, Z1_q_b[27]_clock_0, , , );
Z1_q_b[27]_PORT_A_write_enable = W1L541Q;
Z1_q_b[27]_PORT_A_write_enable_reg = DFFE(Z1_q_b[27]_PORT_A_write_enable, Z1_q_b[27]_clock_0, , , );
Z1_q_b[27]_PORT_B_read_enable = VCC;
Z1_q_b[27]_PORT_B_read_enable_reg = DFFE(Z1_q_b[27]_PORT_B_read_enable, Z1_q_b[27]_clock_0, , , );
Z1_q_b[27]_clock_0 = KB1__clk1;
Z1_q_b[27]_PORT_B_data_out = MEMORY(Z1_q_b[27]_PORT_A_data_in_reg, , Z1_q_b[27]_PORT_A_address_reg, Z1_q_b[27]_PORT_B_address_reg, Z1_q_b[27]_PORT_A_write_enable_reg, Z1_q_b[27]_PORT_B_read_enable_reg, , , Z1_q_b[27]_clock_0, , , , , );
Z1_q_b[27] = Z1_q_b[27]_PORT_B_data_out[0];


--Y1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~38
--operation mode is normal

Y1L86 = Z1_q_b[27] & Y1L57Q;


--Z1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[26]_PORT_A_data_in = W1L78;
Z1_q_b[26]_PORT_A_data_in_reg = DFFE(Z1_q_b[26]_PORT_A_data_in, Z1_q_b[26]_clock_0, , , );
Z1_q_b[26]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[26]_PORT_A_address_reg = DFFE(Z1_q_b[26]_PORT_A_address, Z1_q_b[26]_clock_0, , , );
Z1_q_b[26]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[26]_PORT_B_address_reg = DFFE(Z1_q_b[26]_PORT_B_address, Z1_q_b[26]_clock_0, , , );
Z1_q_b[26]_PORT_A_write_enable = W1L541Q;
Z1_q_b[26]_PORT_A_write_enable_reg = DFFE(Z1_q_b[26]_PORT_A_write_enable, Z1_q_b[26]_clock_0, , , );
Z1_q_b[26]_PORT_B_read_enable = VCC;
Z1_q_b[26]_PORT_B_read_enable_reg = DFFE(Z1_q_b[26]_PORT_B_read_enable, Z1_q_b[26]_clock_0, , , );
Z1_q_b[26]_clock_0 = KB1__clk1;
Z1_q_b[26]_PORT_B_data_out = MEMORY(Z1_q_b[26]_PORT_A_data_in_reg, , Z1_q_b[26]_PORT_A_address_reg, Z1_q_b[26]_PORT_B_address_reg, Z1_q_b[26]_PORT_A_write_enable_reg, Z1_q_b[26]_PORT_B_read_enable_reg, , , Z1_q_b[26]_clock_0, , , , , );
Z1_q_b[26] = Z1_q_b[26]_PORT_B_data_out[0];


--Y1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~39
--operation mode is normal

Y1L76 = Z1_q_b[26] & Y1L57Q;


--Z1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[25]_PORT_A_data_in = W1L68;
Z1_q_b[25]_PORT_A_data_in_reg = DFFE(Z1_q_b[25]_PORT_A_data_in, Z1_q_b[25]_clock_0, , , );
Z1_q_b[25]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[25]_PORT_A_address_reg = DFFE(Z1_q_b[25]_PORT_A_address, Z1_q_b[25]_clock_0, , , );
Z1_q_b[25]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[25]_PORT_B_address_reg = DFFE(Z1_q_b[25]_PORT_B_address, Z1_q_b[25]_clock_0, , , );
Z1_q_b[25]_PORT_A_write_enable = W1L541Q;
Z1_q_b[25]_PORT_A_write_enable_reg = DFFE(Z1_q_b[25]_PORT_A_write_enable, Z1_q_b[25]_clock_0, , , );
Z1_q_b[25]_PORT_B_read_enable = VCC;
Z1_q_b[25]_PORT_B_read_enable_reg = DFFE(Z1_q_b[25]_PORT_B_read_enable, Z1_q_b[25]_clock_0, , , );
Z1_q_b[25]_clock_0 = KB1__clk1;
Z1_q_b[25]_PORT_B_data_out = MEMORY(Z1_q_b[25]_PORT_A_data_in_reg, , Z1_q_b[25]_PORT_A_address_reg, Z1_q_b[25]_PORT_B_address_reg, Z1_q_b[25]_PORT_A_write_enable_reg, Z1_q_b[25]_PORT_B_read_enable_reg, , , Z1_q_b[25]_clock_0, , , , , );
Z1_q_b[25] = Z1_q_b[25]_PORT_B_data_out[0];


--Y1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~40
--operation mode is normal

Y1L66 = Z1_q_b[25] & Y1L57Q;


--Z1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[24]_PORT_A_data_in = W1L58;
Z1_q_b[24]_PORT_A_data_in_reg = DFFE(Z1_q_b[24]_PORT_A_data_in, Z1_q_b[24]_clock_0, , , );
Z1_q_b[24]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[24]_PORT_A_address_reg = DFFE(Z1_q_b[24]_PORT_A_address, Z1_q_b[24]_clock_0, , , );
Z1_q_b[24]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[24]_PORT_B_address_reg = DFFE(Z1_q_b[24]_PORT_B_address, Z1_q_b[24]_clock_0, , , );
Z1_q_b[24]_PORT_A_write_enable = W1L541Q;
Z1_q_b[24]_PORT_A_write_enable_reg = DFFE(Z1_q_b[24]_PORT_A_write_enable, Z1_q_b[24]_clock_0, , , );
Z1_q_b[24]_PORT_B_read_enable = VCC;
Z1_q_b[24]_PORT_B_read_enable_reg = DFFE(Z1_q_b[24]_PORT_B_read_enable, Z1_q_b[24]_clock_0, , , );
Z1_q_b[24]_clock_0 = KB1__clk1;
Z1_q_b[24]_PORT_B_data_out = MEMORY(Z1_q_b[24]_PORT_A_data_in_reg, , Z1_q_b[24]_PORT_A_address_reg, Z1_q_b[24]_PORT_B_address_reg, Z1_q_b[24]_PORT_A_write_enable_reg, Z1_q_b[24]_PORT_B_read_enable_reg, , , Z1_q_b[24]_clock_0, , , , , );
Z1_q_b[24] = Z1_q_b[24]_PORT_B_data_out[0];


--Y1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~41
--operation mode is normal

Y1L56 = Z1_q_b[24] & Y1L57Q;


--Z1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[23]_PORT_A_data_in = W1L48;
Z1_q_b[23]_PORT_A_data_in_reg = DFFE(Z1_q_b[23]_PORT_A_data_in, Z1_q_b[23]_clock_0, , , );
Z1_q_b[23]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[23]_PORT_A_address_reg = DFFE(Z1_q_b[23]_PORT_A_address, Z1_q_b[23]_clock_0, , , );
Z1_q_b[23]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[23]_PORT_B_address_reg = DFFE(Z1_q_b[23]_PORT_B_address, Z1_q_b[23]_clock_0, , , );
Z1_q_b[23]_PORT_A_write_enable = W1L541Q;
Z1_q_b[23]_PORT_A_write_enable_reg = DFFE(Z1_q_b[23]_PORT_A_write_enable, Z1_q_b[23]_clock_0, , , );
Z1_q_b[23]_PORT_B_read_enable = VCC;
Z1_q_b[23]_PORT_B_read_enable_reg = DFFE(Z1_q_b[23]_PORT_B_read_enable, Z1_q_b[23]_clock_0, , , );
Z1_q_b[23]_clock_0 = KB1__clk1;
Z1_q_b[23]_PORT_B_data_out = MEMORY(Z1_q_b[23]_PORT_A_data_in_reg, , Z1_q_b[23]_PORT_A_address_reg, Z1_q_b[23]_PORT_B_address_reg, Z1_q_b[23]_PORT_A_write_enable_reg, Z1_q_b[23]_PORT_B_read_enable_reg, , , Z1_q_b[23]_clock_0, , , , , );
Z1_q_b[23] = Z1_q_b[23]_PORT_B_data_out[0];


--Y1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~42
--operation mode is normal

Y1L46 = Z1_q_b[23] & Y1L57Q;


--Z1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[22]_PORT_A_data_in = W1L38;
Z1_q_b[22]_PORT_A_data_in_reg = DFFE(Z1_q_b[22]_PORT_A_data_in, Z1_q_b[22]_clock_0, , , );
Z1_q_b[22]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[22]_PORT_A_address_reg = DFFE(Z1_q_b[22]_PORT_A_address, Z1_q_b[22]_clock_0, , , );
Z1_q_b[22]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[22]_PORT_B_address_reg = DFFE(Z1_q_b[22]_PORT_B_address, Z1_q_b[22]_clock_0, , , );
Z1_q_b[22]_PORT_A_write_enable = W1L541Q;
Z1_q_b[22]_PORT_A_write_enable_reg = DFFE(Z1_q_b[22]_PORT_A_write_enable, Z1_q_b[22]_clock_0, , , );
Z1_q_b[22]_PORT_B_read_enable = VCC;
Z1_q_b[22]_PORT_B_read_enable_reg = DFFE(Z1_q_b[22]_PORT_B_read_enable, Z1_q_b[22]_clock_0, , , );
Z1_q_b[22]_clock_0 = KB1__clk1;
Z1_q_b[22]_PORT_B_data_out = MEMORY(Z1_q_b[22]_PORT_A_data_in_reg, , Z1_q_b[22]_PORT_A_address_reg, Z1_q_b[22]_PORT_B_address_reg, Z1_q_b[22]_PORT_A_write_enable_reg, Z1_q_b[22]_PORT_B_read_enable_reg, , , Z1_q_b[22]_clock_0, , , , , );
Z1_q_b[22] = Z1_q_b[22]_PORT_B_data_out[0];


--Y1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~43
--operation mode is normal

Y1L36 = Z1_q_b[22] & Y1L57Q;


--Z1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[21]_PORT_A_data_in = W1L28;
Z1_q_b[21]_PORT_A_data_in_reg = DFFE(Z1_q_b[21]_PORT_A_data_in, Z1_q_b[21]_clock_0, , , );
Z1_q_b[21]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[21]_PORT_A_address_reg = DFFE(Z1_q_b[21]_PORT_A_address, Z1_q_b[21]_clock_0, , , );
Z1_q_b[21]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[21]_PORT_B_address_reg = DFFE(Z1_q_b[21]_PORT_B_address, Z1_q_b[21]_clock_0, , , );
Z1_q_b[21]_PORT_A_write_enable = W1L541Q;
Z1_q_b[21]_PORT_A_write_enable_reg = DFFE(Z1_q_b[21]_PORT_A_write_enable, Z1_q_b[21]_clock_0, , , );
Z1_q_b[21]_PORT_B_read_enable = VCC;
Z1_q_b[21]_PORT_B_read_enable_reg = DFFE(Z1_q_b[21]_PORT_B_read_enable, Z1_q_b[21]_clock_0, , , );
Z1_q_b[21]_clock_0 = KB1__clk1;
Z1_q_b[21]_PORT_B_data_out = MEMORY(Z1_q_b[21]_PORT_A_data_in_reg, , Z1_q_b[21]_PORT_A_address_reg, Z1_q_b[21]_PORT_B_address_reg, Z1_q_b[21]_PORT_A_write_enable_reg, Z1_q_b[21]_PORT_B_read_enable_reg, , , Z1_q_b[21]_clock_0, , , , , );
Z1_q_b[21] = Z1_q_b[21]_PORT_B_data_out[0];


--Y1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~44
--operation mode is normal

Y1L26 = Z1_q_b[21] & Y1L57Q;


--Z1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[20]_PORT_A_data_in = W1L18;
Z1_q_b[20]_PORT_A_data_in_reg = DFFE(Z1_q_b[20]_PORT_A_data_in, Z1_q_b[20]_clock_0, , , );
Z1_q_b[20]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[20]_PORT_A_address_reg = DFFE(Z1_q_b[20]_PORT_A_address, Z1_q_b[20]_clock_0, , , );
Z1_q_b[20]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[20]_PORT_B_address_reg = DFFE(Z1_q_b[20]_PORT_B_address, Z1_q_b[20]_clock_0, , , );
Z1_q_b[20]_PORT_A_write_enable = W1L541Q;
Z1_q_b[20]_PORT_A_write_enable_reg = DFFE(Z1_q_b[20]_PORT_A_write_enable, Z1_q_b[20]_clock_0, , , );
Z1_q_b[20]_PORT_B_read_enable = VCC;
Z1_q_b[20]_PORT_B_read_enable_reg = DFFE(Z1_q_b[20]_PORT_B_read_enable, Z1_q_b[20]_clock_0, , , );
Z1_q_b[20]_clock_0 = KB1__clk1;
Z1_q_b[20]_PORT_B_data_out = MEMORY(Z1_q_b[20]_PORT_A_data_in_reg, , Z1_q_b[20]_PORT_A_address_reg, Z1_q_b[20]_PORT_B_address_reg, Z1_q_b[20]_PORT_A_write_enable_reg, Z1_q_b[20]_PORT_B_read_enable_reg, , , Z1_q_b[20]_clock_0, , , , , );
Z1_q_b[20] = Z1_q_b[20]_PORT_B_data_out[0];


--Y1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~45
--operation mode is normal

Y1L16 = Z1_q_b[20] & Y1L57Q;


--Z1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[19]_PORT_A_data_in = W1L08;
Z1_q_b[19]_PORT_A_data_in_reg = DFFE(Z1_q_b[19]_PORT_A_data_in, Z1_q_b[19]_clock_0, , , );
Z1_q_b[19]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[19]_PORT_A_address_reg = DFFE(Z1_q_b[19]_PORT_A_address, Z1_q_b[19]_clock_0, , , );
Z1_q_b[19]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[19]_PORT_B_address_reg = DFFE(Z1_q_b[19]_PORT_B_address, Z1_q_b[19]_clock_0, , , );
Z1_q_b[19]_PORT_A_write_enable = W1L541Q;
Z1_q_b[19]_PORT_A_write_enable_reg = DFFE(Z1_q_b[19]_PORT_A_write_enable, Z1_q_b[19]_clock_0, , , );
Z1_q_b[19]_PORT_B_read_enable = VCC;
Z1_q_b[19]_PORT_B_read_enable_reg = DFFE(Z1_q_b[19]_PORT_B_read_enable, Z1_q_b[19]_clock_0, , , );
Z1_q_b[19]_clock_0 = KB1__clk1;
Z1_q_b[19]_PORT_B_data_out = MEMORY(Z1_q_b[19]_PORT_A_data_in_reg, , Z1_q_b[19]_PORT_A_address_reg, Z1_q_b[19]_PORT_B_address_reg, Z1_q_b[19]_PORT_A_write_enable_reg, Z1_q_b[19]_PORT_B_read_enable_reg, , , Z1_q_b[19]_clock_0, , , , , );
Z1_q_b[19] = Z1_q_b[19]_PORT_B_data_out[0];


--Y1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~46
--operation mode is normal

Y1L06 = Z1_q_b[19] & Y1L57Q;


--Z1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[18]_PORT_A_data_in = W1L97;
Z1_q_b[18]_PORT_A_data_in_reg = DFFE(Z1_q_b[18]_PORT_A_data_in, Z1_q_b[18]_clock_0, , , );
Z1_q_b[18]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[18]_PORT_A_address_reg = DFFE(Z1_q_b[18]_PORT_A_address, Z1_q_b[18]_clock_0, , , );
Z1_q_b[18]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[18]_PORT_B_address_reg = DFFE(Z1_q_b[18]_PORT_B_address, Z1_q_b[18]_clock_0, , , );
Z1_q_b[18]_PORT_A_write_enable = W1L541Q;
Z1_q_b[18]_PORT_A_write_enable_reg = DFFE(Z1_q_b[18]_PORT_A_write_enable, Z1_q_b[18]_clock_0, , , );
Z1_q_b[18]_PORT_B_read_enable = VCC;
Z1_q_b[18]_PORT_B_read_enable_reg = DFFE(Z1_q_b[18]_PORT_B_read_enable, Z1_q_b[18]_clock_0, , , );
Z1_q_b[18]_clock_0 = KB1__clk1;
Z1_q_b[18]_PORT_B_data_out = MEMORY(Z1_q_b[18]_PORT_A_data_in_reg, , Z1_q_b[18]_PORT_A_address_reg, Z1_q_b[18]_PORT_B_address_reg, Z1_q_b[18]_PORT_A_write_enable_reg, Z1_q_b[18]_PORT_B_read_enable_reg, , , Z1_q_b[18]_clock_0, , , , , );
Z1_q_b[18] = Z1_q_b[18]_PORT_B_data_out[0];


--Y1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~47
--operation mode is normal

Y1L95 = Z1_q_b[18] & Y1L57Q;


--Z1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[17]_PORT_A_data_in = W1L87;
Z1_q_b[17]_PORT_A_data_in_reg = DFFE(Z1_q_b[17]_PORT_A_data_in, Z1_q_b[17]_clock_0, , , );
Z1_q_b[17]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[17]_PORT_A_address_reg = DFFE(Z1_q_b[17]_PORT_A_address, Z1_q_b[17]_clock_0, , , );
Z1_q_b[17]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[17]_PORT_B_address_reg = DFFE(Z1_q_b[17]_PORT_B_address, Z1_q_b[17]_clock_0, , , );
Z1_q_b[17]_PORT_A_write_enable = W1L541Q;
Z1_q_b[17]_PORT_A_write_enable_reg = DFFE(Z1_q_b[17]_PORT_A_write_enable, Z1_q_b[17]_clock_0, , , );
Z1_q_b[17]_PORT_B_read_enable = VCC;
Z1_q_b[17]_PORT_B_read_enable_reg = DFFE(Z1_q_b[17]_PORT_B_read_enable, Z1_q_b[17]_clock_0, , , );
Z1_q_b[17]_clock_0 = KB1__clk1;
Z1_q_b[17]_PORT_B_data_out = MEMORY(Z1_q_b[17]_PORT_A_data_in_reg, , Z1_q_b[17]_PORT_A_address_reg, Z1_q_b[17]_PORT_B_address_reg, Z1_q_b[17]_PORT_A_write_enable_reg, Z1_q_b[17]_PORT_B_read_enable_reg, , , Z1_q_b[17]_clock_0, , , , , );
Z1_q_b[17] = Z1_q_b[17]_PORT_B_data_out[0];


--Y1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~48
--operation mode is normal

Y1L85 = Z1_q_b[17] & Y1L57Q;


--Z1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[16]_PORT_A_data_in = W1L77;
Z1_q_b[16]_PORT_A_data_in_reg = DFFE(Z1_q_b[16]_PORT_A_data_in, Z1_q_b[16]_clock_0, , , );
Z1_q_b[16]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[16]_PORT_A_address_reg = DFFE(Z1_q_b[16]_PORT_A_address, Z1_q_b[16]_clock_0, , , );
Z1_q_b[16]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[16]_PORT_B_address_reg = DFFE(Z1_q_b[16]_PORT_B_address, Z1_q_b[16]_clock_0, , , );
Z1_q_b[16]_PORT_A_write_enable = W1L541Q;
Z1_q_b[16]_PORT_A_write_enable_reg = DFFE(Z1_q_b[16]_PORT_A_write_enable, Z1_q_b[16]_clock_0, , , );
Z1_q_b[16]_PORT_B_read_enable = VCC;
Z1_q_b[16]_PORT_B_read_enable_reg = DFFE(Z1_q_b[16]_PORT_B_read_enable, Z1_q_b[16]_clock_0, , , );
Z1_q_b[16]_clock_0 = KB1__clk1;
Z1_q_b[16]_PORT_B_data_out = MEMORY(Z1_q_b[16]_PORT_A_data_in_reg, , Z1_q_b[16]_PORT_A_address_reg, Z1_q_b[16]_PORT_B_address_reg, Z1_q_b[16]_PORT_A_write_enable_reg, Z1_q_b[16]_PORT_B_read_enable_reg, , , Z1_q_b[16]_clock_0, , , , , );
Z1_q_b[16] = Z1_q_b[16]_PORT_B_data_out[0];


--Y1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~49
--operation mode is normal

Y1L75 = Z1_q_b[16] & Y1L57Q;


--Z1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[13]_PORT_A_data_in = W1L47;
Z1_q_b[13]_PORT_A_data_in_reg = DFFE(Z1_q_b[13]_PORT_A_data_in, Z1_q_b[13]_clock_0, , , );
Z1_q_b[13]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[13]_PORT_A_address_reg = DFFE(Z1_q_b[13]_PORT_A_address, Z1_q_b[13]_clock_0, , , );
Z1_q_b[13]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[13]_PORT_B_address_reg = DFFE(Z1_q_b[13]_PORT_B_address, Z1_q_b[13]_clock_0, , , );
Z1_q_b[13]_PORT_A_write_enable = W1L541Q;
Z1_q_b[13]_PORT_A_write_enable_reg = DFFE(Z1_q_b[13]_PORT_A_write_enable, Z1_q_b[13]_clock_0, , , );
Z1_q_b[13]_PORT_B_read_enable = VCC;
Z1_q_b[13]_PORT_B_read_enable_reg = DFFE(Z1_q_b[13]_PORT_B_read_enable, Z1_q_b[13]_clock_0, , , );
Z1_q_b[13]_clock_0 = KB1__clk1;
Z1_q_b[13]_PORT_B_data_out = MEMORY(Z1_q_b[13]_PORT_A_data_in_reg, , Z1_q_b[13]_PORT_A_address_reg, Z1_q_b[13]_PORT_B_address_reg, Z1_q_b[13]_PORT_A_write_enable_reg, Z1_q_b[13]_PORT_B_read_enable_reg, , , Z1_q_b[13]_clock_0, , , , , );
Z1_q_b[13] = Z1_q_b[13]_PORT_B_data_out[0];


--Y1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~52
--operation mode is normal

Y1L45 = Z1_q_b[13] & Y1L57Q;


--Z1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[12]_PORT_A_data_in = W1L37;
Z1_q_b[12]_PORT_A_data_in_reg = DFFE(Z1_q_b[12]_PORT_A_data_in, Z1_q_b[12]_clock_0, , , );
Z1_q_b[12]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[12]_PORT_A_address_reg = DFFE(Z1_q_b[12]_PORT_A_address, Z1_q_b[12]_clock_0, , , );
Z1_q_b[12]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[12]_PORT_B_address_reg = DFFE(Z1_q_b[12]_PORT_B_address, Z1_q_b[12]_clock_0, , , );
Z1_q_b[12]_PORT_A_write_enable = W1L541Q;
Z1_q_b[12]_PORT_A_write_enable_reg = DFFE(Z1_q_b[12]_PORT_A_write_enable, Z1_q_b[12]_clock_0, , , );
Z1_q_b[12]_PORT_B_read_enable = VCC;
Z1_q_b[12]_PORT_B_read_enable_reg = DFFE(Z1_q_b[12]_PORT_B_read_enable, Z1_q_b[12]_clock_0, , , );
Z1_q_b[12]_clock_0 = KB1__clk1;
Z1_q_b[12]_PORT_B_data_out = MEMORY(Z1_q_b[12]_PORT_A_data_in_reg, , Z1_q_b[12]_PORT_A_address_reg, Z1_q_b[12]_PORT_B_address_reg, Z1_q_b[12]_PORT_A_write_enable_reg, Z1_q_b[12]_PORT_B_read_enable_reg, , , Z1_q_b[12]_clock_0, , , , , );
Z1_q_b[12] = Z1_q_b[12]_PORT_B_data_out[0];


--Y1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~53
--operation mode is normal

Y1L35 = Z1_q_b[12] & Y1L57Q;


--Z1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[11]_PORT_A_data_in = W1L27;
Z1_q_b[11]_PORT_A_data_in_reg = DFFE(Z1_q_b[11]_PORT_A_data_in, Z1_q_b[11]_clock_0, , , );
Z1_q_b[11]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[11]_PORT_A_address_reg = DFFE(Z1_q_b[11]_PORT_A_address, Z1_q_b[11]_clock_0, , , );
Z1_q_b[11]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[11]_PORT_B_address_reg = DFFE(Z1_q_b[11]_PORT_B_address, Z1_q_b[11]_clock_0, , , );
Z1_q_b[11]_PORT_A_write_enable = W1L541Q;
Z1_q_b[11]_PORT_A_write_enable_reg = DFFE(Z1_q_b[11]_PORT_A_write_enable, Z1_q_b[11]_clock_0, , , );
Z1_q_b[11]_PORT_B_read_enable = VCC;
Z1_q_b[11]_PORT_B_read_enable_reg = DFFE(Z1_q_b[11]_PORT_B_read_enable, Z1_q_b[11]_clock_0, , , );
Z1_q_b[11]_clock_0 = KB1__clk1;
Z1_q_b[11]_PORT_B_data_out = MEMORY(Z1_q_b[11]_PORT_A_data_in_reg, , Z1_q_b[11]_PORT_A_address_reg, Z1_q_b[11]_PORT_B_address_reg, Z1_q_b[11]_PORT_A_write_enable_reg, Z1_q_b[11]_PORT_B_read_enable_reg, , , Z1_q_b[11]_clock_0, , , , , );
Z1_q_b[11] = Z1_q_b[11]_PORT_B_data_out[0];


--Y1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~54
--operation mode is normal

Y1L25 = Z1_q_b[11] & Y1L57Q;


--Z1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[10]_PORT_A_data_in = W1L17;
Z1_q_b[10]_PORT_A_data_in_reg = DFFE(Z1_q_b[10]_PORT_A_data_in, Z1_q_b[10]_clock_0, , , );
Z1_q_b[10]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[10]_PORT_A_address_reg = DFFE(Z1_q_b[10]_PORT_A_address, Z1_q_b[10]_clock_0, , , );
Z1_q_b[10]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[10]_PORT_B_address_reg = DFFE(Z1_q_b[10]_PORT_B_address, Z1_q_b[10]_clock_0, , , );
Z1_q_b[10]_PORT_A_write_enable = W1L541Q;
Z1_q_b[10]_PORT_A_write_enable_reg = DFFE(Z1_q_b[10]_PORT_A_write_enable, Z1_q_b[10]_clock_0, , , );
Z1_q_b[10]_PORT_B_read_enable = VCC;
Z1_q_b[10]_PORT_B_read_enable_reg = DFFE(Z1_q_b[10]_PORT_B_read_enable, Z1_q_b[10]_clock_0, , , );
Z1_q_b[10]_clock_0 = KB1__clk1;
Z1_q_b[10]_PORT_B_data_out = MEMORY(Z1_q_b[10]_PORT_A_data_in_reg, , Z1_q_b[10]_PORT_A_address_reg, Z1_q_b[10]_PORT_B_address_reg, Z1_q_b[10]_PORT_A_write_enable_reg, Z1_q_b[10]_PORT_B_read_enable_reg, , , Z1_q_b[10]_clock_0, , , , , );
Z1_q_b[10] = Z1_q_b[10]_PORT_B_data_out[0];


--Y1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~55
--operation mode is normal

Y1L15 = Z1_q_b[10] & Y1L57Q;


--Z1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[9]_PORT_A_data_in = W1L07;
Z1_q_b[9]_PORT_A_data_in_reg = DFFE(Z1_q_b[9]_PORT_A_data_in, Z1_q_b[9]_clock_0, , , );
Z1_q_b[9]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[9]_PORT_A_address_reg = DFFE(Z1_q_b[9]_PORT_A_address, Z1_q_b[9]_clock_0, , , );
Z1_q_b[9]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[9]_PORT_B_address_reg = DFFE(Z1_q_b[9]_PORT_B_address, Z1_q_b[9]_clock_0, , , );
Z1_q_b[9]_PORT_A_write_enable = W1L541Q;
Z1_q_b[9]_PORT_A_write_enable_reg = DFFE(Z1_q_b[9]_PORT_A_write_enable, Z1_q_b[9]_clock_0, , , );
Z1_q_b[9]_PORT_B_read_enable = VCC;
Z1_q_b[9]_PORT_B_read_enable_reg = DFFE(Z1_q_b[9]_PORT_B_read_enable, Z1_q_b[9]_clock_0, , , );
Z1_q_b[9]_clock_0 = KB1__clk1;
Z1_q_b[9]_PORT_B_data_out = MEMORY(Z1_q_b[9]_PORT_A_data_in_reg, , Z1_q_b[9]_PORT_A_address_reg, Z1_q_b[9]_PORT_B_address_reg, Z1_q_b[9]_PORT_A_write_enable_reg, Z1_q_b[9]_PORT_B_read_enable_reg, , , Z1_q_b[9]_clock_0, , , , , );
Z1_q_b[9] = Z1_q_b[9]_PORT_B_data_out[0];


--Y1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~56
--operation mode is normal

Y1L05 = Z1_q_b[9] & Y1L57Q;


--Z1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[8]_PORT_A_data_in = W1L96;
Z1_q_b[8]_PORT_A_data_in_reg = DFFE(Z1_q_b[8]_PORT_A_data_in, Z1_q_b[8]_clock_0, , , );
Z1_q_b[8]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[8]_PORT_A_address_reg = DFFE(Z1_q_b[8]_PORT_A_address, Z1_q_b[8]_clock_0, , , );
Z1_q_b[8]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[8]_PORT_B_address_reg = DFFE(Z1_q_b[8]_PORT_B_address, Z1_q_b[8]_clock_0, , , );
Z1_q_b[8]_PORT_A_write_enable = W1L541Q;
Z1_q_b[8]_PORT_A_write_enable_reg = DFFE(Z1_q_b[8]_PORT_A_write_enable, Z1_q_b[8]_clock_0, , , );
Z1_q_b[8]_PORT_B_read_enable = VCC;
Z1_q_b[8]_PORT_B_read_enable_reg = DFFE(Z1_q_b[8]_PORT_B_read_enable, Z1_q_b[8]_clock_0, , , );
Z1_q_b[8]_clock_0 = KB1__clk1;
Z1_q_b[8]_PORT_B_data_out = MEMORY(Z1_q_b[8]_PORT_A_data_in_reg, , Z1_q_b[8]_PORT_A_address_reg, Z1_q_b[8]_PORT_B_address_reg, Z1_q_b[8]_PORT_A_write_enable_reg, Z1_q_b[8]_PORT_B_read_enable_reg, , , Z1_q_b[8]_clock_0, , , , , );
Z1_q_b[8] = Z1_q_b[8]_PORT_B_data_out[0];


--Y1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~57
--operation mode is normal

Y1L94 = Z1_q_b[8] & Y1L57Q;


--Z1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[7]_PORT_A_data_in = W1L86;
Z1_q_b[7]_PORT_A_data_in_reg = DFFE(Z1_q_b[7]_PORT_A_data_in, Z1_q_b[7]_clock_0, , , );
Z1_q_b[7]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[7]_PORT_A_address_reg = DFFE(Z1_q_b[7]_PORT_A_address, Z1_q_b[7]_clock_0, , , );
Z1_q_b[7]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[7]_PORT_B_address_reg = DFFE(Z1_q_b[7]_PORT_B_address, Z1_q_b[7]_clock_0, , , );
Z1_q_b[7]_PORT_A_write_enable = W1L541Q;
Z1_q_b[7]_PORT_A_write_enable_reg = DFFE(Z1_q_b[7]_PORT_A_write_enable, Z1_q_b[7]_clock_0, , , );
Z1_q_b[7]_PORT_B_read_enable = VCC;
Z1_q_b[7]_PORT_B_read_enable_reg = DFFE(Z1_q_b[7]_PORT_B_read_enable, Z1_q_b[7]_clock_0, , , );
Z1_q_b[7]_clock_0 = KB1__clk1;
Z1_q_b[7]_PORT_B_data_out = MEMORY(Z1_q_b[7]_PORT_A_data_in_reg, , Z1_q_b[7]_PORT_A_address_reg, Z1_q_b[7]_PORT_B_address_reg, Z1_q_b[7]_PORT_A_write_enable_reg, Z1_q_b[7]_PORT_B_read_enable_reg, , , Z1_q_b[7]_clock_0, , , , , );
Z1_q_b[7] = Z1_q_b[7]_PORT_B_data_out[0];


--Y1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~58
--operation mode is normal

Y1L84 = Z1_q_b[7] & Y1L57Q;


--Z1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[6]_PORT_A_data_in = W1L76;
Z1_q_b[6]_PORT_A_data_in_reg = DFFE(Z1_q_b[6]_PORT_A_data_in, Z1_q_b[6]_clock_0, , , );
Z1_q_b[6]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[6]_PORT_A_address_reg = DFFE(Z1_q_b[6]_PORT_A_address, Z1_q_b[6]_clock_0, , , );
Z1_q_b[6]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[6]_PORT_B_address_reg = DFFE(Z1_q_b[6]_PORT_B_address, Z1_q_b[6]_clock_0, , , );
Z1_q_b[6]_PORT_A_write_enable = W1L541Q;
Z1_q_b[6]_PORT_A_write_enable_reg = DFFE(Z1_q_b[6]_PORT_A_write_enable, Z1_q_b[6]_clock_0, , , );
Z1_q_b[6]_PORT_B_read_enable = VCC;
Z1_q_b[6]_PORT_B_read_enable_reg = DFFE(Z1_q_b[6]_PORT_B_read_enable, Z1_q_b[6]_clock_0, , , );
Z1_q_b[6]_clock_0 = KB1__clk1;
Z1_q_b[6]_PORT_B_data_out = MEMORY(Z1_q_b[6]_PORT_A_data_in_reg, , Z1_q_b[6]_PORT_A_address_reg, Z1_q_b[6]_PORT_B_address_reg, Z1_q_b[6]_PORT_A_write_enable_reg, Z1_q_b[6]_PORT_B_read_enable_reg, , , Z1_q_b[6]_clock_0, , , , , );
Z1_q_b[6] = Z1_q_b[6]_PORT_B_data_out[0];


--Y1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~59
--operation mode is normal

Y1L74 = Z1_q_b[6] & Y1L57Q;


--Z1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[5]_PORT_A_data_in = W1L66;
Z1_q_b[5]_PORT_A_data_in_reg = DFFE(Z1_q_b[5]_PORT_A_data_in, Z1_q_b[5]_clock_0, , , );
Z1_q_b[5]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[5]_PORT_A_address_reg = DFFE(Z1_q_b[5]_PORT_A_address, Z1_q_b[5]_clock_0, , , );
Z1_q_b[5]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[5]_PORT_B_address_reg = DFFE(Z1_q_b[5]_PORT_B_address, Z1_q_b[5]_clock_0, , , );
Z1_q_b[5]_PORT_A_write_enable = W1L541Q;
Z1_q_b[5]_PORT_A_write_enable_reg = DFFE(Z1_q_b[5]_PORT_A_write_enable, Z1_q_b[5]_clock_0, , , );
Z1_q_b[5]_PORT_B_read_enable = VCC;
Z1_q_b[5]_PORT_B_read_enable_reg = DFFE(Z1_q_b[5]_PORT_B_read_enable, Z1_q_b[5]_clock_0, , , );
Z1_q_b[5]_clock_0 = KB1__clk1;
Z1_q_b[5]_PORT_B_data_out = MEMORY(Z1_q_b[5]_PORT_A_data_in_reg, , Z1_q_b[5]_PORT_A_address_reg, Z1_q_b[5]_PORT_B_address_reg, Z1_q_b[5]_PORT_A_write_enable_reg, Z1_q_b[5]_PORT_B_read_enable_reg, , , Z1_q_b[5]_clock_0, , , , , );
Z1_q_b[5] = Z1_q_b[5]_PORT_B_data_out[0];


--Y1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~60
--operation mode is normal

Y1L64 = Z1_q_b[5] & Y1L57Q;


--Z1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[4]_PORT_A_data_in = W1L56;
Z1_q_b[4]_PORT_A_data_in_reg = DFFE(Z1_q_b[4]_PORT_A_data_in, Z1_q_b[4]_clock_0, , , );
Z1_q_b[4]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[4]_PORT_A_address_reg = DFFE(Z1_q_b[4]_PORT_A_address, Z1_q_b[4]_clock_0, , , );
Z1_q_b[4]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[4]_PORT_B_address_reg = DFFE(Z1_q_b[4]_PORT_B_address, Z1_q_b[4]_clock_0, , , );
Z1_q_b[4]_PORT_A_write_enable = W1L541Q;
Z1_q_b[4]_PORT_A_write_enable_reg = DFFE(Z1_q_b[4]_PORT_A_write_enable, Z1_q_b[4]_clock_0, , , );
Z1_q_b[4]_PORT_B_read_enable = VCC;
Z1_q_b[4]_PORT_B_read_enable_reg = DFFE(Z1_q_b[4]_PORT_B_read_enable, Z1_q_b[4]_clock_0, , , );
Z1_q_b[4]_clock_0 = KB1__clk1;
Z1_q_b[4]_PORT_B_data_out = MEMORY(Z1_q_b[4]_PORT_A_data_in_reg, , Z1_q_b[4]_PORT_A_address_reg, Z1_q_b[4]_PORT_B_address_reg, Z1_q_b[4]_PORT_A_write_enable_reg, Z1_q_b[4]_PORT_B_read_enable_reg, , , Z1_q_b[4]_clock_0, , , , , );
Z1_q_b[4] = Z1_q_b[4]_PORT_B_data_out[0];


--Y1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~61
--operation mode is normal

Y1L54 = Z1_q_b[4] & Y1L57Q;


--Z1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[3]_PORT_A_data_in = W1L46;
Z1_q_b[3]_PORT_A_data_in_reg = DFFE(Z1_q_b[3]_PORT_A_data_in, Z1_q_b[3]_clock_0, , , );
Z1_q_b[3]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[3]_PORT_A_address_reg = DFFE(Z1_q_b[3]_PORT_A_address, Z1_q_b[3]_clock_0, , , );
Z1_q_b[3]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[3]_PORT_B_address_reg = DFFE(Z1_q_b[3]_PORT_B_address, Z1_q_b[3]_clock_0, , , );
Z1_q_b[3]_PORT_A_write_enable = W1L541Q;
Z1_q_b[3]_PORT_A_write_enable_reg = DFFE(Z1_q_b[3]_PORT_A_write_enable, Z1_q_b[3]_clock_0, , , );
Z1_q_b[3]_PORT_B_read_enable = VCC;
Z1_q_b[3]_PORT_B_read_enable_reg = DFFE(Z1_q_b[3]_PORT_B_read_enable, Z1_q_b[3]_clock_0, , , );
Z1_q_b[3]_clock_0 = KB1__clk1;
Z1_q_b[3]_PORT_B_data_out = MEMORY(Z1_q_b[3]_PORT_A_data_in_reg, , Z1_q_b[3]_PORT_A_address_reg, Z1_q_b[3]_PORT_B_address_reg, Z1_q_b[3]_PORT_A_write_enable_reg, Z1_q_b[3]_PORT_B_read_enable_reg, , , Z1_q_b[3]_clock_0, , , , , );
Z1_q_b[3] = Z1_q_b[3]_PORT_B_data_out[0];


--Y1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~62
--operation mode is normal

Y1L44 = Z1_q_b[3] & Y1L57Q;


--Y1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~34
--operation mode is normal

Y1L34 = Z1_q_b[2] & Y1L57Q;


--Y1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~33
--operation mode is normal

Y1L24 = Z1_q_b[1] & Y1L57Q;


--Y1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~32
--operation mode is normal

Y1L14 = Z1_q_b[0] & Y1L57Q;


--Z1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[31]_PORT_A_data_in = W1L29;
Z1_q_b[31]_PORT_A_data_in_reg = DFFE(Z1_q_b[31]_PORT_A_data_in, Z1_q_b[31]_clock_0, , , );
Z1_q_b[31]_PORT_A_address = BUS(W1L55, W1L65, W1L75, W1L85, W1L95, W1L06);
Z1_q_b[31]_PORT_A_address_reg = DFFE(Z1_q_b[31]_PORT_A_address, Z1_q_b[31]_clock_0, , , );
Z1_q_b[31]_PORT_B_address = BUS(Y1L53, Y1L63, Y1L73, Y1L83, Y1L93, Y1L04);
Z1_q_b[31]_PORT_B_address_reg = DFFE(Z1_q_b[31]_PORT_B_address, Z1_q_b[31]_clock_0, , , );
Z1_q_b[31]_PORT_A_write_enable = W1L541Q;
Z1_q_b[31]_PORT_A_write_enable_reg = DFFE(Z1_q_b[31]_PORT_A_write_enable, Z1_q_b[31]_clock_0, , , );
Z1_q_b[31]_PORT_B_read_enable = VCC;
Z1_q_b[31]_PORT_B_read_enable_reg = DFFE(Z1_q_b[31]_PORT_B_read_enable, Z1_q_b[31]_clock_0, , , );
Z1_q_b[31]_clock_0 = KB1__clk1;
Z1_q_b[31]_PORT_B_data_out = MEMORY(Z1_q_b[31]_PORT_A_data_in_reg, , Z1_q_b[31]_PORT_A_address_reg, Z1_q_b[31]_PORT_B_address_reg, Z1_q_b[31]_PORT_A_write_enable_reg, Z1_q_b[31]_PORT_B_read_enable_reg, , , Z1_q_b[31]_clock_0, , , , , );
Z1_q_b[31] = Z1_q_b[31]_PORT_B_data_out[0];


--Y1L27 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63
--operation mode is normal

Y1L27 = Z1_q_b[31] & Y1L57Q;


--P8_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15]
--operation mode is normal

P8_reg_o[15]_lut_out = M3_reg[15];
P8_reg_o[15] = DFFEA(P8_reg_o[15]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14]
--operation mode is normal

P8_reg_o[14]_lut_out = M3_reg[14];
P8_reg_o[14] = DFFEA(P8_reg_o[14]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13]
--operation mode is normal

P8_reg_o[13]_lut_out = M3_reg[13];
P8_reg_o[13] = DFFEA(P8_reg_o[13]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P2_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7]
--operation mode is normal

P2_reg_o[7]_lut_out = W1L741Q & P8_reg_o[7];
P2_reg_o[7] = DFFEA(P2_reg_o[7]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2]
--operation mode is normal

P2_reg_o[2]_lut_out = W1L741Q & P8_reg_o[2];
P2_reg_o[2] = DFFEA(P2_reg_o[2]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11]
--operation mode is normal

P2_reg_o[11]_lut_out = W1L741Q & P8_reg_o[11];
P2_reg_o[11] = DFFEA(P2_reg_o[11]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1]
--operation mode is normal

P2_reg_o[1]_lut_out = W1L741Q & P8_reg_o[1];
P2_reg_o[1] = DFFEA(P2_reg_o[1]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8]
--operation mode is normal

P2_reg_o[8]_lut_out = W1L741Q & P8_reg_o[8];
P2_reg_o[8] = DFFEA(P2_reg_o[8]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0]
--operation mode is normal

P2_reg_o[0]_lut_out = W1L741Q & P8_reg_o[0];
P2_reg_o[0] = DFFEA(P2_reg_o[0]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10]
--operation mode is normal

P2_reg_o[10]_lut_out = W1L741Q & P8_reg_o[10];
P2_reg_o[10] = DFFEA(P2_reg_o[10]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4]
--operation mode is normal

P2_reg_o[4]_lut_out = W1L741Q & P8_reg_o[4];
P2_reg_o[4] = DFFEA(P2_reg_o[4]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6]
--operation mode is normal

P2_reg_o[6]_lut_out = W1L741Q & P8_reg_o[6];
P2_reg_o[6] = DFFEA(P2_reg_o[6]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12]
--operation mode is normal

P2_reg_o[12]_lut_out = W1L741Q & P8_reg_o[12];
P2_reg_o[12] = DFFEA(P2_reg_o[12]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9]
--operation mode is normal

P2_reg_o[9]_lut_out = W1L741Q & P8_reg_o[9];
P2_reg_o[9] = DFFEA(P2_reg_o[9]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5]
--operation mode is normal

P2_reg_o[5]_lut_out = W1L741Q & P8_reg_o[5];
P2_reg_o[5] = DFFEA(P2_reg_o[5]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P2_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3]
--operation mode is normal

P2_reg_o[3]_lut_out = W1L741Q & P8_reg_o[3];
P2_reg_o[3] = DFFEA(P2_reg_o[3]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--C1L1 is dispatch:cmd0|next_state.reply~17
--operation mode is normal

C1L1 = Y1L47Q & !Y1L57Q;


--Y1L77Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23
--operation mode is normal

Y1L77Q_lut_out = A1L471 & Y1L37;
Y1L77Q = DFFEA(Y1L77Q_lut_out, KB1__clk0, rst_n, , , , );


--M1_reg[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[12]
--operation mode is normal

M1_reg[12]_lut_out = M1_reg[11] & (P1_reg_o[12] # J1L1Q) # !M1_reg[11] & P1_reg_o[12] & !J1L1Q;
M1_reg[12] = DFFEA(M1_reg[12]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[13]
--operation mode is normal

P1_reg_o[13]_lut_out = Y1L45;
P1_reg_o[13] = DFFEA(P1_reg_o[13]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--W1L001Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23
--operation mode is normal

W1L001Q_lut_out = W1L99Q & W1L011 & BB1_count[1] & BB1_count[0];
W1L001Q = DFFEA(W1L001Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L931Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21
--operation mode is normal

W1L931Q_lut_out = W1L431 # W1L931Q & !W1L001Q;
W1L931Q = DFFEA(W1L931Q_lut_out, KB1__clk0, rst_n, , , , );


--P01_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[0]
--operation mode is normal

P01_reg_o[0]_lut_out = DB1L1;
P01_reg_o[0] = DFFEA(P01_reg_o[0]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--W1L89Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21
--operation mode is normal

W1L89Q_lut_out = AB1L21Q & !W1L321 & (W1L101Q # !W1L79Q);
W1L89Q = DFFEA(W1L89Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L301Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26
--operation mode is normal

W1L301Q_lut_out = AB1L21Q & W1L201Q & CB1L84;
W1L301Q = DFFEA(W1L301Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L99Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22
--operation mode is normal

W1L99Q_lut_out = W1L89Q # W1L301Q # W1L99Q & !W1L601;
W1L99Q = DFFEA(W1L99Q_lut_out, KB1__clk0, rst_n, , , , );


--W1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena
--operation mode is normal

W1_data_shreg_ena = W1L89Q # W1L301Q # W1L99Q;


--BB2L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135
--operation mode is normal

BB2L2 = !N4_safe_q[3] # !N4_safe_q[2] # !N4_safe_q[1] # !N4_safe_q[0];


--N4_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N4_safe_q[6]_carry_eqn = N4L31;
N4_safe_q[6]_lut_out = N4_safe_q[6] $ !N4_safe_q[6]_carry_eqn;
N4_safe_q[6]_reg_input = !BB2L1 & N4_safe_q[6]_lut_out;
N4_safe_q[6] = DFFEA(N4_safe_q[6]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N4L51 = CARRY(N4_safe_q[6] & !N4L31);


--N4_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N4_safe_q[7]_carry_eqn = N4L51;
N4_safe_q[7]_lut_out = N4_safe_q[7] $ N4_safe_q[7]_carry_eqn;
N4_safe_q[7]_reg_input = !BB2L1 & N4_safe_q[7]_lut_out;
N4_safe_q[7] = DFFEA(N4_safe_q[7]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N4L71 = CARRY(!N4L51 # !N4_safe_q[7]);


--BB2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136
--operation mode is normal

BB2L3 = !N4_safe_q[7] # !N4_safe_q[6] # !N4_safe_q[5] # !N4_safe_q[4];


--N4_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N4_safe_q[8]_carry_eqn = N4L71;
N4_safe_q[8]_lut_out = N4_safe_q[8] $ !N4_safe_q[8]_carry_eqn;
N4_safe_q[8]_reg_input = !BB2L1 & N4_safe_q[8]_lut_out;
N4_safe_q[8] = DFFEA(N4_safe_q[8]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N4L91 = CARRY(N4_safe_q[8] & !N4L71);


--N4_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N4_safe_q[9]_carry_eqn = N4L91;
N4_safe_q[9]_lut_out = N4_safe_q[9] $ N4_safe_q[9]_carry_eqn;
N4_safe_q[9]_reg_input = !BB2L1 & N4_safe_q[9]_lut_out;
N4_safe_q[9] = DFFEA(N4_safe_q[9]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N4L12 = CARRY(!N4L91 # !N4_safe_q[9]);


--BB2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137
--operation mode is normal

BB2L4 = !N4_safe_q[9] # !N4_safe_q[8];


--N4_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

N4_safe_q[12]_carry_eqn = N4L52;
N4_safe_q[12]_lut_out = N4_safe_q[12] $ !N4_safe_q[12]_carry_eqn;
N4_safe_q[12]_reg_input = !BB2L1 & N4_safe_q[12]_lut_out;
N4_safe_q[12] = DFFEA(N4_safe_q[12]_reg_input, KB1__clk0, rst_n, , W1L501, , );


--N4_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N4_safe_q[10]_carry_eqn = N4L12;
N4_safe_q[10]_lut_out = N4_safe_q[10] $ !N4_safe_q[10]_carry_eqn;
N4_safe_q[10]_reg_input = !BB2L1 & N4_safe_q[10]_lut_out;
N4_safe_q[10] = DFFEA(N4_safe_q[10]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N4L32 = CARRY(N4_safe_q[10] & !N4L12);


--N4_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N4_safe_q[11]_carry_eqn = N4L32;
N4_safe_q[11]_lut_out = N4_safe_q[11] $ N4_safe_q[11]_carry_eqn;
N4_safe_q[11]_reg_input = !BB2L1 & N4_safe_q[11]_lut_out;
N4_safe_q[11] = DFFEA(N4_safe_q[11]_reg_input, KB1__clk0, rst_n, , W1L501, , );

--N4L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N4L52 = CARRY(!N4L32 # !N4_safe_q[11]);


--BB2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138
--operation mode is normal

BB2L5 = BB2L4 # !N4_safe_q[11] # !N4_safe_q[10] # !N4_safe_q[12];


--W1L441Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26
--operation mode is normal

W1L441Q_lut_out = BB3_count & W1L141Q;
W1L441Q = DFFEA(W1L441Q_lut_out, KB1__clk0, rst_n, , , , );


--BB2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13
--operation mode is normal

BB2L1 = W1L441Q # !BB2L2 & !BB2L3 & !BB2L5;


--W1L241Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24
--operation mode is normal

W1L241Q_lut_out = W1L541Q;
W1L241Q = DFFEA(W1L241Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L341Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25
--operation mode is normal

W1L341Q_lut_out = W1L001Q & W1L641Q;
W1L341Q = DFFEA(W1L341Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13
--operation mode is normal

W1L501 = W1L441Q # W1L241Q # W1L341Q;


--P01_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[1]
--operation mode is normal

P01_reg_o[1]_lut_out = DB1L2;
P01_reg_o[1] = DFFEA(P01_reg_o[1]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--P01_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[2]
--operation mode is normal

P01_reg_o[2]_lut_out = DB1L3;
P01_reg_o[2] = DFFEA(P01_reg_o[2]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--M3_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

M3_reg[3]_lut_out = W1L89Q & P01_reg_o[3] # !W1L89Q & (W1L301Q & P01_reg_o[3] # !W1L301Q & M3_reg[4]);
M3_reg[3] = DFFEA(M3_reg[3]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--P41_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0]
--operation mode is normal

P41_reg_o[0]_lut_out = P4_reg_o[0];
P41_reg_o[0] = DFFEA(P41_reg_o[0]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1]
--operation mode is normal

P41_reg_o[1]_lut_out = P4_reg_o[1];
P41_reg_o[1] = DFFEA(P41_reg_o[1]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--X1L04Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21
--operation mode is normal

X1L04Q_lut_out = X1L36Q & !X1L93Q;
X1L04Q = DFFEA(X1L04Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L14Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22
--operation mode is normal

X1L14Q_lut_out = X1L04Q # X1L63 # X1L14Q & X1L94;
X1L14Q = DFFEA(X1L14Q_lut_out, KB1__clk0, rst_n, , , , );


--X1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena
--operation mode is normal

X1_crc_ena = X1L04Q # X1L14Q;


--P41_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2]
--operation mode is normal

P41_reg_o[2]_lut_out = P4_reg_o[2];
P41_reg_o[2] = DFFEA(P41_reg_o[2]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7]
--operation mode is normal

P41_reg_o[7]_lut_out = P4_reg_o[7];
P41_reg_o[7] = DFFEA(P41_reg_o[7]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6]
--operation mode is normal

P41_reg_o[6]_lut_out = P4_reg_o[6];
P41_reg_o[6] = DFFEA(P41_reg_o[6]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9]
--operation mode is normal

P41_reg_o[9]_lut_out = P4_reg_o[9];
P41_reg_o[9] = DFFEA(P41_reg_o[9]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4]
--operation mode is normal

P41_reg_o[4]_lut_out = P4_reg_o[4];
P41_reg_o[4] = DFFEA(P41_reg_o[4]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3]
--operation mode is normal

P41_reg_o[3]_lut_out = P4_reg_o[3];
P41_reg_o[3] = DFFEA(P41_reg_o[3]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12]
--operation mode is normal

P41_reg_o[12]_lut_out = P4_reg_o[12];
P41_reg_o[12] = DFFEA(P41_reg_o[12]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5]
--operation mode is normal

P41_reg_o[5]_lut_out = P4_reg_o[5];
P41_reg_o[5] = DFFEA(P41_reg_o[5]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10]
--operation mode is normal

P41_reg_o[10]_lut_out = P4_reg_o[10];
P41_reg_o[10] = DFFEA(P41_reg_o[10]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11]
--operation mode is normal

P41_reg_o[11]_lut_out = P4_reg_o[11];
P41_reg_o[11] = DFFEA(P41_reg_o[11]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--P41_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8]
--operation mode is normal

P41_reg_o[8]_lut_out = P4_reg_o[8];
P41_reg_o[8] = DFFEA(P41_reg_o[8]_lut_out, KB1__clk0, rst_n, , !X1L26Q, , );


--CB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7]
--operation mode is normal

CB2_crc_reg[7]_lut_out = CB2_crc_reg[6] & !X1L04Q;
CB2_crc_reg[7] = DFFEA(CB2_crc_reg[7]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--X1L34Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24
--operation mode is normal

X1L34Q_lut_out = X1L83 & (X1L34Q # X1L24Q & !CB2L84);
X1L34Q = DFFEA(X1L34Q_lut_out, KB1__clk0, rst_n, , , , );


--X1_crc_bit_count_clr is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_bit_count_clr
--operation mode is normal

X1_crc_bit_count_clr = X1L04Q # X1L34Q;


--N6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N6_safe_q[0]_lut_out = !N6_safe_q[0];
N6_safe_q[0]_reg_input = !BB7L5 & N6_safe_q[0]_lut_out;
N6_safe_q[0] = DFFEA(N6_safe_q[0]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N6L3 = CARRY(N6_safe_q[0]);


--N6_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is normal

N6_safe_q[13]_carry_eqn = N6L72;
N6_safe_q[13]_lut_out = N6_safe_q[13] $ N6_safe_q[13]_carry_eqn;
N6_safe_q[13]_reg_input = !BB7L5 & N6_safe_q[13]_lut_out;
N6_safe_q[13] = DFFEA(N6_safe_q[13]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );


--N6_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N6_safe_q[9]_carry_eqn = N6L91;
N6_safe_q[9]_lut_out = N6_safe_q[9] $ N6_safe_q[9]_carry_eqn;
N6_safe_q[9]_reg_input = !BB7L5 & N6_safe_q[9]_lut_out;
N6_safe_q[9] = DFFEA(N6_safe_q[9]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N6L12 = CARRY(!N6L91 # !N6_safe_q[9]);


--N6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N6_safe_q[3]_carry_eqn = N6L7;
N6_safe_q[3]_lut_out = N6_safe_q[3] $ N6_safe_q[3]_carry_eqn;
N6_safe_q[3]_reg_input = !BB7L5 & N6_safe_q[3]_lut_out;
N6_safe_q[3] = DFFEA(N6_safe_q[3]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N6L9 = CARRY(!N6L7 # !N6_safe_q[3]);


--N6_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N6_safe_q[10]_carry_eqn = N6L12;
N6_safe_q[10]_lut_out = N6_safe_q[10] $ !N6_safe_q[10]_carry_eqn;
N6_safe_q[10]_reg_input = !BB7L5 & N6_safe_q[10]_lut_out;
N6_safe_q[10] = DFFEA(N6_safe_q[10]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N6L32 = CARRY(N6_safe_q[10] & !N6L12);


--N6_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N6_safe_q[6]_carry_eqn = N6L31;
N6_safe_q[6]_lut_out = N6_safe_q[6] $ !N6_safe_q[6]_carry_eqn;
N6_safe_q[6]_reg_input = !BB7L5 & N6_safe_q[6]_lut_out;
N6_safe_q[6] = DFFEA(N6_safe_q[6]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N6L51 = CARRY(N6_safe_q[6] & !N6L31);


--BB7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166
--operation mode is normal

BB7L1 = !N6_safe_q[9] & !N6_safe_q[3] & !N6_safe_q[10] & !N6_safe_q[6];


--N6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N6_safe_q[2]_carry_eqn = N6L5;
N6_safe_q[2]_lut_out = N6_safe_q[2] $ !N6_safe_q[2]_carry_eqn;
N6_safe_q[2]_reg_input = !BB7L5 & N6_safe_q[2]_lut_out;
N6_safe_q[2] = DFFEA(N6_safe_q[2]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N6L7 = CARRY(N6_safe_q[2] & !N6L5);


--N6_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N6_safe_q[4]_carry_eqn = N6L9;
N6_safe_q[4]_lut_out = N6_safe_q[4] $ !N6_safe_q[4]_carry_eqn;
N6_safe_q[4]_reg_input = !BB7L5 & N6_safe_q[4]_lut_out;
N6_safe_q[4] = DFFEA(N6_safe_q[4]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N6L11 = CARRY(N6_safe_q[4] & !N6L9);


--N6_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N6_safe_q[11]_carry_eqn = N6L32;
N6_safe_q[11]_lut_out = N6_safe_q[11] $ N6_safe_q[11]_carry_eqn;
N6_safe_q[11]_reg_input = !BB7L5 & N6_safe_q[11]_lut_out;
N6_safe_q[11] = DFFEA(N6_safe_q[11]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N6L52 = CARRY(!N6L32 # !N6_safe_q[11]);


--N6_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N6_safe_q[5]_carry_eqn = N6L11;
N6_safe_q[5]_lut_out = N6_safe_q[5] $ N6_safe_q[5]_carry_eqn;
N6_safe_q[5]_reg_input = !BB7L5 & N6_safe_q[5]_lut_out;
N6_safe_q[5] = DFFEA(N6_safe_q[5]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N6L31 = CARRY(!N6L11 # !N6_safe_q[5]);


--BB7L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167
--operation mode is normal

BB7L2 = !N6_safe_q[2] & !N6_safe_q[4] & !N6_safe_q[11] & !N6_safe_q[5];


--N6_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N6_safe_q[8]_carry_eqn = N6L71;
N6_safe_q[8]_lut_out = N6_safe_q[8] $ !N6_safe_q[8]_carry_eqn;
N6_safe_q[8]_reg_input = !BB7L5 & N6_safe_q[8]_lut_out;
N6_safe_q[8] = DFFEA(N6_safe_q[8]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N6L91 = CARRY(N6_safe_q[8] & !N6L71);


--N6_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N6_safe_q[7]_carry_eqn = N6L51;
N6_safe_q[7]_lut_out = N6_safe_q[7] $ N6_safe_q[7]_carry_eqn;
N6_safe_q[7]_reg_input = !BB7L5 & N6_safe_q[7]_lut_out;
N6_safe_q[7] = DFFEA(N6_safe_q[7]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N6L71 = CARRY(!N6L51 # !N6_safe_q[7]);


--BB7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168
--operation mode is normal

BB7L3 = !N6_safe_q[8] & !N6_safe_q[7];


--N6_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N6_safe_q[12]_carry_eqn = N6L52;
N6_safe_q[12]_lut_out = N6_safe_q[12] $ !N6_safe_q[12]_carry_eqn;
N6_safe_q[12]_reg_input = !BB7L5 & N6_safe_q[12]_lut_out;
N6_safe_q[12] = DFFEA(N6_safe_q[12]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N6L72 = CARRY(N6_safe_q[12] & !N6L52);


--BB7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169
--operation mode is normal

BB7L4 = BB7L1 & BB7L2 & BB7L3 & !N6_safe_q[12];


--M6L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6011
--operation mode is normal

M6L53 = X1_crc_bit_count_clr & (N6_safe_q[0] # N6_safe_q[13] # !BB7L4);


--P5_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24]
--operation mode is normal

P5_reg_o[24]_lut_out = P3_reg_o[24];
P5_reg_o[24] = DFFEA(P5_reg_o[24]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[24]_PORT_A_data_in = Y1L441;
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = KB1__clk1;
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[24] = Z2_q_b[24]_PORT_B_data_out[0];


--N6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N6_safe_q[1]_carry_eqn = N6L3;
N6_safe_q[1]_lut_out = N6_safe_q[1] $ N6_safe_q[1]_carry_eqn;
N6_safe_q[1]_reg_input = !BB7L5 & N6_safe_q[1]_lut_out;
N6_safe_q[1] = DFFEA(N6_safe_q[1]_reg_input, KB1__clk0, rst_n, , X1_word_count_ena, , );

--N6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N6L5 = CARRY(!N6L3 # !N6_safe_q[1]);


--X1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12
--operation mode is normal

X1L43 = BB7L4 & !N6_safe_q[1] & !N6_safe_q[13];


--M6L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6012
--operation mode is normal

M6L63 = M6L53 & (X1L43 & P5_reg_o[24] # !X1L43 & Z2_q_b[24]);


--M6_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

M6_reg[25]_lut_out = M6L44 # M6L54 # M6L43 & P4_reg_o[25];
M6_reg[25] = DFFEA(M6_reg[25]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013
--operation mode is normal

M6L73 = M6_reg[25] & !X1L04Q & !X1L34Q;


--X1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13
--operation mode is normal

X1L53 = BB7L4 & !N6_safe_q[0] & !N6_safe_q[13];


--P4_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24]
--operation mode is normal

P4_reg_o[24]_lut_out = P2_reg_o[24];
P4_reg_o[24] = DFFEA(P4_reg_o[24]_lut_out, KB1__clk0, rst_n, , , , );


--X1L24Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23
--operation mode is normal

X1L24Q_lut_out = X1L14Q & (X1L24Q & !X1L83 # !X1L94) # !X1L14Q & X1L24Q & !X1L83;
X1L24Q = DFFEA(X1L24Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L44Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25
--operation mode is normal

X1L44Q_lut_out = X1L73 # CB2L84 & X1L24Q & X1L83;
X1L44Q = DFFEA(X1L44Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L93Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20
--operation mode is normal

X1L93Q_lut_out = X1L44Q & !X1L86Q & (X1L93Q # X1L36Q) # !X1L44Q & (X1L93Q # X1L36Q);
X1L93Q = DFFEA(X1L93Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~24
--operation mode is normal

X1L06 = !X1L24Q & !X1L44Q & X1L93Q;


--X1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~154
--operation mode is normal

X1L15 = X1L52 & N6_safe_q[9] & (X1L31 $ !N6_safe_q[3]) # !X1L52 & !N6_safe_q[9] & (X1L31 $ !N6_safe_q[3]);


--X1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~155
--operation mode is normal

X1L25 = X1L7 & N6_safe_q[0] & (X1L72 $ !N6_safe_q[10]) # !X1L7 & !N6_safe_q[0] & (X1L72 $ !N6_safe_q[10]);


--X1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~156
--operation mode is normal

X1L35 = X1L11 & N6_safe_q[2] & (X1L91 $ !N6_safe_q[6]) # !X1L11 & !N6_safe_q[2] & (X1L91 $ !N6_safe_q[6]);


--X1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~157
--operation mode is normal

X1L45 = X1L51 & N6_safe_q[4] & (X1L92 $ !N6_safe_q[11]) # !X1L51 & !N6_safe_q[4] & (X1L92 $ !N6_safe_q[11]);


--X1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~158
--operation mode is normal

X1L55 = X1L15 & X1L25 & X1L35 & X1L45;


--X1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159
--operation mode is normal

X1L65 = X1L9 & N6_safe_q[1] & (X1L71 $ !N6_safe_q[5]) # !X1L9 & !N6_safe_q[1] & (X1L71 $ !N6_safe_q[5]);


--X1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160
--operation mode is normal

X1L75 = X1L13 & N6_safe_q[12] & (X1L32 $ !N6_safe_q[8]) # !X1L13 & !N6_safe_q[12] & (X1L32 $ !N6_safe_q[8]);


--X1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161
--operation mode is normal

X1L85 = !N6_safe_q[13] & (X1L12 $ !N6_safe_q[7]);


--X1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~1
--operation mode is normal

X1L05 = X1L55 & X1L65 & X1L75 & X1L85;


--X1L56Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23
--operation mode is normal

X1L56Q_lut_out = X1L46Q # EB1L12Q & X1L56Q;
X1L56Q = DFFEA(X1L56Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.word_tx_setup~5
--operation mode is normal

X1L16 = X1L56Q & !EB1L12Q;


--EB1L52Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~24
--operation mode is normal

EB1L52Q_lut_out = BB8_count[1] & BB8_count[0] & EB1L42Q & !BB8_count[2];
EB1L52Q = DFFEA(EB1L52Q_lut_out, KB1__clk0, rst_n, , , , );


--EB1L32Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22
--operation mode is normal

EB1L32Q_lut_out = FB1L4Q & (EB1L22Q # EB1L32Q);
EB1L32Q = DFFEA(EB1L32Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L36Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21
--operation mode is normal

X1L36Q_lut_out = X1L36Q & (C1L6Q & !X1L26Q # !X1L24Q) # !X1L36Q & C1L6Q & !X1L26Q;
X1L36Q = DFFEA(X1L36Q_lut_out, KB1__clk0, rst_n, , , , );


--P51_reg_o[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[26]
--operation mode is normal

P51_reg_o[26]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[6] # !X1L66Q & M6_reg[26];
P51_reg_o[26] = DFFEA(P51_reg_o[26]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[4]
--operation mode is normal

M7_reg[4]_lut_out = M7L71 # M7L41 & EB1L01 & !BB8_count[2];
M7_reg[4] = DFFEA(M7_reg[4]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~272
--operation mode is normal

M7L61 = M7L21 & (P51_reg_o[26] # M7_reg[4] & !FB1L3Q) # !M7L21 & M7_reg[4] & !FB1L3Q;


--P51_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[10]
--operation mode is normal

P51_reg_o[10]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[22] # !X1L66Q & M6_reg[10];
P51_reg_o[10] = DFFEA(P51_reg_o[10]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[18]
--operation mode is normal

P51_reg_o[18]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[14] # !X1L66Q & M6_reg[18];
P51_reg_o[18] = DFFEA(P51_reg_o[18]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[2]
--operation mode is normal

P51_reg_o[2]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[30] # !X1L66Q & M6_reg[2];
P51_reg_o[2] = DFFEA(P51_reg_o[2]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~36
--operation mode is normal

EB1L7 = BB8_count[1] & (BB8_count[0] # P51_reg_o[18]) # !BB8_count[1] & !BB8_count[0] & P51_reg_o[2];


--EB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~37
--operation mode is normal

EB1L8 = EB1L7 & (P51_reg_o[26] # !BB8_count[0]) # !EB1L7 & P51_reg_o[10] & BB8_count[0];


--CB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15]
--operation mode is normal

CB2_crc_reg[15]_lut_out = CB2_crc_reg[14] & !X1L04Q;
CB2_crc_reg[15] = DFFEA(CB2_crc_reg[15]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

M6_reg[17]_lut_out = M6L64 # M6L74 # M6L43 & P4_reg_o[17];
M6_reg[17] = DFFEA(M6_reg[17]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23]
--operation mode is normal

CB2_crc_reg[23]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[22]);
CB2_crc_reg[23] = DFFEA(CB2_crc_reg[23]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

M6_reg[9]_lut_out = M6L84 # M6L94 # M6L43 & P4_reg_o[9];
M6_reg[9] = DFFEA(M6_reg[9]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31]
--operation mode is normal

CB2_crc_reg[31]_lut_out = CB2_crc_reg[30] & !X1L04Q;
CB2_crc_reg[31] = DFFEA(CB2_crc_reg[31]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

M6_reg[1]_lut_out = M6L05 # M6L15 # M6L43 & P4_reg_o[1];
M6_reg[1] = DFFEA(M6_reg[1]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16]
--operation mode is normal

P5_reg_o[16]_lut_out = P3_reg_o[16];
P5_reg_o[16] = DFFEA(P5_reg_o[16]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[16]_PORT_A_data_in = Y1L721;
Z2_q_b[16]_PORT_A_data_in_reg = DFFE(Z2_q_b[16]_PORT_A_data_in, Z2_q_b[16]_clock_0, , , );
Z2_q_b[16]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[16]_PORT_A_address_reg = DFFE(Z2_q_b[16]_PORT_A_address, Z2_q_b[16]_clock_0, , , );
Z2_q_b[16]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[16]_PORT_B_address_reg = DFFE(Z2_q_b[16]_PORT_B_address, Z2_q_b[16]_clock_0, , , );
Z2_q_b[16]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[16]_PORT_A_write_enable_reg = DFFE(Z2_q_b[16]_PORT_A_write_enable, Z2_q_b[16]_clock_0, , , );
Z2_q_b[16]_PORT_B_read_enable = VCC;
Z2_q_b[16]_PORT_B_read_enable_reg = DFFE(Z2_q_b[16]_PORT_B_read_enable, Z2_q_b[16]_clock_0, , , );
Z2_q_b[16]_clock_0 = KB1__clk1;
Z2_q_b[16]_PORT_B_data_out = MEMORY(Z2_q_b[16]_PORT_A_data_in_reg, , Z2_q_b[16]_PORT_A_address_reg, Z2_q_b[16]_PORT_B_address_reg, Z2_q_b[16]_PORT_A_write_enable_reg, Z2_q_b[16]_PORT_B_read_enable_reg, , , Z2_q_b[16]_clock_0, , , , , );
Z2_q_b[16] = Z2_q_b[16]_PORT_B_data_out[0];


--M6L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015
--operation mode is normal

M6L83 = M6L53 & (X1L43 & P5_reg_o[16] # !X1L43 & Z2_q_b[16]);


--M6L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6016
--operation mode is normal

M6L93 = M6_reg[17] & !X1L04Q & !X1L34Q;


--P4_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16]
--operation mode is normal

P4_reg_o[16]_lut_out = P2_reg_o[16];
P4_reg_o[16] = DFFEA(P4_reg_o[16]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8]
--operation mode is normal

P5_reg_o[8]_lut_out = P3_reg_o[8];
P5_reg_o[8] = DFFEA(P5_reg_o[8]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[8]_PORT_A_data_in = Y1L011;
Z2_q_b[8]_PORT_A_data_in_reg = DFFE(Z2_q_b[8]_PORT_A_data_in, Z2_q_b[8]_clock_0, , , );
Z2_q_b[8]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[8]_PORT_A_address_reg = DFFE(Z2_q_b[8]_PORT_A_address, Z2_q_b[8]_clock_0, , , );
Z2_q_b[8]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[8]_PORT_B_address_reg = DFFE(Z2_q_b[8]_PORT_B_address, Z2_q_b[8]_clock_0, , , );
Z2_q_b[8]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[8]_PORT_A_write_enable_reg = DFFE(Z2_q_b[8]_PORT_A_write_enable, Z2_q_b[8]_clock_0, , , );
Z2_q_b[8]_PORT_B_read_enable = VCC;
Z2_q_b[8]_PORT_B_read_enable_reg = DFFE(Z2_q_b[8]_PORT_B_read_enable, Z2_q_b[8]_clock_0, , , );
Z2_q_b[8]_clock_0 = KB1__clk1;
Z2_q_b[8]_PORT_B_data_out = MEMORY(Z2_q_b[8]_PORT_A_data_in_reg, , Z2_q_b[8]_PORT_A_address_reg, Z2_q_b[8]_PORT_B_address_reg, Z2_q_b[8]_PORT_A_write_enable_reg, Z2_q_b[8]_PORT_B_read_enable_reg, , , Z2_q_b[8]_clock_0, , , , , );
Z2_q_b[8] = Z2_q_b[8]_PORT_B_data_out[0];


--M6L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018
--operation mode is normal

M6L04 = M6L53 & (X1L43 & P5_reg_o[8] # !X1L43 & Z2_q_b[8]);


--M6L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6019
--operation mode is normal

M6L14 = M6_reg[9] & !X1L04Q & !X1L34Q;


--P4_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8]
--operation mode is normal

P4_reg_o[8]_lut_out = P2_reg_o[8] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[8] = DFFEA(P4_reg_o[8]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0]
--operation mode is normal

P5_reg_o[0]_lut_out = P3_reg_o[0];
P5_reg_o[0] = DFFEA(P5_reg_o[0]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[0]_PORT_A_data_in = Y1L29;
Z2_q_b[0]_PORT_A_data_in_reg = DFFE(Z2_q_b[0]_PORT_A_data_in, Z2_q_b[0]_clock_0, , , );
Z2_q_b[0]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[0]_PORT_A_address_reg = DFFE(Z2_q_b[0]_PORT_A_address, Z2_q_b[0]_clock_0, , , );
Z2_q_b[0]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[0]_PORT_B_address_reg = DFFE(Z2_q_b[0]_PORT_B_address, Z2_q_b[0]_clock_0, , , );
Z2_q_b[0]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[0]_PORT_A_write_enable_reg = DFFE(Z2_q_b[0]_PORT_A_write_enable, Z2_q_b[0]_clock_0, , , );
Z2_q_b[0]_PORT_B_read_enable = VCC;
Z2_q_b[0]_PORT_B_read_enable_reg = DFFE(Z2_q_b[0]_PORT_B_read_enable, Z2_q_b[0]_clock_0, , , );
Z2_q_b[0]_clock_0 = KB1__clk1;
Z2_q_b[0]_PORT_B_data_out = MEMORY(Z2_q_b[0]_PORT_A_data_in_reg, , Z2_q_b[0]_PORT_A_address_reg, Z2_q_b[0]_PORT_B_address_reg, Z2_q_b[0]_PORT_A_write_enable_reg, Z2_q_b[0]_PORT_B_read_enable_reg, , , Z2_q_b[0]_clock_0, , , , , );
Z2_q_b[0] = Z2_q_b[0]_PORT_B_data_out[0];


--M6L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021
--operation mode is normal

M6L24 = M6L53 & (X1L43 & P5_reg_o[0] # !X1L43 & Z2_q_b[0]);


--M6L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6022
--operation mode is normal

M6L34 = M6_reg[1] & !X1L04Q & !X1L34Q;


--P4_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0]
--operation mode is normal

P4_reg_o[0]_lut_out = P2_reg_o[0] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[0] = DFFEA(P4_reg_o[0]_lut_out, KB1__clk0, rst_n, , , , );


--M2_reg[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11]
--operation mode is normal

M2_reg[11]_lut_out = M2_reg[10] & (U1_q_b[11] # J2L1Q) # !M2_reg[10] & U1_q_b[11] & !J2L1Q;
M2_reg[11] = DFFEA(M2_reg[11]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[12]_PORT_A_data_in = Y1L35;
U1_q_b[12]_PORT_A_data_in_reg = DFFE(U1_q_b[12]_PORT_A_data_in, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[12]_PORT_A_address_reg = DFFE(U1_q_b[12]_PORT_A_address, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[12]_PORT_B_address_reg = DFFE(U1_q_b[12]_PORT_B_address, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_A_write_enable = H1L6;
U1_q_b[12]_PORT_A_write_enable_reg = DFFE(U1_q_b[12]_PORT_A_write_enable, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_B_read_enable = VCC;
U1_q_b[12]_PORT_B_read_enable_reg = DFFE(U1_q_b[12]_PORT_B_read_enable, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_clock_0 = KB1__clk1;
U1_q_b[12]_PORT_B_data_out = MEMORY(U1_q_b[12]_PORT_A_data_in_reg, , U1_q_b[12]_PORT_A_address_reg, U1_q_b[12]_PORT_B_address_reg, U1_q_b[12]_PORT_A_write_enable_reg, U1_q_b[12]_PORT_B_read_enable_reg, , , U1_q_b[12]_clock_0, , , , , );
U1_q_b[12] = U1_q_b[12]_PORT_B_data_out[0];


--M3_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

M3_reg[14]_lut_out = W1L89Q & P11_reg_o[6] # !W1L89Q & (W1L301Q & P11_reg_o[6] # !W1L301Q & M3_reg[15]);
M3_reg[14] = DFFEA(M3_reg[14]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~51
--operation mode is normal

W1L57 = W1L541Q & M3_reg[14];


--CB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32]
--operation mode is normal

CB1_crc_reg[32]_lut_out = CB1_crc_reg[31] & !W1L89Q;
CB1_crc_reg[32] = DFFEA(CB1_crc_reg[32]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31]
--operation mode is normal

CB1_crc_reg[31]_lut_out = CB1_crc_reg[30] & !W1L89Q;
CB1_crc_reg[31] = DFFEA(CB1_crc_reg[31]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30]
--operation mode is normal

CB1_crc_reg[30]_lut_out = CB1_crc_reg[29] & !W1L89Q;
CB1_crc_reg[30] = DFFEA(CB1_crc_reg[30]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29]
--operation mode is normal

CB1_crc_reg[29]_lut_out = CB1_crc_reg[28] & !W1L89Q;
CB1_crc_reg[29] = DFFEA(CB1_crc_reg[29]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287
--operation mode is normal

CB1L94 = CB1_crc_reg[32] # CB1_crc_reg[31] # CB1_crc_reg[30] # CB1_crc_reg[29];


--CB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28]
--operation mode is normal

CB1_crc_reg[28]_lut_out = CB1_crc_reg[27] & !W1L89Q;
CB1_crc_reg[28] = DFFEA(CB1_crc_reg[28]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27]
--operation mode is normal

CB1_crc_reg[27]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[26]);
CB1_crc_reg[27] = DFFEA(CB1_crc_reg[27]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26]
--operation mode is normal

CB1_crc_reg[26]_lut_out = CB1_crc_reg[25] & !W1L89Q;
CB1_crc_reg[26] = DFFEA(CB1_crc_reg[26]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25]
--operation mode is normal

CB1_crc_reg[25]_lut_out = CB1_crc_reg[24] & !W1L89Q;
CB1_crc_reg[25] = DFFEA(CB1_crc_reg[25]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288
--operation mode is normal

CB1L05 = CB1_crc_reg[28] # CB1_crc_reg[27] # CB1_crc_reg[26] # CB1_crc_reg[25];


--CB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24]
--operation mode is normal

CB1_crc_reg[24]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[23]);
CB1_crc_reg[24] = DFFEA(CB1_crc_reg[24]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23]
--operation mode is normal

CB1_crc_reg[23]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[22]);
CB1_crc_reg[23] = DFFEA(CB1_crc_reg[23]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22]
--operation mode is normal

CB1_crc_reg[22]_lut_out = CB1_crc_reg[21] & !W1L89Q;
CB1_crc_reg[22] = DFFEA(CB1_crc_reg[22]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21]
--operation mode is normal

CB1_crc_reg[21]_lut_out = CB1_crc_reg[20] & !W1L89Q;
CB1_crc_reg[21] = DFFEA(CB1_crc_reg[21]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289
--operation mode is normal

CB1L15 = CB1_crc_reg[24] # CB1_crc_reg[23] # CB1_crc_reg[22] # CB1_crc_reg[21];


--CB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20]
--operation mode is normal

CB1_crc_reg[20]_lut_out = CB1_crc_reg[19] & !W1L89Q;
CB1_crc_reg[20] = DFFEA(CB1_crc_reg[20]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19]
--operation mode is normal

CB1_crc_reg[19]_lut_out = CB1_crc_reg[18] & !W1L89Q;
CB1_crc_reg[19] = DFFEA(CB1_crc_reg[19]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18]
--operation mode is normal

CB1_crc_reg[18]_lut_out = CB1_crc_reg[17] & !W1L89Q;
CB1_crc_reg[18] = DFFEA(CB1_crc_reg[18]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17]
--operation mode is normal

CB1_crc_reg[17]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[16]);
CB1_crc_reg[17] = DFFEA(CB1_crc_reg[17]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290
--operation mode is normal

CB1L25 = CB1_crc_reg[20] # CB1_crc_reg[19] # CB1_crc_reg[18] # CB1_crc_reg[17];


--CB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291
--operation mode is normal

CB1L35 = CB1L94 # CB1L05 # CB1L15 # CB1L25;


--CB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16]
--operation mode is normal

CB1_crc_reg[16]_lut_out = CB1_crc_reg[15] & !W1L89Q;
CB1_crc_reg[16] = DFFEA(CB1_crc_reg[16]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15]
--operation mode is normal

CB1_crc_reg[15]_lut_out = CB1_crc_reg[14] & !W1L89Q;
CB1_crc_reg[15] = DFFEA(CB1_crc_reg[15]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14]
--operation mode is normal

CB1_crc_reg[14]_lut_out = CB1_crc_reg[13] & !W1L89Q;
CB1_crc_reg[14] = DFFEA(CB1_crc_reg[14]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13]
--operation mode is normal

CB1_crc_reg[13]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[12]);
CB1_crc_reg[13] = DFFEA(CB1_crc_reg[13]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292
--operation mode is normal

CB1L45 = CB1_crc_reg[16] # CB1_crc_reg[15] # CB1_crc_reg[14] # CB1_crc_reg[13];


--CB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12]
--operation mode is normal

CB1_crc_reg[12]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[11]);
CB1_crc_reg[12] = DFFEA(CB1_crc_reg[12]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11]
--operation mode is normal

CB1_crc_reg[11]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[10]);
CB1_crc_reg[11] = DFFEA(CB1_crc_reg[11]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10]
--operation mode is normal

CB1_crc_reg[10]_lut_out = CB1_crc_reg[9] & !W1L89Q;
CB1_crc_reg[10] = DFFEA(CB1_crc_reg[10]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9]
--operation mode is normal

CB1_crc_reg[9]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[8]);
CB1_crc_reg[9] = DFFEA(CB1_crc_reg[9]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293
--operation mode is normal

CB1L55 = CB1_crc_reg[12] # CB1_crc_reg[11] # CB1_crc_reg[10] # CB1_crc_reg[9];


--CB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8]
--operation mode is normal

CB1_crc_reg[8]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[7]);
CB1_crc_reg[8] = DFFEA(CB1_crc_reg[8]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7]
--operation mode is normal

CB1_crc_reg[7]_lut_out = CB1_crc_reg[6] & !W1L89Q;
CB1_crc_reg[7] = DFFEA(CB1_crc_reg[7]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6]
--operation mode is normal

CB1_crc_reg[6]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[5]);
CB1_crc_reg[6] = DFFEA(CB1_crc_reg[6]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5]
--operation mode is normal

CB1_crc_reg[5]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[4]);
CB1_crc_reg[5] = DFFEA(CB1_crc_reg[5]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294
--operation mode is normal

CB1L65 = CB1_crc_reg[8] # CB1_crc_reg[7] # CB1_crc_reg[6] # CB1_crc_reg[5];


--CB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4]
--operation mode is normal

CB1_crc_reg[4]_lut_out = CB1_crc_reg[3] & !W1L89Q;
CB1_crc_reg[4] = DFFEA(CB1_crc_reg[4]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3]
--operation mode is normal

CB1_crc_reg[3]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[2]);
CB1_crc_reg[3] = DFFEA(CB1_crc_reg[3]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2]
--operation mode is normal

CB1_crc_reg[2]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32] $ CB1_crc_reg[1]);
CB1_crc_reg[2] = DFFEA(CB1_crc_reg[2]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1]
--operation mode is normal

CB1_crc_reg[1]_lut_out = !W1L89Q & (M3_reg[0] $ CB1_crc_reg[32]);
CB1_crc_reg[1] = DFFEA(CB1_crc_reg[1]_lut_out, KB1__clk0, rst_n, , W1_crc_ena, , );


--CB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295
--operation mode is normal

CB1L75 = CB1_crc_reg[4] # CB1_crc_reg[3] # CB1_crc_reg[2] # CB1_crc_reg[1];


--CB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296
--operation mode is normal

CB1L85 = CB1L45 # CB1L55 # CB1L65 # CB1L75;


--W1L041Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22
--operation mode is normal

W1L041Q_lut_out = W1L131 # W1L041Q & !W1L001Q;
W1L041Q = DFFEA(W1L041Q_lut_out, KB1__clk0, rst_n, , , , );


--M3_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

M3_reg[21]_lut_out = W1L89Q & P21_reg_o[5] # !W1L89Q & (W1L301Q & P21_reg_o[5] # !W1L301Q & M3_reg[22]);
M3_reg[21] = DFFEA(M3_reg[21]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--BB3_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count
--operation mode is normal

BB3_count_lut_out = !BB3_count;
BB3_count = DFFEA(BB3_count_lut_out, KB1__clk0, rst_n, , W1L141Q, , );


--W1L831Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20
--operation mode is normal

W1L831Q_lut_out = !W1L631 & !W1L531 & (W1L901 # !W1L341Q);
W1L831Q = DFFEA(W1L831Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L751 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0
--operation mode is normal

W1L751 = BB3_count & !W1L831Q;


--C1L4Q is dispatch:cmd0|pres_state~21
--operation mode is normal

C1L4Q_lut_out = X1L86Q & C1L6Q;
C1L4Q = DFFEA(C1L4Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L841Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31
--operation mode is normal

W1L841Q_lut_out = W1L001Q & W1L041Q & (CB1L35 # CB1L85);
W1L841Q = DFFEA(W1L841Q_lut_out, KB1__clk0, rst_n, , , , );


--M3_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

M3_reg[23]_lut_out = W1L89Q & P21_reg_o[7] # !W1L89Q & (W1L301Q & P21_reg_o[7] # !W1L301Q & M3_reg[24]);
M3_reg[23] = DFFEA(M3_reg[23]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

M3_reg[19]_lut_out = W1L89Q & P21_reg_o[3] # !W1L89Q & (W1L301Q & P21_reg_o[3] # !W1L301Q & M3_reg[20]);
M3_reg[19] = DFFEA(M3_reg[19]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

M3_reg[22]_lut_out = W1L89Q & P21_reg_o[6] # !W1L89Q & (W1L301Q & P21_reg_o[6] # !W1L301Q & M3_reg[23]);
M3_reg[22] = DFFEA(M3_reg[22]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

M3_reg[17]_lut_out = W1L89Q & P21_reg_o[1] # !W1L89Q & (W1L301Q & P21_reg_o[1] # !W1L301Q & M3_reg[18]);
M3_reg[17] = DFFEA(M3_reg[17]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

M3_reg[18]_lut_out = W1L89Q & P21_reg_o[2] # !W1L89Q & (W1L301Q & P21_reg_o[2] # !W1L301Q & M3_reg[19]);
M3_reg[18] = DFFEA(M3_reg[18]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

M3_reg[20]_lut_out = W1L89Q & P21_reg_o[4] # !W1L89Q & (W1L301Q & P21_reg_o[4] # !W1L301Q & M3_reg[21]);
M3_reg[20] = DFFEA(M3_reg[20]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--M3_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

M3_reg[16]_lut_out = W1L89Q & P21_reg_o[0] # !W1L89Q & (W1L301Q & P21_reg_o[0] # !W1L301Q & M3_reg[17]);
M3_reg[16] = DFFEA(M3_reg[16]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--P11_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[7]
--operation mode is normal

P11_reg_o[7]_lut_out = DB1L8;
P11_reg_o[7] = DFFEA(P11_reg_o[7]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--M3_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

M3_reg[30]_lut_out = W1L89Q & P31_reg_o[6] # !W1L89Q & (W1L301Q & P31_reg_o[6] # !W1L301Q & M3_reg[31]);
M3_reg[30] = DFFEA(M3_reg[30]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~35
--operation mode is normal

W1L19 = W1L541Q & M3_reg[30];


--M3_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

M3_reg[29]_lut_out = W1L89Q & P31_reg_o[5] # !W1L89Q & (W1L301Q & P31_reg_o[5] # !W1L301Q & M3_reg[30]);
M3_reg[29] = DFFEA(M3_reg[29]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~36
--operation mode is normal

W1L09 = W1L541Q & M3_reg[29];


--M3_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

M3_reg[28]_lut_out = W1L89Q & P31_reg_o[4] # !W1L89Q & (W1L301Q & P31_reg_o[4] # !W1L301Q & M3_reg[29]);
M3_reg[28] = DFFEA(M3_reg[28]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~37
--operation mode is normal

W1L98 = W1L541Q & M3_reg[28];


--M3_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

M3_reg[27]_lut_out = W1L89Q & P31_reg_o[3] # !W1L89Q & (W1L301Q & P31_reg_o[3] # !W1L301Q & M3_reg[28]);
M3_reg[27] = DFFEA(M3_reg[27]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~38
--operation mode is normal

W1L88 = W1L541Q & M3_reg[27];


--M3_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

M3_reg[26]_lut_out = W1L89Q & P31_reg_o[2] # !W1L89Q & (W1L301Q & P31_reg_o[2] # !W1L301Q & M3_reg[27]);
M3_reg[26] = DFFEA(M3_reg[26]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~39
--operation mode is normal

W1L78 = W1L541Q & M3_reg[26];


--M3_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

M3_reg[25]_lut_out = W1L89Q & P31_reg_o[1] # !W1L89Q & (W1L301Q & P31_reg_o[1] # !W1L301Q & M3_reg[26]);
M3_reg[25] = DFFEA(M3_reg[25]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~40
--operation mode is normal

W1L68 = W1L541Q & M3_reg[25];


--M3_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

M3_reg[24]_lut_out = W1L89Q & P31_reg_o[0] # !W1L89Q & (W1L301Q & P31_reg_o[0] # !W1L301Q & M3_reg[25]);
M3_reg[24] = DFFEA(M3_reg[24]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~41
--operation mode is normal

W1L58 = W1L541Q & M3_reg[24];


--W1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~42
--operation mode is normal

W1L48 = W1L541Q & M3_reg[23];


--W1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~43
--operation mode is normal

W1L38 = W1L541Q & M3_reg[22];


--W1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~44
--operation mode is normal

W1L28 = W1L541Q & M3_reg[21];


--W1L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~45
--operation mode is normal

W1L18 = W1L541Q & M3_reg[20];


--W1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~46
--operation mode is normal

W1L08 = W1L541Q & M3_reg[19];


--W1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~47
--operation mode is normal

W1L97 = W1L541Q & M3_reg[18];


--W1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~48
--operation mode is normal

W1L87 = W1L541Q & M3_reg[17];


--W1L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~49
--operation mode is normal

W1L77 = W1L541Q & M3_reg[16];


--M3_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

M3_reg[13]_lut_out = W1L89Q & P11_reg_o[5] # !W1L89Q & (W1L301Q & P11_reg_o[5] # !W1L301Q & M3_reg[14]);
M3_reg[13] = DFFEA(M3_reg[13]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~52
--operation mode is normal

W1L47 = W1L541Q & M3_reg[13];


--M3_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

M3_reg[12]_lut_out = W1L89Q & P11_reg_o[4] # !W1L89Q & (W1L301Q & P11_reg_o[4] # !W1L301Q & M3_reg[13]);
M3_reg[12] = DFFEA(M3_reg[12]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L37 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~53
--operation mode is normal

W1L37 = W1L541Q & M3_reg[12];


--M3_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

M3_reg[11]_lut_out = W1L89Q & P11_reg_o[3] # !W1L89Q & (W1L301Q & P11_reg_o[3] # !W1L301Q & M3_reg[12]);
M3_reg[11] = DFFEA(M3_reg[11]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~54
--operation mode is normal

W1L27 = W1L541Q & M3_reg[11];


--M3_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

M3_reg[10]_lut_out = W1L89Q & P11_reg_o[2] # !W1L89Q & (W1L301Q & P11_reg_o[2] # !W1L301Q & M3_reg[11]);
M3_reg[10] = DFFEA(M3_reg[10]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~55
--operation mode is normal

W1L17 = W1L541Q & M3_reg[10];


--M3_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

M3_reg[9]_lut_out = W1L89Q & P11_reg_o[1] # !W1L89Q & (W1L301Q & P11_reg_o[1] # !W1L301Q & M3_reg[10]);
M3_reg[9] = DFFEA(M3_reg[9]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~56
--operation mode is normal

W1L07 = W1L541Q & M3_reg[9];


--M3_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

M3_reg[8]_lut_out = W1L89Q & P11_reg_o[0] # !W1L89Q & (W1L301Q & P11_reg_o[0] # !W1L301Q & M3_reg[9]);
M3_reg[8] = DFFEA(M3_reg[8]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~57
--operation mode is normal

W1L96 = W1L541Q & M3_reg[8];


--M3_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

M3_reg[7]_lut_out = W1L89Q & P01_reg_o[7] # !W1L89Q & (W1L301Q & P01_reg_o[7] # !W1L301Q & M3_reg[8]);
M3_reg[7] = DFFEA(M3_reg[7]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~58
--operation mode is normal

W1L86 = W1L541Q & M3_reg[7];


--M3_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

M3_reg[6]_lut_out = W1L89Q & P01_reg_o[6] # !W1L89Q & (W1L301Q & P01_reg_o[6] # !W1L301Q & M3_reg[7]);
M3_reg[6] = DFFEA(M3_reg[6]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~59
--operation mode is normal

W1L76 = W1L541Q & M3_reg[6];


--M3_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

M3_reg[5]_lut_out = W1L89Q & P01_reg_o[5] # !W1L89Q & (W1L301Q & P01_reg_o[5] # !W1L301Q & M3_reg[6]);
M3_reg[5] = DFFEA(M3_reg[5]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~60
--operation mode is normal

W1L66 = W1L541Q & M3_reg[5];


--M3_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

M3_reg[4]_lut_out = W1L89Q & P01_reg_o[4] # !W1L89Q & (W1L301Q & P01_reg_o[4] # !W1L301Q & M3_reg[5]);
M3_reg[4] = DFFEA(M3_reg[4]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~61
--operation mode is normal

W1L56 = W1L541Q & M3_reg[4];


--W1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~62
--operation mode is normal

W1L46 = W1L541Q & M3_reg[3];


--M3_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

M3_reg[31]_lut_out = W1L89Q & P31_reg_o[7] # !W1L89Q & (W1L301Q & P31_reg_o[7] # !W1L301Q & M3_reg[0]);
M3_reg[31] = DFFEA(M3_reg[31]_lut_out, KB1__clk0, rst_n, , W1_data_shreg_ena, , );


--W1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~63
--operation mode is normal

W1L29 = W1L541Q & M3_reg[31];


--W1L651 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0
--operation mode is normal

W1L651 = !BB3_count & !W1L831Q;


--P8_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7]
--operation mode is normal

P8_reg_o[7]_lut_out = M3_reg[7];
P8_reg_o[7] = DFFEA(P8_reg_o[7]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2]
--operation mode is normal

P8_reg_o[2]_lut_out = M3_reg[2];
P8_reg_o[2] = DFFEA(P8_reg_o[2]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11]
--operation mode is normal

P8_reg_o[11]_lut_out = M3_reg[11];
P8_reg_o[11] = DFFEA(P8_reg_o[11]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1]
--operation mode is normal

P8_reg_o[1]_lut_out = M3_reg[1];
P8_reg_o[1] = DFFEA(P8_reg_o[1]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8]
--operation mode is normal

P8_reg_o[8]_lut_out = M3_reg[8];
P8_reg_o[8] = DFFEA(P8_reg_o[8]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0]
--operation mode is normal

P8_reg_o[0]_lut_out = M3_reg[0];
P8_reg_o[0] = DFFEA(P8_reg_o[0]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10]
--operation mode is normal

P8_reg_o[10]_lut_out = M3_reg[10];
P8_reg_o[10] = DFFEA(P8_reg_o[10]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4]
--operation mode is normal

P8_reg_o[4]_lut_out = M3_reg[4];
P8_reg_o[4] = DFFEA(P8_reg_o[4]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6]
--operation mode is normal

P8_reg_o[6]_lut_out = M3_reg[6];
P8_reg_o[6] = DFFEA(P8_reg_o[6]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12]
--operation mode is normal

P8_reg_o[12]_lut_out = M3_reg[12];
P8_reg_o[12] = DFFEA(P8_reg_o[12]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9]
--operation mode is normal

P8_reg_o[9]_lut_out = M3_reg[9];
P8_reg_o[9] = DFFEA(P8_reg_o[9]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5]
--operation mode is normal

P8_reg_o[5]_lut_out = M3_reg[5];
P8_reg_o[5] = DFFEA(P8_reg_o[5]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3]
--operation mode is normal

P8_reg_o[3]_lut_out = M3_reg[3];
P8_reg_o[3] = DFFEA(P8_reg_o[3]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--M1_reg[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[11]
--operation mode is normal

M1_reg[11]_lut_out = M1_reg[10] & (P1_reg_o[11] # J1L1Q) # !M1_reg[10] & P1_reg_o[11] & !J1L1Q;
M1_reg[11] = DFFEA(M1_reg[11]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[12]
--operation mode is normal

P1_reg_o[12]_lut_out = Y1L35;
P1_reg_o[12] = DFFEA(P1_reg_o[12]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--BB1_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4]
--operation mode is normal

BB1_count[4]_lut_out = BB1L9 & !W1L89Q & !W1L301Q & !BB1_count[5];
BB1_count[4] = DFFEA(BB1_count[4]_lut_out, KB1__clk0, rst_n, , , , );


--BB1_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3]
--operation mode is normal

BB1_count[3]_lut_out = BB1L7 & !W1L89Q & !W1L301Q & !BB1_count[5];
BB1_count[3] = DFFEA(BB1_count[3]_lut_out, KB1__clk0, rst_n, , , , );


--BB1_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2]
--operation mode is normal

BB1_count[2]_lut_out = BB1L5 & !W1L89Q & !W1L301Q & !BB1_count[5];
BB1_count[2] = DFFEA(BB1_count[2]_lut_out, KB1__clk0, rst_n, , , , );


--BB1_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5]
--operation mode is normal

BB1_count[5]_lut_out = !W1L89Q & !W1L301Q & (BB1L11 # BB1_count[5]);
BB1_count[5] = DFFEA(BB1_count[5]_lut_out, KB1__clk0, rst_n, , , , );


--W1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~362
--operation mode is normal

W1L011 = BB1_count[4] & BB1_count[3] & BB1_count[2] & !BB1_count[5];


--BB1_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1]
--operation mode is normal

BB1_count[1]_lut_out = BB1L3 & !W1L89Q & !W1L301Q & !BB1_count[5];
BB1_count[1] = DFFEA(BB1_count[1]_lut_out, KB1__clk0, rst_n, , , , );


--BB1_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0]
--operation mode is normal

BB1_count[0]_lut_out = BB1L1 & !W1L89Q & !W1L301Q & !BB1_count[5];
BB1_count[0] = DFFEA(BB1_count[0]_lut_out, KB1__clk0, rst_n, , , , );


--W1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~49
--operation mode is normal

W1L231 = P8_reg_o[15] & !P8_reg_o[14] & !P8_reg_o[13];


--P9_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27]
--operation mode is normal

P9_reg_o[27]_lut_out = M3_reg[27];
P9_reg_o[27] = DFFEA(P9_reg_o[27]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25]
--operation mode is normal

P9_reg_o[25]_lut_out = M3_reg[25];
P9_reg_o[25] = DFFEA(P9_reg_o[25]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24]
--operation mode is normal

P9_reg_o[24]_lut_out = M3_reg[24];
P9_reg_o[24] = DFFEA(P9_reg_o[24]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30]
--operation mode is normal

P9_reg_o[30]_lut_out = M3_reg[30];
P9_reg_o[30] = DFFEA(P9_reg_o[30]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--W1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~146
--operation mode is normal

W1L39 = !P9_reg_o[30] & (P9_reg_o[27] $ (P9_reg_o[25] & P9_reg_o[24]));


--P9_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29]
--operation mode is normal

P9_reg_o[29]_lut_out = M3_reg[29];
P9_reg_o[29] = DFFEA(P9_reg_o[29]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28]
--operation mode is normal

P9_reg_o[28]_lut_out = M3_reg[28];
P9_reg_o[28] = DFFEA(P9_reg_o[28]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--W1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~147
--operation mode is normal

W1L49 = !P9_reg_o[29] & !P9_reg_o[28];


--P9_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26]
--operation mode is normal

P9_reg_o[26]_lut_out = M3_reg[26];
P9_reg_o[26] = DFFEA(P9_reg_o[26]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31]
--operation mode is normal

P9_reg_o[31]_lut_out = M3_reg[31];
P9_reg_o[31] = DFFEA(P9_reg_o[31]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--W1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~148
--operation mode is normal

W1L59 = W1L39 & W1L49 & P9_reg_o[26] & !P9_reg_o[31];


--W1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~50
--operation mode is normal

W1L331 = W1L441Q & W1L59;


--W1L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18
--operation mode is arithmetic

W1L03_carry_eqn = W1L92;
W1L03 = W1L03_carry_eqn $ (W1L701 & P8_reg_o[2]);

--W1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT
--operation mode is arithmetic

W1L13 = CARRY(W1L701 & P8_reg_o[2] # !W1L92);


--W1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24
--operation mode is arithmetic

W1L24_carry_eqn = W1L14;
W1L24 = W1L24_carry_eqn $ (W1L701 & P8_reg_o[8]);

--W1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT
--operation mode is arithmetic

W1L34 = CARRY(W1L701 & P8_reg_o[8] # !W1L14);


--W1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~363
--operation mode is normal

W1L111 = N4_safe_q[2] & (N4_safe_q[8] $ W1L24 # !W1L03) # !N4_safe_q[2] & (W1L03 # N4_safe_q[8] $ W1L24);


--W1L62 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16
--operation mode is arithmetic

W1L62 = !W1L701 # !P8_reg_o[0];

--W1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT
--operation mode is arithmetic

W1L72 = CARRY(P8_reg_o[0] & W1L701);


--W1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25
--operation mode is arithmetic

W1L44_carry_eqn = W1L34;
W1L44 = W1L44_carry_eqn $ (!P8_reg_o[9] # !W1L701);

--W1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT
--operation mode is arithmetic

W1L54 = CARRY(!W1L34 & (!P8_reg_o[9] # !W1L701));


--W1L211 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~364
--operation mode is normal

W1L211 = N4_safe_q[0] & (N4_safe_q[9] $ W1L44 # !W1L62) # !N4_safe_q[0] & (W1L62 # N4_safe_q[9] $ W1L44);


--W1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17
--operation mode is arithmetic

W1L82_carry_eqn = W1L72;
W1L82 = W1L82_carry_eqn $ (!P8_reg_o[1] # !W1L701);

--W1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT
--operation mode is arithmetic

W1L92 = CARRY(!W1L72 & (!P8_reg_o[1] # !W1L701));


--W1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21
--operation mode is arithmetic

W1L63_carry_eqn = W1L53;
W1L63 = W1L63_carry_eqn $ (!P8_reg_o[5] # !W1L701);

--W1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT
--operation mode is arithmetic

W1L73 = CARRY(!W1L53 & (!P8_reg_o[5] # !W1L701));


--W1L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~365
--operation mode is normal

W1L311 = N4_safe_q[1] & (N4_safe_q[5] $ W1L63 # !W1L82) # !N4_safe_q[1] & (W1L82 # N4_safe_q[5] $ W1L63);


--W1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19
--operation mode is arithmetic

W1L23_carry_eqn = W1L13;
W1L23 = W1L23_carry_eqn $ (!P8_reg_o[3] # !W1L701);

--W1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT
--operation mode is arithmetic

W1L33 = CARRY(!W1L13 & (!P8_reg_o[3] # !W1L701));


--W1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26
--operation mode is arithmetic

W1L64_carry_eqn = W1L54;
W1L64 = W1L64_carry_eqn $ (W1L701 & P8_reg_o[10]);

--W1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT
--operation mode is arithmetic

W1L74 = CARRY(W1L701 & P8_reg_o[10] # !W1L54);


--W1L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~366
--operation mode is normal

W1L411 = N4_safe_q[3] & (N4_safe_q[10] $ W1L64 # !W1L23) # !N4_safe_q[3] & (W1L23 # N4_safe_q[10] $ W1L64);


--W1L511 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~367
--operation mode is normal

W1L511 = W1L111 # W1L211 # W1L311 # W1L411;


--W1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28
--operation mode is arithmetic

W1L05_carry_eqn = W1L94;
W1L05 = W1L05_carry_eqn $ (W1L701 & P8_reg_o[12]);

--W1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT
--operation mode is arithmetic

W1L15 = CARRY(W1L701 & P8_reg_o[12] # !W1L94);


--W1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27
--operation mode is arithmetic

W1L84_carry_eqn = W1L74;
W1L84 = W1L84_carry_eqn $ (!P8_reg_o[11] # !W1L701);

--W1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT
--operation mode is arithmetic

W1L94 = CARRY(!W1L74 & (!P8_reg_o[11] # !W1L701));


--W1L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~368
--operation mode is normal

W1L611 = N4_safe_q[12] & (N4_safe_q[11] $ W1L84 # !W1L05) # !N4_safe_q[12] & (W1L05 # N4_safe_q[11] $ W1L84);


--W1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20
--operation mode is arithmetic

W1L43_carry_eqn = W1L33;
W1L43 = W1L43_carry_eqn $ (W1L701 & P8_reg_o[4]);

--W1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT
--operation mode is arithmetic

W1L53 = CARRY(W1L701 & P8_reg_o[4] # !W1L33);


--W1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23
--operation mode is arithmetic

W1L04_carry_eqn = W1L93;
W1L04 = W1L04_carry_eqn $ (!P8_reg_o[7] # !W1L701);

--W1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT
--operation mode is arithmetic

W1L14 = CARRY(!W1L93 & (!P8_reg_o[7] # !W1L701));


--W1L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~369
--operation mode is normal

W1L711 = N4_safe_q[4] & (N4_safe_q[7] $ W1L04 # !W1L43) # !N4_safe_q[4] & (W1L43 # N4_safe_q[7] $ W1L04);


--W1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29
--operation mode is arithmetic

W1L25_carry_eqn = W1L15;
W1L25 = !W1L25_carry_eqn;

--W1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT
--operation mode is arithmetic

W1L35 = CARRY(!W1L15);


--W1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30
--operation mode is normal

W1L45_carry_eqn = W1L35;
W1L45 = W1L45_carry_eqn;


--W1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22
--operation mode is arithmetic

W1L83_carry_eqn = W1L73;
W1L83 = W1L83_carry_eqn $ (W1L701 & P8_reg_o[6]);

--W1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT
--operation mode is arithmetic

W1L93 = CARRY(W1L701 & P8_reg_o[6] # !W1L73);


--W1L811 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~370
--operation mode is normal

W1L811 = W1L25 # W1L45 # N4_safe_q[6] $ W1L83;


--W1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~9
--operation mode is normal

W1L801 = W1L511 # W1L611 # W1L711 # W1L811;


--W1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~51
--operation mode is normal

W1L431 = W1L241Q & (W1L801 # W1L231 & W1L331) # !W1L241Q & W1L231 & W1L331;


--M4_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[1]
--operation mode is normal

M4_reg[1]_lut_out = M4_reg[2] & DB1L01Q;
M4_reg[1] = DFFEA(M4_reg[1]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~22
--operation mode is normal

DB1L21Q_lut_out = DB1L21Q & (DB1L11Q & !DB1L31 # !AB1L01Q) # !DB1L21Q & DB1L11Q & !DB1L31;
DB1L21Q = DFFEA(DB1L21Q_lut_out, KB1__clk2, rst_n, , , , );


--DB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[0]~14
--operation mode is normal

DB1L1 = M4_reg[1] & DB1L21Q;


--AB1L9Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21
--operation mode is normal

AB1L9Q_lut_out = DB1L21Q & (AB1L11Q # !AB1L8Q);
AB1L9Q = DFFEA(AB1L9Q_lut_out, KB1__clk0, rst_n, , , , );


--BB4_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[2]
--operation mode is normal

BB4_count[2]_lut_out = AB1L8Q & (BB4_count[2] # BB4_count[1] & BB4_count[0]);
BB4_count[2] = DFFEA(BB4_count[2]_lut_out, KB1__clk0, rst_n, , AB1_byte_count_ena, , );


--BB4_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[1]
--operation mode is normal

BB4_count[1]_lut_out = AB1L8Q & !BB4_count[2] & (BB4_count[1] $ BB4_count[0]);
BB4_count[1] = DFFEA(BB4_count[1]_lut_out, KB1__clk0, rst_n, , AB1_byte_count_ena, , );


--BB4_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[0]
--operation mode is normal

BB4_count[0]_lut_out = !BB4_count[2] & !BB4_count[0] & AB1L8Q;
BB4_count[0] = DFFEA(BB4_count[0]_lut_out, KB1__clk0, rst_n, , AB1_byte_count_ena, , );


--AB1_byte0_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte0_ld
--operation mode is normal

AB1_byte0_ld = AB1L9Q & !BB4_count[2] & !BB4_count[1] & !BB4_count[0];


--AB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~24
--operation mode is normal

AB1L21Q_lut_out = AB1L21Q & (AB1L7 # AB1L01Q & AB1L6) # !AB1L21Q & AB1L01Q & AB1L6;
AB1L21Q = DFFEA(AB1L21Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L101Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24
--operation mode is normal

W1L101Q_lut_out = W1L101Q & (W1L321 # !AB1L21Q) # !W1L101Q & W1L321 & AB1L21Q & !W1L79Q;
W1L101Q = DFFEA(W1L101Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L79Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20
--operation mode is normal

W1L79Q_lut_out = W1L201Q & CB1L84 & (W1L79Q # AB1L21Q) # !W1L201Q & (W1L79Q # AB1L21Q);
W1L79Q = DFFEA(W1L79Q_lut_out, KB1__clk0, rst_n, , , , );


--P31_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[6]
--operation mode is normal

P31_reg_o[6]_lut_out = DB1L7;
P31_reg_o[6] = DFFEA(P31_reg_o[6]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[4]
--operation mode is normal

P31_reg_o[4]_lut_out = DB1L5;
P31_reg_o[4] = DFFEA(P31_reg_o[4]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[5]
--operation mode is normal

P31_reg_o[5]_lut_out = DB1L6;
P31_reg_o[5] = DFFEA(P31_reg_o[5]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[3]
--operation mode is normal

P31_reg_o[3]_lut_out = DB1L4;
P31_reg_o[3] = DFFEA(P31_reg_o[3]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--W1L911 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~371
--operation mode is normal

W1L911 = P31_reg_o[6] # P31_reg_o[4] # !P31_reg_o[3] # !P31_reg_o[5];


--P31_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[2]
--operation mode is normal

P31_reg_o[2]_lut_out = DB1L3;
P31_reg_o[2] = DFFEA(P31_reg_o[2]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[0]
--operation mode is normal

P31_reg_o[0]_lut_out = DB1L1;
P31_reg_o[0] = DFFEA(P31_reg_o[0]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[1]
--operation mode is normal

P31_reg_o[1]_lut_out = DB1L2;
P31_reg_o[1] = DFFEA(P31_reg_o[1]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--P31_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[7]
--operation mode is normal

P31_reg_o[7]_lut_out = DB1L8;
P31_reg_o[7] = DFFEA(P31_reg_o[7]_lut_out, KB1__clk0, rst_n, , AB1_byte3_ld, , );


--W1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~372
--operation mode is normal

W1L021 = P31_reg_o[2] # P31_reg_o[0] # !P31_reg_o[7] # !P31_reg_o[1];


--P21_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[6]
--operation mode is normal

P21_reg_o[6]_lut_out = DB1L7;
P21_reg_o[6] = DFFEA(P21_reg_o[6]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[4]
--operation mode is normal

P21_reg_o[4]_lut_out = DB1L5;
P21_reg_o[4] = DFFEA(P21_reg_o[4]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[5]
--operation mode is normal

P21_reg_o[5]_lut_out = DB1L6;
P21_reg_o[5] = DFFEA(P21_reg_o[5]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[3]
--operation mode is normal

P21_reg_o[3]_lut_out = DB1L4;
P21_reg_o[3] = DFFEA(P21_reg_o[3]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--W1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~373
--operation mode is normal

W1L121 = P21_reg_o[6] # P21_reg_o[4] # !P21_reg_o[3] # !P21_reg_o[5];


--P21_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[2]
--operation mode is normal

P21_reg_o[2]_lut_out = DB1L3;
P21_reg_o[2] = DFFEA(P21_reg_o[2]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[0]
--operation mode is normal

P21_reg_o[0]_lut_out = DB1L1;
P21_reg_o[0] = DFFEA(P21_reg_o[0]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[1]
--operation mode is normal

P21_reg_o[1]_lut_out = DB1L2;
P21_reg_o[1] = DFFEA(P21_reg_o[1]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--P21_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[7]
--operation mode is normal

P21_reg_o[7]_lut_out = DB1L8;
P21_reg_o[7] = DFFEA(P21_reg_o[7]_lut_out, KB1__clk0, rst_n, , AB1L3, , );


--W1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~374
--operation mode is normal

W1L221 = P21_reg_o[2] # P21_reg_o[0] # !P21_reg_o[7] # !P21_reg_o[1];


--W1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~375
--operation mode is normal

W1L321 = W1L911 # W1L021 # W1L121 # W1L221;


--W1L201Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25
--operation mode is normal

W1L201Q_lut_out = W1L001Q # W1L201Q & CB1L84 & !AB1L21Q;
W1L201Q = DFFEA(W1L201Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3
--operation mode is arithmetic

W1L1 = !P7_reg_o[0];

--W1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT
--operation mode is arithmetic

W1L2 = CARRY(P7_reg_o[0]);


--N3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N3_safe_q[5]_carry_eqn = N3L11;
N3_safe_q[5]_lut_out = N3_safe_q[5] $ N3_safe_q[5]_carry_eqn;
N3_safe_q[5]_reg_input = !W1L89Q & N3_safe_q[5]_lut_out;
N3_safe_q[5] = DFFEA(N3_safe_q[5]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N3L31 = CARRY(!N3L11 # !N3_safe_q[5]);


--W1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4
--operation mode is arithmetic

W1L3_carry_eqn = W1L2;
W1L3 = P7_reg_o[1] $ !W1L3_carry_eqn;

--W1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT
--operation mode is arithmetic

W1L4 = CARRY(!P7_reg_o[1] & !W1L2);


--N3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N3_safe_q[6]_carry_eqn = N3L31;
N3_safe_q[6]_lut_out = N3_safe_q[6] $ !N3_safe_q[6]_carry_eqn;
N3_safe_q[6]_reg_input = !W1L89Q & N3_safe_q[6]_lut_out;
N3_safe_q[6] = DFFEA(N3_safe_q[6]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N3L51 = CARRY(N3_safe_q[6] & !N3L31);


--CB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357
--operation mode is normal

CB1L43 = W1L1 & (W1L3 $ N3_safe_q[6] # !N3_safe_q[5]) # !W1L1 & (N3_safe_q[5] # W1L3 $ N3_safe_q[6]);


--W1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5
--operation mode is arithmetic

W1L5_carry_eqn = W1L4;
W1L5 = P7_reg_o[2] $ !W1L5_carry_eqn;

--W1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT
--operation mode is arithmetic

W1L6 = CARRY(P7_reg_o[2] & !W1L4);


--N3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N3_safe_q[7]_carry_eqn = N3L51;
N3_safe_q[7]_lut_out = N3_safe_q[7] $ N3_safe_q[7]_carry_eqn;
N3_safe_q[7]_reg_input = !W1L89Q & N3_safe_q[7]_lut_out;
N3_safe_q[7] = DFFEA(N3_safe_q[7]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N3L71 = CARRY(!N3L51 # !N3_safe_q[7]);


--W1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10
--operation mode is arithmetic

W1L51_carry_eqn = W1L41;
W1L51 = P7_reg_o[7] $ W1L51_carry_eqn;

--W1L61 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT
--operation mode is arithmetic

W1L61 = CARRY(!W1L41 # !P7_reg_o[7]);


--N3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N3_safe_q[12]_carry_eqn = N3L52;
N3_safe_q[12]_lut_out = N3_safe_q[12] $ !N3_safe_q[12]_carry_eqn;
N3_safe_q[12]_reg_input = !W1L89Q & N3_safe_q[12]_lut_out;
N3_safe_q[12] = DFFEA(N3_safe_q[12]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N3L72 = CARRY(N3_safe_q[12] & !N3L52);


--CB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358
--operation mode is normal

CB1L53 = W1L5 & (W1L51 $ N3_safe_q[12] # !N3_safe_q[7]) # !W1L5 & (N3_safe_q[7] # W1L51 $ N3_safe_q[12]);


--W1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9
--operation mode is arithmetic

W1L31_carry_eqn = W1L21;
W1L31 = P7_reg_o[6] $ !W1L31_carry_eqn;

--W1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT
--operation mode is arithmetic

W1L41 = CARRY(P7_reg_o[6] & !W1L21);


--N3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N3_safe_q[11]_carry_eqn = N3L32;
N3_safe_q[11]_lut_out = N3_safe_q[11] $ N3_safe_q[11]_carry_eqn;
N3_safe_q[11]_reg_input = !W1L89Q & N3_safe_q[11]_lut_out;
N3_safe_q[11] = DFFEA(N3_safe_q[11]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N3L52 = CARRY(!N3L32 # !N3_safe_q[11]);


--W1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12
--operation mode is arithmetic

W1L91_carry_eqn = W1L81;
W1L91 = P7_reg_o[9] $ W1L91_carry_eqn;

--W1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT
--operation mode is arithmetic

W1L02 = CARRY(!W1L81 # !P7_reg_o[9]);


--N3_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N3_safe_q[14]_carry_eqn = N3L92;
N3_safe_q[14]_lut_out = N3_safe_q[14] $ !N3_safe_q[14]_carry_eqn;
N3_safe_q[14]_reg_input = !W1L89Q & N3_safe_q[14]_lut_out;
N3_safe_q[14] = DFFEA(N3_safe_q[14]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N3L13 = CARRY(N3_safe_q[14] & !N3L92);


--CB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359
--operation mode is normal

CB1L63 = W1L31 & (W1L91 $ N3_safe_q[14] # !N3_safe_q[11]) # !W1L31 & (N3_safe_q[11] # W1L91 $ N3_safe_q[14]);


--W1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7
--operation mode is arithmetic

W1L9_carry_eqn = W1L8;
W1L9 = P7_reg_o[4] $ !W1L9_carry_eqn;

--W1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT
--operation mode is arithmetic

W1L01 = CARRY(P7_reg_o[4] & !W1L8);


--N3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N3_safe_q[9]_carry_eqn = N3L91;
N3_safe_q[9]_lut_out = N3_safe_q[9] $ N3_safe_q[9]_carry_eqn;
N3_safe_q[9]_reg_input = !W1L89Q & N3_safe_q[9]_lut_out;
N3_safe_q[9] = DFFEA(N3_safe_q[9]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N3L12 = CARRY(!N3L91 # !N3_safe_q[9]);


--W1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6
--operation mode is arithmetic

W1L7_carry_eqn = W1L6;
W1L7 = P7_reg_o[3] $ W1L7_carry_eqn;

--W1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT
--operation mode is arithmetic

W1L8 = CARRY(!W1L6 # !P7_reg_o[3]);


--N3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N3_safe_q[8]_carry_eqn = N3L71;
N3_safe_q[8]_lut_out = N3_safe_q[8] $ !N3_safe_q[8]_carry_eqn;
N3_safe_q[8]_reg_input = !W1L89Q & N3_safe_q[8]_lut_out;
N3_safe_q[8] = DFFEA(N3_safe_q[8]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N3L91 = CARRY(N3_safe_q[8] & !N3L71);


--CB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360
--operation mode is normal

CB1L73 = W1L9 & (W1L7 $ N3_safe_q[8] # !N3_safe_q[9]) # !W1L9 & (N3_safe_q[9] # W1L7 $ N3_safe_q[8]);


--CB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361
--operation mode is normal

CB1L83 = CB1L43 # CB1L53 # CB1L63 # CB1L73;


--W1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15
--operation mode is normal

W1L52_carry_eqn = W1L42;
W1L52 = P7_reg_o[12] $ !W1L52_carry_eqn;


--N3_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N3_safe_q[17]_carry_eqn = N3L53;
N3_safe_q[17]_lut_out = N3_safe_q[17] $ N3_safe_q[17]_carry_eqn;
N3_safe_q[17]_reg_input = !W1L89Q & N3_safe_q[17]_lut_out;
N3_safe_q[17] = DFFEA(N3_safe_q[17]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N3L73 = CARRY(!N3L53 # !N3_safe_q[17]);


--W1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8
--operation mode is arithmetic

W1L11_carry_eqn = W1L01;
W1L11 = P7_reg_o[5] $ W1L11_carry_eqn;

--W1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT
--operation mode is arithmetic

W1L21 = CARRY(!W1L01 # !P7_reg_o[5]);


--N3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N3_safe_q[10]_carry_eqn = N3L12;
N3_safe_q[10]_lut_out = N3_safe_q[10] $ !N3_safe_q[10]_carry_eqn;
N3_safe_q[10]_reg_input = !W1L89Q & N3_safe_q[10]_lut_out;
N3_safe_q[10] = DFFEA(N3_safe_q[10]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N3L32 = CARRY(N3_safe_q[10] & !N3L12);


--CB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362
--operation mode is normal

CB1L93 = W1L52 & (W1L11 $ N3_safe_q[10] # !N3_safe_q[17]) # !W1L52 & (N3_safe_q[17] # W1L11 $ N3_safe_q[10]);


--W1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13
--operation mode is arithmetic

W1L12_carry_eqn = W1L02;
W1L12 = P7_reg_o[10] $ !W1L12_carry_eqn;

--W1L22 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT
--operation mode is arithmetic

W1L22 = CARRY(P7_reg_o[10] & !W1L02);


--N3_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N3_safe_q[15]_carry_eqn = N3L13;
N3_safe_q[15]_lut_out = N3_safe_q[15] $ N3_safe_q[15]_carry_eqn;
N3_safe_q[15]_reg_input = !W1L89Q & N3_safe_q[15]_lut_out;
N3_safe_q[15] = DFFEA(N3_safe_q[15]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N3L33 = CARRY(!N3L13 # !N3_safe_q[15]);


--W1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14
--operation mode is arithmetic

W1L32_carry_eqn = W1L22;
W1L32 = P7_reg_o[11] $ W1L32_carry_eqn;

--W1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT
--operation mode is arithmetic

W1L42 = CARRY(!W1L22 # !P7_reg_o[11]);


--N3_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N3_safe_q[16]_carry_eqn = N3L33;
N3_safe_q[16]_lut_out = N3_safe_q[16] $ !N3_safe_q[16]_carry_eqn;
N3_safe_q[16]_reg_input = !W1L89Q & N3_safe_q[16]_lut_out;
N3_safe_q[16] = DFFEA(N3_safe_q[16]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N3L53 = CARRY(N3_safe_q[16] & !N3L33);


--CB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363
--operation mode is normal

CB1L04 = W1L12 & (W1L32 $ N3_safe_q[16] # !N3_safe_q[15]) # !W1L12 & (N3_safe_q[15] # W1L32 $ N3_safe_q[16]);


--N3_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N3_safe_q[31]_carry_eqn = N3L36;
N3_safe_q[31]_lut_out = N3_safe_q[31] $ N3_safe_q[31]_carry_eqn;
N3_safe_q[31]_reg_input = !W1L89Q & N3_safe_q[31]_lut_out;
N3_safe_q[31] = DFFEA(N3_safe_q[31]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );


--N3_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N3_safe_q[30]_carry_eqn = N3L16;
N3_safe_q[30]_lut_out = N3_safe_q[30] $ !N3_safe_q[30]_carry_eqn;
N3_safe_q[30]_reg_input = !W1L89Q & N3_safe_q[30]_lut_out;
N3_safe_q[30] = DFFEA(N3_safe_q[30]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N3L36 = CARRY(N3_safe_q[30] & !N3L16);


--W1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11
--operation mode is arithmetic

W1L71_carry_eqn = W1L61;
W1L71 = P7_reg_o[8] $ !W1L71_carry_eqn;

--W1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT
--operation mode is arithmetic

W1L81 = CARRY(P7_reg_o[8] & !W1L61);


--N3_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N3_safe_q[13]_carry_eqn = N3L72;
N3_safe_q[13]_lut_out = N3_safe_q[13] $ N3_safe_q[13]_carry_eqn;
N3_safe_q[13]_reg_input = !W1L89Q & N3_safe_q[13]_lut_out;
N3_safe_q[13] = DFFEA(N3_safe_q[13]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N3L92 = CARRY(!N3L72 # !N3_safe_q[13]);


--CB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364
--operation mode is normal

CB1L14 = N3_safe_q[31] # N3_safe_q[30] # W1L71 $ N3_safe_q[13];


--N3_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N3_safe_q[29]_carry_eqn = N3L95;
N3_safe_q[29]_lut_out = N3_safe_q[29] $ N3_safe_q[29]_carry_eqn;
N3_safe_q[29]_reg_input = !W1L89Q & N3_safe_q[29]_lut_out;
N3_safe_q[29] = DFFEA(N3_safe_q[29]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N3L16 = CARRY(!N3L95 # !N3_safe_q[29]);


--N3_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N3_safe_q[28]_carry_eqn = N3L75;
N3_safe_q[28]_lut_out = N3_safe_q[28] $ !N3_safe_q[28]_carry_eqn;
N3_safe_q[28]_reg_input = !W1L89Q & N3_safe_q[28]_lut_out;
N3_safe_q[28] = DFFEA(N3_safe_q[28]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N3L95 = CARRY(N3_safe_q[28] & !N3L75);


--N3_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N3_safe_q[27]_carry_eqn = N3L55;
N3_safe_q[27]_lut_out = N3_safe_q[27] $ N3_safe_q[27]_carry_eqn;
N3_safe_q[27]_reg_input = !W1L89Q & N3_safe_q[27]_lut_out;
N3_safe_q[27] = DFFEA(N3_safe_q[27]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N3L75 = CARRY(!N3L55 # !N3_safe_q[27]);


--N3_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N3_safe_q[26]_carry_eqn = N3L35;
N3_safe_q[26]_lut_out = N3_safe_q[26] $ !N3_safe_q[26]_carry_eqn;
N3_safe_q[26]_reg_input = !W1L89Q & N3_safe_q[26]_lut_out;
N3_safe_q[26] = DFFEA(N3_safe_q[26]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N3L55 = CARRY(N3_safe_q[26] & !N3L35);


--CB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365
--operation mode is normal

CB1L24 = N3_safe_q[29] # N3_safe_q[28] # N3_safe_q[27] # N3_safe_q[26];


--CB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366
--operation mode is normal

CB1L34 = CB1L93 # CB1L04 # CB1L14 # CB1L24;


--N3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N3_safe_q[0]_lut_out = !N3_safe_q[0];
N3_safe_q[0]_reg_input = !W1L89Q & N3_safe_q[0]_lut_out;
N3_safe_q[0] = DFFEA(N3_safe_q[0]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N3L3 = CARRY(N3_safe_q[0]);


--N3_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N3_safe_q[25]_carry_eqn = N3L15;
N3_safe_q[25]_lut_out = N3_safe_q[25] $ N3_safe_q[25]_carry_eqn;
N3_safe_q[25]_reg_input = !W1L89Q & N3_safe_q[25]_lut_out;
N3_safe_q[25] = DFFEA(N3_safe_q[25]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N3L35 = CARRY(!N3L15 # !N3_safe_q[25]);


--N3_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N3_safe_q[24]_carry_eqn = N3L94;
N3_safe_q[24]_lut_out = N3_safe_q[24] $ !N3_safe_q[24]_carry_eqn;
N3_safe_q[24]_reg_input = !W1L89Q & N3_safe_q[24]_lut_out;
N3_safe_q[24] = DFFEA(N3_safe_q[24]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N3L15 = CARRY(N3_safe_q[24] & !N3L94);


--N3_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N3_safe_q[23]_carry_eqn = N3L74;
N3_safe_q[23]_lut_out = N3_safe_q[23] $ N3_safe_q[23]_carry_eqn;
N3_safe_q[23]_reg_input = !W1L89Q & N3_safe_q[23]_lut_out;
N3_safe_q[23] = DFFEA(N3_safe_q[23]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N3L94 = CARRY(!N3L74 # !N3_safe_q[23]);


--N3_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N3_safe_q[22]_carry_eqn = N3L54;
N3_safe_q[22]_lut_out = N3_safe_q[22] $ !N3_safe_q[22]_carry_eqn;
N3_safe_q[22]_reg_input = !W1L89Q & N3_safe_q[22]_lut_out;
N3_safe_q[22] = DFFEA(N3_safe_q[22]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N3L74 = CARRY(N3_safe_q[22] & !N3L54);


--CB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367
--operation mode is normal

CB1L44 = N3_safe_q[25] # N3_safe_q[24] # N3_safe_q[23] # N3_safe_q[22];


--N3_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N3_safe_q[21]_carry_eqn = N3L34;
N3_safe_q[21]_lut_out = N3_safe_q[21] $ N3_safe_q[21]_carry_eqn;
N3_safe_q[21]_reg_input = !W1L89Q & N3_safe_q[21]_lut_out;
N3_safe_q[21] = DFFEA(N3_safe_q[21]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N3L54 = CARRY(!N3L34 # !N3_safe_q[21]);


--N3_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N3_safe_q[20]_carry_eqn = N3L14;
N3_safe_q[20]_lut_out = N3_safe_q[20] $ !N3_safe_q[20]_carry_eqn;
N3_safe_q[20]_reg_input = !W1L89Q & N3_safe_q[20]_lut_out;
N3_safe_q[20] = DFFEA(N3_safe_q[20]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N3L34 = CARRY(N3_safe_q[20] & !N3L14);


--N3_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N3_safe_q[19]_carry_eqn = N3L93;
N3_safe_q[19]_lut_out = N3_safe_q[19] $ N3_safe_q[19]_carry_eqn;
N3_safe_q[19]_reg_input = !W1L89Q & N3_safe_q[19]_lut_out;
N3_safe_q[19] = DFFEA(N3_safe_q[19]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N3L14 = CARRY(!N3L93 # !N3_safe_q[19]);


--N3_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N3_safe_q[18]_carry_eqn = N3L73;
N3_safe_q[18]_lut_out = N3_safe_q[18] $ !N3_safe_q[18]_carry_eqn;
N3_safe_q[18]_reg_input = !W1L89Q & N3_safe_q[18]_lut_out;
N3_safe_q[18] = DFFEA(N3_safe_q[18]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N3L93 = CARRY(N3_safe_q[18] & !N3L73);


--CB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368
--operation mode is normal

CB1L54 = N3_safe_q[21] # N3_safe_q[20] # N3_safe_q[19] # N3_safe_q[18];


--N3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N3_safe_q[4]_carry_eqn = N3L9;
N3_safe_q[4]_lut_out = N3_safe_q[4] $ !N3_safe_q[4]_carry_eqn;
N3_safe_q[4]_reg_input = !W1L89Q & N3_safe_q[4]_lut_out;
N3_safe_q[4] = DFFEA(N3_safe_q[4]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N3L11 = CARRY(N3_safe_q[4] & !N3L9);


--N3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N3_safe_q[3]_carry_eqn = N3L7;
N3_safe_q[3]_lut_out = N3_safe_q[3] $ N3_safe_q[3]_carry_eqn;
N3_safe_q[3]_reg_input = !W1L89Q & N3_safe_q[3]_lut_out;
N3_safe_q[3] = DFFEA(N3_safe_q[3]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N3L9 = CARRY(!N3L7 # !N3_safe_q[3]);


--N3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N3_safe_q[2]_carry_eqn = N3L5;
N3_safe_q[2]_lut_out = N3_safe_q[2] $ !N3_safe_q[2]_carry_eqn;
N3_safe_q[2]_reg_input = !W1L89Q & N3_safe_q[2]_lut_out;
N3_safe_q[2] = DFFEA(N3_safe_q[2]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N3L7 = CARRY(N3_safe_q[2] & !N3L5);


--N3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N3_safe_q[1]_carry_eqn = N3L3;
N3_safe_q[1]_lut_out = N3_safe_q[1] $ N3_safe_q[1]_carry_eqn;
N3_safe_q[1]_reg_input = !W1L89Q & N3_safe_q[1]_lut_out;
N3_safe_q[1] = DFFEA(N3_safe_q[1]_reg_input, KB1__clk0, rst_n, , W1_crc_ena, , );

--N3L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N3L5 = CARRY(!N3L3 # !N3_safe_q[1]);


--CB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369
--operation mode is normal

CB1L64 = N3_safe_q[4] # N3_safe_q[3] # N3_safe_q[2] # N3_safe_q[1];


--CB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370
--operation mode is normal

CB1L74 = N3_safe_q[0] # CB1L44 # CB1L54 # CB1L64;


--CB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371
--operation mode is normal

CB1L84 = CB1L83 # CB1L34 # CB1L74;


--W1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~2
--operation mode is normal

W1L601 = W1L011 & BB1_count[1] & BB1_count[0];


--W1L141Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23
--operation mode is normal

W1L141Q_lut_out = W1L001Q & !W1L831Q;
W1L141Q = DFFEA(W1L141Q_lut_out, KB1__clk0, rst_n, , , , );


--W1L641Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28
--operation mode is normal

W1L641Q_lut_out = W1L731 # W1L341Q & W1L901;
W1L641Q = DFFEA(W1L641Q_lut_out, KB1__clk0, rst_n, , , , );


--M4_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[2]
--operation mode is normal

M4_reg[2]_lut_out = M4_reg[3] & DB1L01Q;
M4_reg[2] = DFFEA(M4_reg[2]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[1]~13
--operation mode is normal

DB1L2 = DB1L21Q & M4_reg[2];


--M4_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[3]
--operation mode is normal

M4_reg[3]_lut_out = DB1L01Q & M4_reg[4];
M4_reg[3] = DFFEA(M4_reg[3]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[2]~12
--operation mode is normal

DB1L3 = DB1L21Q & M4_reg[3];


--P01_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[3]
--operation mode is normal

P01_reg_o[3]_lut_out = DB1L4;
P01_reg_o[3] = DFFEA(P01_reg_o[3]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--X1L26Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20
--operation mode is normal

X1L26Q_lut_out = !X1L86Q & (X1L26Q # C1L6Q);
X1L26Q = DFFEA(X1L26Q_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1]
--operation mode is normal

P4_reg_o[1]_lut_out = P2_reg_o[1] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[1] = DFFEA(P4_reg_o[1]_lut_out, KB1__clk0, rst_n, , , , );


--X1L76Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~25
--operation mode is normal

X1L76Q_lut_out = X1L66Q # EB1L12Q & X1L76Q;
X1L76Q = DFFEA(X1L76Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.calculate_crc~82
--operation mode is normal

X1L63 = X1L34Q & (X1L56Q # X1L76Q);


--BB6_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5]
--operation mode is normal

BB6_count[5]_lut_out = !X1L04Q & !X1L34Q & (BB6L11 # BB6_count[5]);
BB6_count[5] = DFFEA(BB6_count[5]_lut_out, KB1__clk0, rst_n, , , , );


--BB6_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4]
--operation mode is normal

BB6_count[4]_lut_out = BB6L9 & !X1L04Q & !X1L34Q & !BB6_count[5];
BB6_count[4] = DFFEA(BB6_count[4]_lut_out, KB1__clk0, rst_n, , , , );


--BB6_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3]
--operation mode is normal

BB6_count[3]_lut_out = BB6L7 & !X1L04Q & !X1L34Q & !BB6_count[5];
BB6_count[3] = DFFEA(BB6_count[3]_lut_out, KB1__clk0, rst_n, , , , );


--BB6_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2]
--operation mode is normal

BB6_count[2]_lut_out = BB6L5 & !X1L04Q & !X1L34Q & !BB6_count[5];
BB6_count[2] = DFFEA(BB6_count[2]_lut_out, KB1__clk0, rst_n, , , , );


--X1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162
--operation mode is normal

X1L95 = BB6_count[5] # !BB6_count[2] # !BB6_count[3] # !BB6_count[4];


--BB6_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1]
--operation mode is normal

BB6_count[1]_lut_out = BB6L3 & !X1L04Q & !X1L34Q & !BB6_count[5];
BB6_count[1] = DFFEA(BB6_count[1]_lut_out, KB1__clk0, rst_n, , , , );


--BB6_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0]
--operation mode is normal

BB6_count[0]_lut_out = BB6L1 & !X1L04Q & !X1L34Q & !BB6_count[5];
BB6_count[0] = DFFEA(BB6_count[0]_lut_out, KB1__clk0, rst_n, , , , );


--X1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~0
--operation mode is normal

X1L94 = X1L95 # !BB6_count[0] # !BB6_count[1];


--P4_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2]
--operation mode is normal

P4_reg_o[2]_lut_out = P2_reg_o[2] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[2] = DFFEA(P4_reg_o[2]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7]
--operation mode is normal

P4_reg_o[7]_lut_out = P2_reg_o[7] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[7] = DFFEA(P4_reg_o[7]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6]
--operation mode is normal

P4_reg_o[6]_lut_out = P2_reg_o[6] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[6] = DFFEA(P4_reg_o[6]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9]
--operation mode is normal

P4_reg_o[9]_lut_out = P2_reg_o[9] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[9] = DFFEA(P4_reg_o[9]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4]
--operation mode is normal

P4_reg_o[4]_lut_out = P2_reg_o[4] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[4] = DFFEA(P4_reg_o[4]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3]
--operation mode is normal

P4_reg_o[3]_lut_out = P2_reg_o[3] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[3] = DFFEA(P4_reg_o[3]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12]
--operation mode is normal

P4_reg_o[12]_lut_out = P2_reg_o[12] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[12] = DFFEA(P4_reg_o[12]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5]
--operation mode is normal

P4_reg_o[5]_lut_out = P2_reg_o[5] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[5] = DFFEA(P4_reg_o[5]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10]
--operation mode is normal

P4_reg_o[10]_lut_out = P2_reg_o[10] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[10] = DFFEA(P4_reg_o[10]_lut_out, KB1__clk0, rst_n, , , , );


--P4_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11]
--operation mode is normal

P4_reg_o[11]_lut_out = P2_reg_o[11] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[11] = DFFEA(P4_reg_o[11]_lut_out, KB1__clk0, rst_n, , , , );


--CB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6]
--operation mode is normal

CB2_crc_reg[6]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[5]);
CB2_crc_reg[6] = DFFEA(CB2_crc_reg[6]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--X1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.load_next_word~7
--operation mode is normal

X1L83 = !X1L56Q & !X1L76Q;


--BB7L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6
--operation mode is normal

BB7L6 = !N6_safe_q[1] # !N6_safe_q[0];


--BB7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170
--operation mode is normal

BB7L5 = N6_safe_q[13] & (!BB7L6 # !BB7L4) # !X1L26Q;


--X1_word_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena
--operation mode is normal

X1_word_count_ena = X1L46Q # !X1L26Q;


--P3_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24]
--operation mode is normal

P3_reg_o[24]_lut_out = W1L741Q & P9_reg_o[24];
P3_reg_o[24] = DFFEA(P3_reg_o[24]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--Y1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o
--operation mode is normal

Y1_reply_buf_wren_o = Y1L57Q & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~76
--operation mode is normal

Y1L28 = !P2_reg_o[14] & !P2_reg_o[13];


--Y1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9384
--operation mode is normal

Y1L521 = A1L461 & Y1L6 & Y1L28 & !P2_reg_o[15];


--P1_reg_o[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[24]
--operation mode is normal

P1_reg_o[24]_lut_out = Y1L56;
P1_reg_o[24] = DFFEA(P1_reg_o[24]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[24]_PORT_A_data_in = Y1L56;
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = KB1__clk1;
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[24] = U2_q_b[24]_PORT_B_data_out[0];


--Y1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9385
--operation mode is normal

Y1L341 = A1L261 & (Y1L2 & P1_reg_o[24] # !Y1L2 & U2_q_b[24]);


--A1L451 is reduce_nor~27
--operation mode is normal

A1L451 = A1L361 & !Y1L2 & !Y1L3 & !Y1L4;


--P22_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[24]
--operation mode is normal

P22_reg_o[24]_lut_out = Y1L56;
P22_reg_o[24] = DFFEA(P22_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5475
--operation mode is normal

JB1L521 = P12_reg_o[24] & (A1L061 # A1L451 & P22_reg_o[24]) # !P12_reg_o[24] & A1L451 & P22_reg_o[24];


--A1L161 is reduce_nor~34
--operation mode is normal

A1L161 = Y1L2 & Y1L3 & Y1L4 & A1L361;


--A1L651 is reduce_nor~29
--operation mode is normal

A1L651 = Y1L3 & A1L361 & !Y1L2 & !Y1L4;


--P32_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24]
--operation mode is normal

P32_reg_o[24]_lut_out = Y1L56;
P32_reg_o[24] = DFFEA(P32_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--P91_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[24]
--operation mode is normal

P91_reg_o[24]_lut_out = Y1L56;
P91_reg_o[24] = DFFEA(P91_reg_o[24]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5476
--operation mode is normal

JB1L621 = A1L161 & (P91_reg_o[24] # A1L651 & P32_reg_o[24]) # !A1L161 & A1L651 & P32_reg_o[24];


--A1L851 is reduce_nor~31
--operation mode is normal

A1L851 = Y1L4 & A1L361 & !Y1L2 & !Y1L3;


--A1L751 is reduce_nor~30
--operation mode is normal

A1L751 = Y1L2 & Y1L3 & A1L361 & !Y1L4;


--P42_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]
--operation mode is normal

P42_reg_o[24]_lut_out = Y1L56;
P42_reg_o[24] = DFFEA(P42_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24]
--operation mode is normal

P81_reg_o[24]_lut_out = Y1L56;
P81_reg_o[24] = DFFEA(P81_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5477
--operation mode is normal

JB1L721 = A1L851 & (P81_reg_o[24] # A1L751 & P42_reg_o[24]) # !A1L851 & A1L751 & P42_reg_o[24];


--A1L951 is reduce_nor~32
--operation mode is normal

A1L951 = Y1L2 & Y1L4 & A1L361 & !Y1L3;


--A1L551 is reduce_nor~28
--operation mode is normal

A1L551 = Y1L2 & A1L461 & A1L271 & Y1L6;


--P02_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[24]
--operation mode is normal

P02_reg_o[24]_lut_out = Y1L56;
P02_reg_o[24] = DFFEA(P02_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24]
--operation mode is normal

P71_reg_o[24]_lut_out = Y1L56;
P71_reg_o[24] = DFFEA(P71_reg_o[24]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L821 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5478
--operation mode is normal

JB1L821 = A1L951 & (P71_reg_o[24] # A1L551 & P02_reg_o[24]) # !A1L951 & A1L551 & P02_reg_o[24];


--JB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~32
--operation mode is normal

JB1L421 = JB1L521 # JB1L621 # JB1L721 # JB1L821;


--Y1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9386
--operation mode is normal

Y1L441 = Y1L521 & (JB1L421 # Y1L241 & Y1L341) # !Y1L521 & Y1L241 & Y1L341;


--Y1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~6
--operation mode is normal

Y1L38 = N7_safe_q[0] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~7
--operation mode is normal

Y1L48 = N7_safe_q[1] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~8
--operation mode is normal

Y1L58 = N7_safe_q[2] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~9
--operation mode is normal

Y1L68 = N7_safe_q[3] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~10
--operation mode is normal

Y1L78 = N7_safe_q[4] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~11
--operation mode is normal

Y1L88 = N7_safe_q[5] & !P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--X1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~9
--operation mode is normal

X1L1 = N6_safe_q[0] $ N6_safe_q[1];


--X1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~14
--operation mode is normal

X1L2 = N6_safe_q[2] $ (!N6_safe_q[1] # !N6_safe_q[0]);


--X1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~19
--operation mode is normal

X1L4 = N6_safe_q[3] $ (!N6_safe_q[2] & (!N6_safe_q[1] # !N6_safe_q[0]));


--X1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~15
--operation mode is normal

X1L3 = N6_safe_q[2] # N6_safe_q[0] & N6_safe_q[1];


--X1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~24
--operation mode is normal

X1L5 = N6_safe_q[4] $ (!N6_safe_q[3] & !X1L3);


--X1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~29
--operation mode is normal

X1L6 = N6_safe_q[5] $ (!N6_safe_q[3] & !N6_safe_q[4] & !X1L3);


--P5_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25]
--operation mode is normal

P5_reg_o[25]_lut_out = P3_reg_o[25];
P5_reg_o[25] = DFFEA(P5_reg_o[25]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[25]_PORT_A_data_in = Y1L641;
Z2_q_b[25]_PORT_A_data_in_reg = DFFE(Z2_q_b[25]_PORT_A_data_in, Z2_q_b[25]_clock_0, , , );
Z2_q_b[25]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[25]_PORT_A_address_reg = DFFE(Z2_q_b[25]_PORT_A_address, Z2_q_b[25]_clock_0, , , );
Z2_q_b[25]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[25]_PORT_B_address_reg = DFFE(Z2_q_b[25]_PORT_B_address, Z2_q_b[25]_clock_0, , , );
Z2_q_b[25]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[25]_PORT_A_write_enable_reg = DFFE(Z2_q_b[25]_PORT_A_write_enable, Z2_q_b[25]_clock_0, , , );
Z2_q_b[25]_PORT_B_read_enable = VCC;
Z2_q_b[25]_PORT_B_read_enable_reg = DFFE(Z2_q_b[25]_PORT_B_read_enable, Z2_q_b[25]_clock_0, , , );
Z2_q_b[25]_clock_0 = KB1__clk1;
Z2_q_b[25]_PORT_B_data_out = MEMORY(Z2_q_b[25]_PORT_A_data_in_reg, , Z2_q_b[25]_PORT_A_address_reg, Z2_q_b[25]_PORT_B_address_reg, Z2_q_b[25]_PORT_A_write_enable_reg, Z2_q_b[25]_PORT_B_read_enable_reg, , , Z2_q_b[25]_clock_0, , , , , );
Z2_q_b[25] = Z2_q_b[25]_PORT_B_data_out[0];


--M6L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024
--operation mode is normal

M6L44 = M6L53 & (X1L43 & P5_reg_o[25] # !X1L43 & Z2_q_b[25]);


--M6_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

M6_reg[26]_lut_out = M6L25 # M6L35 # M6L43 & P4_reg_o[26];
M6_reg[26] = DFFEA(M6_reg[26]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6025
--operation mode is normal

M6L54 = M6_reg[26] & !X1L04Q & !X1L34Q;


--P4_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25]
--operation mode is normal

P4_reg_o[25]_lut_out = P2_reg_o[25];
P4_reg_o[25] = DFFEA(P4_reg_o[25]_lut_out, KB1__clk0, rst_n, , , , );


--P2_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24]
--operation mode is normal

P2_reg_o[24]_lut_out = W1L741Q & P8_reg_o[24];
P2_reg_o[24] = DFFEA(P2_reg_o[24]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--X1L86Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~26
--operation mode is normal

X1L86Q_lut_out = X1L76Q & !EB1L12Q;
X1L86Q = DFFEA(X1L86Q_lut_out, KB1__clk0, rst_n, , , , );


--X1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~2
--operation mode is normal

X1L73 = X1L44Q & !X1L86Q;


--C1L6Q is dispatch:cmd0|pres_state~23
--operation mode is normal

C1L6Q_lut_out = C1L2 # Y1L47Q & !Y1L57Q & C1L5Q;
C1L6Q = DFFEA(C1L6Q_lut_out, KB1__clk0, rst_n, , , , );


--P51_reg_o[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[27]
--operation mode is normal

P51_reg_o[27]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[5] # !X1L66Q & M6_reg[27];
P51_reg_o[27] = DFFEA(P51_reg_o[27]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[5]
--operation mode is normal

M7_reg[5]_lut_out = M7L81 # M7L41 & EB1L21 & !BB8_count[2];
M7_reg[5] = DFFEA(M7_reg[5]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~274
--operation mode is normal

M7L71 = M7L21 & (P51_reg_o[27] # M7_reg[5] & !FB1L3Q) # !M7L21 & M7_reg[5] & !FB1L3Q;


--P51_reg_o[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[19]
--operation mode is normal

P51_reg_o[19]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[13] # !X1L66Q & M6_reg[19];
P51_reg_o[19] = DFFEA(P51_reg_o[19]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[11]
--operation mode is normal

P51_reg_o[11]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[21] # !X1L66Q & M6_reg[11];
P51_reg_o[11] = DFFEA(P51_reg_o[11]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[3]
--operation mode is normal

P51_reg_o[3]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[29] # !X1L66Q & M6_reg[3];
P51_reg_o[3] = DFFEA(P51_reg_o[3]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~38
--operation mode is normal

EB1L9 = BB8_count[0] & (BB8_count[1] # P51_reg_o[11]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[3];


--EB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~39
--operation mode is normal

EB1L01 = EB1L9 & (P51_reg_o[27] # !BB8_count[1]) # !EB1L9 & P51_reg_o[19] & BB8_count[1];


--CB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22]
--operation mode is normal

CB2_crc_reg[22]_lut_out = CB2_crc_reg[21] & !X1L04Q;
CB2_crc_reg[22] = DFFEA(CB2_crc_reg[22]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

M6_reg[10]_lut_out = M6L45 # M6L55 # M6L43 & P4_reg_o[10];
M6_reg[10] = DFFEA(M6_reg[10]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14]
--operation mode is normal

CB2_crc_reg[14]_lut_out = CB2_crc_reg[13] & !X1L04Q;
CB2_crc_reg[14] = DFFEA(CB2_crc_reg[14]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

M6_reg[18]_lut_out = M6L65 # M6L75 # M6L43 & P4_reg_o[18];
M6_reg[18] = DFFEA(M6_reg[18]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30]
--operation mode is normal

CB2_crc_reg[30]_lut_out = CB2_crc_reg[29] & !X1L04Q;
CB2_crc_reg[30] = DFFEA(CB2_crc_reg[30]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

M6_reg[2]_lut_out = M6L85 # M6L95 # M6L43 & P4_reg_o[2];
M6_reg[2] = DFFEA(M6_reg[2]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17]
--operation mode is normal

P5_reg_o[17]_lut_out = P3_reg_o[17];
P5_reg_o[17] = DFFEA(P5_reg_o[17]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[17]_PORT_A_data_in = Y1L921;
Z2_q_b[17]_PORT_A_data_in_reg = DFFE(Z2_q_b[17]_PORT_A_data_in, Z2_q_b[17]_clock_0, , , );
Z2_q_b[17]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[17]_PORT_A_address_reg = DFFE(Z2_q_b[17]_PORT_A_address, Z2_q_b[17]_clock_0, , , );
Z2_q_b[17]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[17]_PORT_B_address_reg = DFFE(Z2_q_b[17]_PORT_B_address, Z2_q_b[17]_clock_0, , , );
Z2_q_b[17]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[17]_PORT_A_write_enable_reg = DFFE(Z2_q_b[17]_PORT_A_write_enable, Z2_q_b[17]_clock_0, , , );
Z2_q_b[17]_PORT_B_read_enable = VCC;
Z2_q_b[17]_PORT_B_read_enable_reg = DFFE(Z2_q_b[17]_PORT_B_read_enable, Z2_q_b[17]_clock_0, , , );
Z2_q_b[17]_clock_0 = KB1__clk1;
Z2_q_b[17]_PORT_B_data_out = MEMORY(Z2_q_b[17]_PORT_A_data_in_reg, , Z2_q_b[17]_PORT_A_address_reg, Z2_q_b[17]_PORT_B_address_reg, Z2_q_b[17]_PORT_A_write_enable_reg, Z2_q_b[17]_PORT_B_read_enable_reg, , , Z2_q_b[17]_clock_0, , , , , );
Z2_q_b[17] = Z2_q_b[17]_PORT_B_data_out[0];


--M6L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027
--operation mode is normal

M6L64 = M6L53 & (X1L43 & P5_reg_o[17] # !X1L43 & Z2_q_b[17]);


--M6L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6028
--operation mode is normal

M6L74 = M6_reg[18] & !X1L04Q & !X1L34Q;


--P4_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17]
--operation mode is normal

P4_reg_o[17]_lut_out = P2_reg_o[17];
P4_reg_o[17] = DFFEA(P4_reg_o[17]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9]
--operation mode is normal

P5_reg_o[9]_lut_out = P3_reg_o[9];
P5_reg_o[9] = DFFEA(P5_reg_o[9]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[9]_PORT_A_data_in = Y1L211;
Z2_q_b[9]_PORT_A_data_in_reg = DFFE(Z2_q_b[9]_PORT_A_data_in, Z2_q_b[9]_clock_0, , , );
Z2_q_b[9]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[9]_PORT_A_address_reg = DFFE(Z2_q_b[9]_PORT_A_address, Z2_q_b[9]_clock_0, , , );
Z2_q_b[9]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[9]_PORT_B_address_reg = DFFE(Z2_q_b[9]_PORT_B_address, Z2_q_b[9]_clock_0, , , );
Z2_q_b[9]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[9]_PORT_A_write_enable_reg = DFFE(Z2_q_b[9]_PORT_A_write_enable, Z2_q_b[9]_clock_0, , , );
Z2_q_b[9]_PORT_B_read_enable = VCC;
Z2_q_b[9]_PORT_B_read_enable_reg = DFFE(Z2_q_b[9]_PORT_B_read_enable, Z2_q_b[9]_clock_0, , , );
Z2_q_b[9]_clock_0 = KB1__clk1;
Z2_q_b[9]_PORT_B_data_out = MEMORY(Z2_q_b[9]_PORT_A_data_in_reg, , Z2_q_b[9]_PORT_A_address_reg, Z2_q_b[9]_PORT_B_address_reg, Z2_q_b[9]_PORT_A_write_enable_reg, Z2_q_b[9]_PORT_B_read_enable_reg, , , Z2_q_b[9]_clock_0, , , , , );
Z2_q_b[9] = Z2_q_b[9]_PORT_B_data_out[0];


--M6L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030
--operation mode is normal

M6L84 = M6L53 & (X1L43 & P5_reg_o[9] # !X1L43 & Z2_q_b[9]);


--M6L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6031
--operation mode is normal

M6L94 = M6_reg[10] & !X1L04Q & !X1L34Q;


--P5_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1]
--operation mode is normal

P5_reg_o[1]_lut_out = P3_reg_o[1];
P5_reg_o[1] = DFFEA(P5_reg_o[1]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[1]_PORT_A_data_in = Y1L59;
Z2_q_b[1]_PORT_A_data_in_reg = DFFE(Z2_q_b[1]_PORT_A_data_in, Z2_q_b[1]_clock_0, , , );
Z2_q_b[1]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[1]_PORT_A_address_reg = DFFE(Z2_q_b[1]_PORT_A_address, Z2_q_b[1]_clock_0, , , );
Z2_q_b[1]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[1]_PORT_B_address_reg = DFFE(Z2_q_b[1]_PORT_B_address, Z2_q_b[1]_clock_0, , , );
Z2_q_b[1]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[1]_PORT_A_write_enable_reg = DFFE(Z2_q_b[1]_PORT_A_write_enable, Z2_q_b[1]_clock_0, , , );
Z2_q_b[1]_PORT_B_read_enable = VCC;
Z2_q_b[1]_PORT_B_read_enable_reg = DFFE(Z2_q_b[1]_PORT_B_read_enable, Z2_q_b[1]_clock_0, , , );
Z2_q_b[1]_clock_0 = KB1__clk1;
Z2_q_b[1]_PORT_B_data_out = MEMORY(Z2_q_b[1]_PORT_A_data_in_reg, , Z2_q_b[1]_PORT_A_address_reg, Z2_q_b[1]_PORT_B_address_reg, Z2_q_b[1]_PORT_A_write_enable_reg, Z2_q_b[1]_PORT_B_read_enable_reg, , , Z2_q_b[1]_clock_0, , , , , );
Z2_q_b[1] = Z2_q_b[1]_PORT_B_data_out[0];


--M6L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033
--operation mode is normal

M6L05 = M6L53 & (X1L43 & P5_reg_o[1] # !X1L43 & Z2_q_b[1]);


--M6L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6034
--operation mode is normal

M6L15 = M6_reg[2] & !X1L04Q & !X1L34Q;


--P1_reg_o[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[16]
--operation mode is normal

P1_reg_o[16]_lut_out = Y1L75;
P1_reg_o[16] = DFFEA(P1_reg_o[16]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[16]_PORT_A_data_in = Y1L75;
U2_q_b[16]_PORT_A_data_in_reg = DFFE(U2_q_b[16]_PORT_A_data_in, U2_q_b[16]_clock_0, , , );
U2_q_b[16]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[16]_PORT_A_address_reg = DFFE(U2_q_b[16]_PORT_A_address, U2_q_b[16]_clock_0, , , );
U2_q_b[16]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[16]_PORT_B_address_reg = DFFE(U2_q_b[16]_PORT_B_address, U2_q_b[16]_clock_0, , , );
U2_q_b[16]_PORT_A_write_enable = H1L6;
U2_q_b[16]_PORT_A_write_enable_reg = DFFE(U2_q_b[16]_PORT_A_write_enable, U2_q_b[16]_clock_0, , , );
U2_q_b[16]_PORT_B_read_enable = VCC;
U2_q_b[16]_PORT_B_read_enable_reg = DFFE(U2_q_b[16]_PORT_B_read_enable, U2_q_b[16]_clock_0, , , );
U2_q_b[16]_clock_0 = KB1__clk1;
U2_q_b[16]_PORT_B_data_out = MEMORY(U2_q_b[16]_PORT_A_data_in_reg, , U2_q_b[16]_PORT_A_address_reg, U2_q_b[16]_PORT_B_address_reg, U2_q_b[16]_PORT_A_write_enable_reg, U2_q_b[16]_PORT_B_read_enable_reg, , , U2_q_b[16]_clock_0, , , , , );
U2_q_b[16] = U2_q_b[16]_PORT_B_data_out[0];


--Y1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9387
--operation mode is normal

Y1L621 = A1L261 & (Y1L2 & P1_reg_o[16] # !Y1L2 & U2_q_b[16]);


--P22_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[16]
--operation mode is normal

P22_reg_o[16]_lut_out = Y1L75;
P22_reg_o[16] = DFFEA(P22_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5479
--operation mode is normal

JB1L58 = P12_reg_o[16] & (A1L061 # P22_reg_o[16] & A1L451) # !P12_reg_o[16] & P22_reg_o[16] & A1L451;


--P91_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[16]
--operation mode is normal

P91_reg_o[16]_lut_out = Y1L75;
P91_reg_o[16] = DFFEA(P91_reg_o[16]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P32_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16]
--operation mode is normal

P32_reg_o[16]_lut_out = Y1L75;
P32_reg_o[16] = DFFEA(P32_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5480
--operation mode is normal

JB1L68 = P91_reg_o[16] & (A1L161 # P32_reg_o[16] & A1L651) # !P91_reg_o[16] & P32_reg_o[16] & A1L651;


--P81_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16]
--operation mode is normal

P81_reg_o[16]_lut_out = Y1L75;
P81_reg_o[16] = DFFEA(P81_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--P42_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]
--operation mode is normal

P42_reg_o[16]_lut_out = Y1L75;
P42_reg_o[16] = DFFEA(P42_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--JB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5481
--operation mode is normal

JB1L78 = P81_reg_o[16] & (A1L851 # P42_reg_o[16] & A1L751) # !P81_reg_o[16] & P42_reg_o[16] & A1L751;


--P71_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16]
--operation mode is normal

P71_reg_o[16]_lut_out = Y1L75;
P71_reg_o[16] = DFFEA(P71_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--P02_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[16]
--operation mode is normal

P02_reg_o[16]_lut_out = Y1L75;
P02_reg_o[16] = DFFEA(P02_reg_o[16]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--JB1L88 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5482
--operation mode is normal

JB1L88 = P71_reg_o[16] & (A1L951 # P02_reg_o[16] & A1L551) # !P71_reg_o[16] & P02_reg_o[16] & A1L551;


--JB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~41
--operation mode is normal

JB1L48 = JB1L58 # JB1L68 # JB1L78 # JB1L88;


--Y1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9388
--operation mode is normal

Y1L721 = Y1L521 & (JB1L48 # Y1L241 & Y1L621) # !Y1L521 & Y1L241 & Y1L621;


--P2_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16]
--operation mode is normal

P2_reg_o[16]_lut_out = W1L741Q & P8_reg_o[16];
P2_reg_o[16] = DFFEA(P2_reg_o[16]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8]
--operation mode is normal

P3_reg_o[8]_lut_out = W1L741Q & P9_reg_o[8];
P3_reg_o[8] = DFFEA(P3_reg_o[8]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[8]
--operation mode is normal

P1_reg_o[8]_lut_out = Y1L94;
P1_reg_o[8] = DFFEA(P1_reg_o[8]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[8]_PORT_A_data_in = Y1L94;
U2_q_b[8]_PORT_A_data_in_reg = DFFE(U2_q_b[8]_PORT_A_data_in, U2_q_b[8]_clock_0, , , );
U2_q_b[8]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[8]_PORT_A_address_reg = DFFE(U2_q_b[8]_PORT_A_address, U2_q_b[8]_clock_0, , , );
U2_q_b[8]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[8]_PORT_B_address_reg = DFFE(U2_q_b[8]_PORT_B_address, U2_q_b[8]_clock_0, , , );
U2_q_b[8]_PORT_A_write_enable = H1L6;
U2_q_b[8]_PORT_A_write_enable_reg = DFFE(U2_q_b[8]_PORT_A_write_enable, U2_q_b[8]_clock_0, , , );
U2_q_b[8]_PORT_B_read_enable = VCC;
U2_q_b[8]_PORT_B_read_enable_reg = DFFE(U2_q_b[8]_PORT_B_read_enable, U2_q_b[8]_clock_0, , , );
U2_q_b[8]_clock_0 = KB1__clk1;
U2_q_b[8]_PORT_B_data_out = MEMORY(U2_q_b[8]_PORT_A_data_in_reg, , U2_q_b[8]_PORT_A_address_reg, U2_q_b[8]_PORT_B_address_reg, U2_q_b[8]_PORT_A_write_enable_reg, U2_q_b[8]_PORT_B_read_enable_reg, , , U2_q_b[8]_clock_0, , , , , );
U2_q_b[8] = U2_q_b[8]_PORT_B_data_out[0];


--Y1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~9389
--operation mode is normal

Y1L901 = A1L261 & (Y1L2 & P1_reg_o[8] # !Y1L2 & U2_q_b[8]);


--P22_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[8]
--operation mode is normal

P22_reg_o[8]_lut_out = Y1L94;
P22_reg_o[8] = DFFEA(P22_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5483
--operation mode is normal

JB1L54 = P12_reg_o[8] & (A1L061 # A1L451 & P22_reg_o[8]) # !P12_reg_o[8] & A1L451 & P22_reg_o[8];


--P32_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]
--operation mode is normal

P32_reg_o[8]_lut_out = Y1L94;
P32_reg_o[8] = DFFEA(P32_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--P91_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[8]
--operation mode is normal

P91_reg_o[8]_lut_out = Y1L94;
P91_reg_o[8] = DFFEA(P91_reg_o[8]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5484
--operation mode is normal

JB1L64 = A1L161 & (P91_reg_o[8] # A1L651 & P32_reg_o[8]) # !A1L161 & A1L651 & P32_reg_o[8];


--P42_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]
--operation mode is normal

P42_reg_o[8]_lut_out = Y1L94;
P42_reg_o[8] = DFFEA(P42_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]
--operation mode is normal

P81_reg_o[8]_lut_out = Y1L94;
P81_reg_o[8] = DFFEA(P81_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5485
--operation mode is normal

JB1L74 = A1L851 & (P81_reg_o[8] # A1L751 & P42_reg_o[8]) # !A1L851 & A1L751 & P42_reg_o[8];


--P02_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[8]
--operation mode is normal

P02_reg_o[8]_lut_out = Y1L94;
P02_reg_o[8] = DFFEA(P02_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8]
--operation mode is normal

P71_reg_o[8]_lut_out = Y1L94;
P71_reg_o[8] = DFFEA(P71_reg_o[8]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L84 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5486
--operation mode is normal

JB1L84 = A1L951 & (P71_reg_o[8] # A1L551 & P02_reg_o[8]) # !A1L951 & A1L551 & P02_reg_o[8];


--JB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~50
--operation mode is normal

JB1L44 = JB1L54 # JB1L64 # JB1L74 # JB1L84;


--Y1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~9390
--operation mode is normal

Y1L011 = Y1L521 & (JB1L44 # Y1L241 & Y1L901) # !Y1L521 & Y1L241 & Y1L901;


--P3_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0]
--operation mode is normal

P3_reg_o[0]_lut_out = W1L741Q & P9_reg_o[0];
P3_reg_o[0] = DFFEA(P3_reg_o[0]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[0]
--operation mode is normal

P1_reg_o[0]_lut_out = Y1L14;
P1_reg_o[0] = DFFEA(P1_reg_o[0]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[0]_PORT_A_data_in = Y1L14;
U2_q_b[0]_PORT_A_data_in_reg = DFFE(U2_q_b[0]_PORT_A_data_in, U2_q_b[0]_clock_0, , , );
U2_q_b[0]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[0]_PORT_A_address_reg = DFFE(U2_q_b[0]_PORT_A_address, U2_q_b[0]_clock_0, , , );
U2_q_b[0]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[0]_PORT_B_address_reg = DFFE(U2_q_b[0]_PORT_B_address, U2_q_b[0]_clock_0, , , );
U2_q_b[0]_PORT_A_write_enable = H1L6;
U2_q_b[0]_PORT_A_write_enable_reg = DFFE(U2_q_b[0]_PORT_A_write_enable, U2_q_b[0]_clock_0, , , );
U2_q_b[0]_PORT_B_read_enable = VCC;
U2_q_b[0]_PORT_B_read_enable_reg = DFFE(U2_q_b[0]_PORT_B_read_enable, U2_q_b[0]_clock_0, , , );
U2_q_b[0]_clock_0 = KB1__clk1;
U2_q_b[0]_PORT_B_data_out = MEMORY(U2_q_b[0]_PORT_A_data_in_reg, , U2_q_b[0]_PORT_A_address_reg, U2_q_b[0]_PORT_B_address_reg, U2_q_b[0]_PORT_A_write_enable_reg, U2_q_b[0]_PORT_B_read_enable_reg, , , U2_q_b[0]_clock_0, , , , , );
U2_q_b[0] = U2_q_b[0]_PORT_B_data_out[0];


--Y1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9391
--operation mode is normal

Y1L98 = A1L261 & (Y1L2 & P1_reg_o[0] # !Y1L2 & U2_q_b[0]);


--E1L11Q is leds:leds_slave|pres_state~22
--operation mode is normal

E1L11Q_lut_out = E1L31 & !E1L9Q & (!Y1L97 # !Y1L57Q);
E1L11Q = DFFEA(E1L11Q_lut_out, KB1__clk0, rst_n, , , , );


--Y1L09 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9392
--operation mode is normal

Y1L09 = E1L31 & Y1L28 & E1L11Q & !P2_reg_o[15];


--Y1L19 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9393
--operation mode is normal

Y1L19 = E1_led_data[0] & (Y1L09 # Y1L241 & Y1L98) # !E1_led_data[0] & Y1L241 & Y1L98;


--P22_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[0]
--operation mode is normal

P22_reg_o[0]_lut_out = Y1L14;
P22_reg_o[0] = DFFEA(P22_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5487
--operation mode is normal

JB1L5 = P12_reg_o[0] & (A1L061 # A1L451 & P22_reg_o[0]) # !P12_reg_o[0] & A1L451 & P22_reg_o[0];


--P32_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0]
--operation mode is normal

P32_reg_o[0]_lut_out = Y1L14;
P32_reg_o[0] = DFFEA(P32_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--P91_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[0]
--operation mode is normal

P91_reg_o[0]_lut_out = Y1L14;
P91_reg_o[0] = DFFEA(P91_reg_o[0]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5488
--operation mode is normal

JB1L6 = A1L161 & (P91_reg_o[0] # A1L651 & P32_reg_o[0]) # !A1L161 & A1L651 & P32_reg_o[0];


--P42_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0]
--operation mode is normal

P42_reg_o[0]_lut_out = Y1L14;
P42_reg_o[0] = DFFEA(P42_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]
--operation mode is normal

P81_reg_o[0]_lut_out = Y1L14;
P81_reg_o[0] = DFFEA(P81_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5489
--operation mode is normal

JB1L7 = A1L851 & (P81_reg_o[0] # A1L751 & P42_reg_o[0]) # !A1L851 & A1L751 & P42_reg_o[0];


--P02_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[0]
--operation mode is normal

P02_reg_o[0]_lut_out = Y1L14;
P02_reg_o[0] = DFFEA(P02_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]
--operation mode is normal

P71_reg_o[0]_lut_out = Y1L14;
P71_reg_o[0] = DFFEA(P71_reg_o[0]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L8 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5490
--operation mode is normal

JB1L8 = A1L951 & (P71_reg_o[0] # A1L551 & P02_reg_o[0]) # !A1L951 & A1L551 & P02_reg_o[0];


--JB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~86
--operation mode is normal

JB1L4 = JB1L5 # JB1L6 # JB1L7 # JB1L8;


--Y1L29 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9394
--operation mode is normal

Y1L29 = Y1L19 # Y1L521 & JB1L4;


--M2_reg[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10]
--operation mode is normal

M2_reg[10]_lut_out = M2_reg[9] & (U1_q_b[10] # J2L1Q) # !M2_reg[9] & U1_q_b[10] & !J2L1Q;
M2_reg[10] = DFFEA(M2_reg[10]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[11]_PORT_A_data_in = Y1L25;
U1_q_b[11]_PORT_A_data_in_reg = DFFE(U1_q_b[11]_PORT_A_data_in, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[11]_PORT_A_address_reg = DFFE(U1_q_b[11]_PORT_A_address, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[11]_PORT_B_address_reg = DFFE(U1_q_b[11]_PORT_B_address, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_A_write_enable = H1L6;
U1_q_b[11]_PORT_A_write_enable_reg = DFFE(U1_q_b[11]_PORT_A_write_enable, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_B_read_enable = VCC;
U1_q_b[11]_PORT_B_read_enable_reg = DFFE(U1_q_b[11]_PORT_B_read_enable, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_clock_0 = KB1__clk1;
U1_q_b[11]_PORT_B_data_out = MEMORY(U1_q_b[11]_PORT_A_data_in_reg, , U1_q_b[11]_PORT_A_address_reg, U1_q_b[11]_PORT_B_address_reg, U1_q_b[11]_PORT_A_write_enable_reg, U1_q_b[11]_PORT_B_read_enable_reg, , , U1_q_b[11]_clock_0, , , , , );
U1_q_b[11] = U1_q_b[11]_PORT_B_data_out[0];


--P11_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[6]
--operation mode is normal

P11_reg_o[6]_lut_out = DB1L7;
P11_reg_o[6] = DFFEA(P11_reg_o[6]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--W1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena
--operation mode is normal

W1_crc_ena = W1L89Q # W1L99Q;


--W1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~69
--operation mode is normal

W1L131 = W1L241Q & (W1L331 & !W1L231 # !W1L801) # !W1L241Q & W1L331 & !W1L231;


--W1L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18
--operation mode is normal

W1L631 = W1L741Q # W1L841Q # !W1L001Q & !W1L831Q;


--W1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~4
--operation mode is normal

W1L531 = W1L141Q & !BB3_count;


--W1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3
--operation mode is normal

W1L701 = P8_reg_o[15] # P8_reg_o[14] # P8_reg_o[13];


--W1L941 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~17
--operation mode is normal

W1L941 = N4_safe_q[4] $ (P8_reg_o[4] & W1L701);


--W1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~376
--operation mode is normal

W1L421 = W1L941 # N4_safe_q[10] $ (P8_reg_o[10] & W1L701);


--W1L351 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~22
--operation mode is normal

W1L351 = N4_safe_q[9] $ (P8_reg_o[9] & W1L701);


--W1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~377
--operation mode is normal

W1L521 = W1L351 # N4_safe_q[1] $ (P8_reg_o[1] & W1L701);


--W1L251 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~21
--operation mode is normal

W1L251 = N4_safe_q[8] $ (P8_reg_o[8] & W1L701);


--W1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~378
--operation mode is normal

W1L621 = W1L251 # N4_safe_q[3] $ (P8_reg_o[3] & W1L701);


--W1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~18
--operation mode is normal

W1L051 = N4_safe_q[5] $ (P8_reg_o[5] & W1L701);


--W1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~379
--operation mode is normal

W1L721 = W1L051 # N4_safe_q[0] $ (P8_reg_o[0] & W1L701);


--W1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~380
--operation mode is normal

W1L821 = W1L421 # W1L521 # W1L621 # W1L721;


--W1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~19
--operation mode is normal

W1L151 = N4_safe_q[6] $ (P8_reg_o[6] & W1L701);


--W1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~381
--operation mode is normal

W1L921 = W1L151 # N4_safe_q[7] $ (P8_reg_o[7] & W1L701);


--W1L451 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24
--operation mode is normal

W1L451 = N4_safe_q[11] $ (P8_reg_o[11] & W1L701);


--W1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~382
--operation mode is normal

W1L031 = W1L451 # N4_safe_q[2] $ (P8_reg_o[2] & W1L701);


--W1L551 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25
--operation mode is normal

W1L551 = N4_safe_q[12] $ (P8_reg_o[12] & W1L701);


--W1L901 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~10
--operation mode is normal

W1L901 = W1L821 # W1L921 # W1L031 # W1L551;


--M4_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[8]
--operation mode is normal

M4_reg[8]_lut_out = DB1L01Q & M4_reg[9];
M4_reg[8] = DFFEA(M4_reg[8]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[7]~15
--operation mode is normal

DB1L8 = DB1L21Q & M4_reg[8];


--AB1_byte1_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte1_ld
--operation mode is normal

AB1_byte1_ld = AB1L9Q & BB4_count[0] & !BB4_count[2] & !BB4_count[1];


--P11_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[5]
--operation mode is normal

P11_reg_o[5]_lut_out = DB1L6;
P11_reg_o[5] = DFFEA(P11_reg_o[5]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P11_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[4]
--operation mode is normal

P11_reg_o[4]_lut_out = DB1L5;
P11_reg_o[4] = DFFEA(P11_reg_o[4]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P11_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[3]
--operation mode is normal

P11_reg_o[3]_lut_out = DB1L4;
P11_reg_o[3] = DFFEA(P11_reg_o[3]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P11_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[2]
--operation mode is normal

P11_reg_o[2]_lut_out = DB1L3;
P11_reg_o[2] = DFFEA(P11_reg_o[2]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P11_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[1]
--operation mode is normal

P11_reg_o[1]_lut_out = DB1L2;
P11_reg_o[1] = DFFEA(P11_reg_o[1]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P11_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[0]
--operation mode is normal

P11_reg_o[0]_lut_out = DB1L1;
P11_reg_o[0] = DFFEA(P11_reg_o[0]_lut_out, KB1__clk0, rst_n, , AB1_byte1_ld, , );


--P01_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[7]
--operation mode is normal

P01_reg_o[7]_lut_out = DB1L8;
P01_reg_o[7] = DFFEA(P01_reg_o[7]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--P01_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[6]
--operation mode is normal

P01_reg_o[6]_lut_out = DB1L7;
P01_reg_o[6] = DFFEA(P01_reg_o[6]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--P01_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[5]
--operation mode is normal

P01_reg_o[5]_lut_out = DB1L6;
P01_reg_o[5] = DFFEA(P01_reg_o[5]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--P01_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[4]
--operation mode is normal

P01_reg_o[4]_lut_out = DB1L5;
P01_reg_o[4] = DFFEA(P01_reg_o[4]_lut_out, KB1__clk0, rst_n, , AB1_byte0_ld, , );


--M1_reg[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[10]
--operation mode is normal

M1_reg[10]_lut_out = M1_reg[9] & (P1_reg_o[10] # J1L1Q) # !M1_reg[9] & P1_reg_o[10] & !J1L1Q;
M1_reg[10] = DFFEA(M1_reg[10]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[11]
--operation mode is normal

P1_reg_o[11]_lut_out = Y1L25;
P1_reg_o[11] = DFFEA(P1_reg_o[11]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--BB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5
--operation mode is arithmetic

BB1L9_carry_eqn = BB1L8;
BB1L9 = BB1_count[4] $ !BB1L9_carry_eqn;

--BB1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

BB1L01 = CARRY(BB1_count[4] & !BB1L8);


--BB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4
--operation mode is arithmetic

BB1L7_carry_eqn = BB1L6;
BB1L7 = BB1_count[3] $ BB1L7_carry_eqn;

--BB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

BB1L8 = CARRY(!BB1L6 # !BB1_count[3]);


--BB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3
--operation mode is arithmetic

BB1L5_carry_eqn = BB1L4;
BB1L5 = BB1_count[2] $ !BB1L5_carry_eqn;

--BB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

BB1L6 = CARRY(BB1_count[2] & !BB1L4);


--BB1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6
--operation mode is normal

BB1L11_carry_eqn = BB1L01;
BB1L11 = BB1_count[5] $ BB1L11_carry_eqn;


--BB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2
--operation mode is arithmetic

BB1L3_carry_eqn = BB1L2;
BB1L3 = BB1_count[1] $ BB1L3_carry_eqn;

--BB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

BB1L4 = CARRY(!BB1L2 # !BB1_count[1]);


--BB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1
--operation mode is arithmetic

BB1L1 = !BB1_count[0];

--BB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

BB1L2 = CARRY(BB1_count[0]);


--DB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~20
--operation mode is normal

DB1L01Q_lut_out = DB1L21Q & !AB1L01Q & (DB1L01Q # !lvds_cmd) # !DB1L21Q & (DB1L01Q # !lvds_cmd);
DB1L01Q = DFFEA(DB1L01Q_lut_out, KB1__clk2, rst_n, , , , );


--BB5_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[5]
--operation mode is normal

BB5_count[5]_lut_out = BB5L11 & DB1L01Q & BB5L22;
BB5_count[5] = DFFEA(BB5_count[5]_lut_out, KB1__clk2, rst_n, , , , );


--BB5_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[4]
--operation mode is normal

BB5_count[4]_lut_out = DB1L01Q & (BB5L9 # !BB5L22);
BB5_count[4] = DFFEA(BB5_count[4]_lut_out, KB1__clk2, rst_n, , , , );


--BB5_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[6]
--operation mode is normal

BB5_count[6]_lut_out = DB1L01Q & (BB5L31 # !BB5L22);
BB5_count[6] = DFFEA(BB5_count[6]_lut_out, KB1__clk2, rst_n, , , , );


--BB5L22 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|LessThan~26
--operation mode is normal

BB5L22 = !BB5_count[5] & !BB5_count[4] # !BB5_count[6];


--BB5_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[1]
--operation mode is normal

BB5_count[1]_lut_out = BB5L3 & DB1L01Q & BB5L22;
BB5_count[1] = DFFEA(BB5_count[1]_lut_out, KB1__clk2, rst_n, , , , );


--BB5_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[0]
--operation mode is normal

BB5_count[0]_lut_out = BB5L1 & DB1L01Q & BB5L22;
BB5_count[0] = DFFEA(BB5_count[0]_lut_out, KB1__clk2, rst_n, , , , );


--BB5_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[2]
--operation mode is normal

BB5_count[2]_lut_out = BB5L5 & DB1L01Q & BB5L22;
BB5_count[2] = DFFEA(BB5_count[2]_lut_out, KB1__clk2, rst_n, , , , );


--DB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|data_buf_ena~14
--operation mode is normal

DB1L9 = BB5L22 & BB5_count[1] & BB5_count[0] & !BB5_count[2];


--DB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~21
--operation mode is normal

DB1L11Q_lut_out = DB1L11Q & (DB1L31 # !DB1L01Q & !lvds_cmd) # !DB1L11Q & !DB1L01Q & !lvds_cmd;
DB1L11Q = DFFEA(DB1L11Q_lut_out, KB1__clk2, rst_n, , , , );


--AB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22
--operation mode is normal

AB1L01Q_lut_out = AB1L9Q;
AB1L01Q = DFFEA(AB1L01Q_lut_out, KB1__clk0, rst_n, , , , );


--DB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~45
--operation mode is normal

DB1L41 = BB5_count[2] # BB5_count[1] # BB5_count[0] # !BB5_count[6];


--BB5_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[3]
--operation mode is normal

BB5_count[3]_lut_out = BB5L7 & DB1L01Q & BB5L22;
BB5_count[3] = DFFEA(BB5_count[3]_lut_out, KB1__clk2, rst_n, , , , );


--DB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~10
--operation mode is normal

DB1L31 = BB5_count[5] # DB1L41 # BB5_count[3] # !BB5_count[4];


--AB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~23
--operation mode is normal

AB1L11Q_lut_out = AB1L11Q & (AB1L01Q & !AB1L6 # !DB1L21Q) # !AB1L11Q & AB1L01Q & !AB1L6;
AB1L11Q = DFFEA(AB1L11Q_lut_out, KB1__clk0, rst_n, , , , );


--AB1L8Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20
--operation mode is normal

AB1L8Q_lut_out = AB1L21Q & AB1L7 & (DB1L21Q # AB1L8Q) # !AB1L21Q & (DB1L21Q # AB1L8Q);
AB1L8Q = DFFEA(AB1L8Q_lut_out, KB1__clk0, rst_n, , , , );


--AB1_byte_count_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte_count_ena
--operation mode is normal

AB1_byte_count_ena = AB1L9Q # !AB1L8Q;


--AB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.done~9
--operation mode is normal

AB1L6 = BB4_count[2] & !BB4_count[1] & !BB4_count[0];


--AB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.done~10
--operation mode is normal

AB1L7 = !W1L89Q & !W1L301Q & !W1L101Q;


--M4_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[7]
--operation mode is normal

M4_reg[7]_lut_out = M4_reg[8] & DB1L01Q;
M4_reg[7] = DFFEA(M4_reg[7]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[6]~8
--operation mode is normal

DB1L7 = DB1L21Q & M4_reg[7];


--AB1_byte3_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte3_ld
--operation mode is normal

AB1_byte3_ld = AB1L9Q & BB4_count[1] & BB4_count[0] & !BB4_count[2];


--M4_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[5]
--operation mode is normal

M4_reg[5]_lut_out = DB1L01Q & M4_reg[6];
M4_reg[5] = DFFEA(M4_reg[5]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[4]~10
--operation mode is normal

DB1L5 = DB1L21Q & M4_reg[5];


--M4_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[6]
--operation mode is normal

M4_reg[6]_lut_out = DB1L01Q & M4_reg[7];
M4_reg[6] = DFFEA(M4_reg[6]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[5]~9
--operation mode is normal

DB1L6 = DB1L21Q & M4_reg[6];


--M4_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[4]
--operation mode is normal

M4_reg[4]_lut_out = DB1L01Q & M4_reg[5];
M4_reg[4] = DFFEA(M4_reg[4]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--DB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[3]~11
--operation mode is normal

DB1L4 = DB1L21Q & M4_reg[4];


--AB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte2_ld~19
--operation mode is normal

AB1L3 = AB1L9Q & BB4_count[1] & !BB4_count[2] & !BB4_count[0];


--P7_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0]
--operation mode is normal

P7_reg_o[0]_lut_out = P01_reg_o[0] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[0] = DFFEA(P7_reg_o[0]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1]
--operation mode is normal

P7_reg_o[1]_lut_out = P01_reg_o[1] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[1] = DFFEA(P7_reg_o[1]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2]
--operation mode is normal

P7_reg_o[2]_lut_out = P01_reg_o[2] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[2] = DFFEA(P7_reg_o[2]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7]
--operation mode is normal

P7_reg_o[7]_lut_out = P01_reg_o[7] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[7] = DFFEA(P7_reg_o[7]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6]
--operation mode is normal

P7_reg_o[6]_lut_out = P01_reg_o[6] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[6] = DFFEA(P7_reg_o[6]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9]
--operation mode is normal

P7_reg_o[9]_lut_out = P11_reg_o[1] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[9] = DFFEA(P7_reg_o[9]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4]
--operation mode is normal

P7_reg_o[4]_lut_out = P01_reg_o[4] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[4] = DFFEA(P7_reg_o[4]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3]
--operation mode is normal

P7_reg_o[3]_lut_out = P01_reg_o[3] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[3] = DFFEA(P7_reg_o[3]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12]
--operation mode is normal

P7_reg_o[12]_lut_out = P11_reg_o[4] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[12] = DFFEA(P7_reg_o[12]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5]
--operation mode is normal

P7_reg_o[5]_lut_out = P01_reg_o[5] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[5] = DFFEA(P7_reg_o[5]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10]
--operation mode is normal

P7_reg_o[10]_lut_out = P11_reg_o[2] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[10] = DFFEA(P7_reg_o[10]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11]
--operation mode is normal

P7_reg_o[11]_lut_out = P11_reg_o[3] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[11] = DFFEA(P7_reg_o[11]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--P7_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8]
--operation mode is normal

P7_reg_o[8]_lut_out = P11_reg_o[0] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[8] = DFFEA(P7_reg_o[8]_lut_out, KB1__clk0, rst_n, , W1L89Q, , );


--W1L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~47
--operation mode is normal

W1L731 = W1L641Q & (W1L441Q & !W1L59 # !W1L001Q) # !W1L641Q & W1L441Q & !W1L59;


--BB6L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6
--operation mode is normal

BB6L11_carry_eqn = BB6L01;
BB6L11 = BB6_count[5] $ BB6L11_carry_eqn;


--BB6L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5
--operation mode is arithmetic

BB6L9_carry_eqn = BB6L8;
BB6L9 = BB6_count[4] $ !BB6L9_carry_eqn;

--BB6L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

BB6L01 = CARRY(BB6_count[4] & !BB6L8);


--BB6L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4
--operation mode is arithmetic

BB6L7_carry_eqn = BB6L6;
BB6L7 = BB6_count[3] $ BB6L7_carry_eqn;

--BB6L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

BB6L8 = CARRY(!BB6L6 # !BB6_count[3]);


--BB6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3
--operation mode is arithmetic

BB6L5_carry_eqn = BB6L4;
BB6L5 = BB6_count[2] $ !BB6L5_carry_eqn;

--BB6L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

BB6L6 = CARRY(BB6_count[2] & !BB6L4);


--BB6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2
--operation mode is arithmetic

BB6L3_carry_eqn = BB6L2;
BB6L3 = BB6_count[1] $ BB6L3_carry_eqn;

--BB6L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

BB6L4 = CARRY(!BB6L2 # !BB6_count[1]);


--BB6L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1
--operation mode is arithmetic

BB6L1 = !BB6_count[0];

--BB6L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

BB6L2 = CARRY(BB6_count[0]);


--CB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5]
--operation mode is normal

CB2_crc_reg[5]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[4]);
CB2_crc_reg[5] = DFFEA(CB2_crc_reg[5]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--JB1L291 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~1
--operation mode is normal

JB1L291 = JB1L3Q & A1L451;


--JB1L391 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3
--operation mode is normal

JB1L391 = JB1L3Q & A1L651;


--HB1L2Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21
--operation mode is normal

HB1L2Q_lut_out = HB1L11;
HB1L2Q = DFFEA(HB1L2Q_lut_out, KB1__clk0, rst_n, , , , );


--JB1L661 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~280
--operation mode is normal

JB1L661 = P91_reg_o[16] # P91_reg_o[8] # P91_reg_o[0] # P91_reg_o[24];


--P91_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[17]
--operation mode is normal

P91_reg_o[17]_lut_out = Y1L85;
P91_reg_o[17] = DFFEA(P91_reg_o[17]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[9]
--operation mode is normal

P91_reg_o[9]_lut_out = Y1L05;
P91_reg_o[9] = DFFEA(P91_reg_o[9]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[1]
--operation mode is normal

P91_reg_o[1]_lut_out = Y1L24;
P91_reg_o[1] = DFFEA(P91_reg_o[1]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[25]
--operation mode is normal

P91_reg_o[25]_lut_out = Y1L66;
P91_reg_o[25] = DFFEA(P91_reg_o[25]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L761 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~281
--operation mode is normal

JB1L761 = P91_reg_o[17] # P91_reg_o[9] # P91_reg_o[1] # P91_reg_o[25];


--P91_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[30]
--operation mode is normal

P91_reg_o[30]_lut_out = Y1L17;
P91_reg_o[30] = DFFEA(P91_reg_o[30]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[29]
--operation mode is normal

P91_reg_o[29]_lut_out = Y1L07;
P91_reg_o[29] = DFFEA(P91_reg_o[29]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[28]
--operation mode is normal

P91_reg_o[28]_lut_out = Y1L96;
P91_reg_o[28] = DFFEA(P91_reg_o[28]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[27]
--operation mode is normal

P91_reg_o[27]_lut_out = Y1L86;
P91_reg_o[27] = DFFEA(P91_reg_o[27]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L861 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~282
--operation mode is normal

JB1L861 = P91_reg_o[30] # P91_reg_o[29] # P91_reg_o[28] # P91_reg_o[27];


--P91_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[26]
--operation mode is normal

P91_reg_o[26]_lut_out = Y1L76;
P91_reg_o[26] = DFFEA(P91_reg_o[26]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[23]
--operation mode is normal

P91_reg_o[23]_lut_out = Y1L46;
P91_reg_o[23] = DFFEA(P91_reg_o[23]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[22]
--operation mode is normal

P91_reg_o[22]_lut_out = Y1L36;
P91_reg_o[22] = DFFEA(P91_reg_o[22]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[21]
--operation mode is normal

P91_reg_o[21]_lut_out = Y1L26;
P91_reg_o[21] = DFFEA(P91_reg_o[21]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L961 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~283
--operation mode is normal

JB1L961 = P91_reg_o[26] # P91_reg_o[23] # P91_reg_o[22] # P91_reg_o[21];


--JB1L071 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~284
--operation mode is normal

JB1L071 = JB1L661 # JB1L761 # JB1L861 # JB1L961;


--P91_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[20]
--operation mode is normal

P91_reg_o[20]_lut_out = Y1L16;
P91_reg_o[20] = DFFEA(P91_reg_o[20]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[19]
--operation mode is normal

P91_reg_o[19]_lut_out = Y1L06;
P91_reg_o[19] = DFFEA(P91_reg_o[19]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L171 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~285
--operation mode is normal

JB1L171 = P91_reg_o[20] # P91_reg_o[19];


--P91_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[18]
--operation mode is normal

P91_reg_o[18]_lut_out = Y1L95;
P91_reg_o[18] = DFFEA(P91_reg_o[18]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[15]
--operation mode is normal

P91_reg_o[15]_lut_out = Y1L65;
P91_reg_o[15] = DFFEA(P91_reg_o[15]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[14]
--operation mode is normal

P91_reg_o[14]_lut_out = Y1L55;
P91_reg_o[14] = DFFEA(P91_reg_o[14]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[13]
--operation mode is normal

P91_reg_o[13]_lut_out = Y1L45;
P91_reg_o[13] = DFFEA(P91_reg_o[13]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[12]
--operation mode is normal

P91_reg_o[12]_lut_out = Y1L35;
P91_reg_o[12] = DFFEA(P91_reg_o[12]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[11]
--operation mode is normal

P91_reg_o[11]_lut_out = Y1L25;
P91_reg_o[11] = DFFEA(P91_reg_o[11]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L271 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~286
--operation mode is normal

JB1L271 = P91_reg_o[14] # P91_reg_o[13] # P91_reg_o[12] # P91_reg_o[11];


--JB1L371 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~287
--operation mode is normal

JB1L371 = JB1L171 # P91_reg_o[18] # P91_reg_o[15] # JB1L271;


--P91_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[10]
--operation mode is normal

P91_reg_o[10]_lut_out = Y1L15;
P91_reg_o[10] = DFFEA(P91_reg_o[10]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[7]
--operation mode is normal

P91_reg_o[7]_lut_out = Y1L84;
P91_reg_o[7] = DFFEA(P91_reg_o[7]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[6]
--operation mode is normal

P91_reg_o[6]_lut_out = Y1L74;
P91_reg_o[6] = DFFEA(P91_reg_o[6]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[5]
--operation mode is normal

P91_reg_o[5]_lut_out = Y1L64;
P91_reg_o[5] = DFFEA(P91_reg_o[5]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L471 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288
--operation mode is normal

JB1L471 = P91_reg_o[10] # P91_reg_o[7] # P91_reg_o[6] # P91_reg_o[5];


--P91_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[4]
--operation mode is normal

P91_reg_o[4]_lut_out = Y1L54;
P91_reg_o[4] = DFFEA(P91_reg_o[4]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[3]
--operation mode is normal

P91_reg_o[3]_lut_out = Y1L44;
P91_reg_o[3] = DFFEA(P91_reg_o[3]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[2]
--operation mode is normal

P91_reg_o[2]_lut_out = Y1L34;
P91_reg_o[2] = DFFEA(P91_reg_o[2]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--P91_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[31]
--operation mode is normal

P91_reg_o[31]_lut_out = Y1L27;
P91_reg_o[31] = DFFEA(P91_reg_o[31]_lut_out, KB1__clk1, !JB1_init_window_rst, , JB1L671, , );


--JB1L571 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289
--operation mode is normal

JB1L571 = P91_reg_o[4] # P91_reg_o[3] # P91_reg_o[2] # P91_reg_o[31];


--JB1_init_window_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o
--operation mode is normal

JB1_init_window_req_o = JB1L071 # JB1L371 # JB1L471 # JB1L571;


--JB1_init_window_rst is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_rst
--operation mode is normal

JB1_init_window_rst = HB1L2Q & JB1_init_window_req_o # !rst_n;


--JB1L671 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_wren~8
--operation mode is normal

JB1L671 = JB1L3Q & A1L161;


--JB1L491 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4
--operation mode is normal

JB1L491 = JB1L3Q & A1L751;


--JB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~5
--operation mode is normal

JB1L461 = JB1L3Q & A1L851;


--JB1L971 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2
--operation mode is normal

JB1L971 = JB1L3Q & A1L551;


--JB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6
--operation mode is normal

JB1L1 = JB1L3Q & A1L951;


--P3_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25]
--operation mode is normal

P3_reg_o[25]_lut_out = W1L741Q & P9_reg_o[25];
P3_reg_o[25] = DFFEA(P3_reg_o[25]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[25]
--operation mode is normal

P1_reg_o[25]_lut_out = Y1L66;
P1_reg_o[25] = DFFEA(P1_reg_o[25]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[25]_PORT_A_data_in = Y1L66;
U2_q_b[25]_PORT_A_data_in_reg = DFFE(U2_q_b[25]_PORT_A_data_in, U2_q_b[25]_clock_0, , , );
U2_q_b[25]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[25]_PORT_A_address_reg = DFFE(U2_q_b[25]_PORT_A_address, U2_q_b[25]_clock_0, , , );
U2_q_b[25]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[25]_PORT_B_address_reg = DFFE(U2_q_b[25]_PORT_B_address, U2_q_b[25]_clock_0, , , );
U2_q_b[25]_PORT_A_write_enable = H1L6;
U2_q_b[25]_PORT_A_write_enable_reg = DFFE(U2_q_b[25]_PORT_A_write_enable, U2_q_b[25]_clock_0, , , );
U2_q_b[25]_PORT_B_read_enable = VCC;
U2_q_b[25]_PORT_B_read_enable_reg = DFFE(U2_q_b[25]_PORT_B_read_enable, U2_q_b[25]_clock_0, , , );
U2_q_b[25]_clock_0 = KB1__clk1;
U2_q_b[25]_PORT_B_data_out = MEMORY(U2_q_b[25]_PORT_A_data_in_reg, , U2_q_b[25]_PORT_A_address_reg, U2_q_b[25]_PORT_B_address_reg, U2_q_b[25]_PORT_A_write_enable_reg, U2_q_b[25]_PORT_B_read_enable_reg, , , U2_q_b[25]_clock_0, , , , , );
U2_q_b[25] = U2_q_b[25]_PORT_B_data_out[0];


--Y1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~9395
--operation mode is normal

Y1L541 = A1L261 & (Y1L2 & P1_reg_o[25] # !Y1L2 & U2_q_b[25]);


--P22_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[25]
--operation mode is normal

P22_reg_o[25]_lut_out = Y1L66;
P22_reg_o[25] = DFFEA(P22_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5491
--operation mode is normal

JB1L031 = P12_reg_o[25] & (A1L061 # A1L451 & P22_reg_o[25]) # !P12_reg_o[25] & A1L451 & P22_reg_o[25];


--P32_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25]
--operation mode is normal

P32_reg_o[25]_lut_out = Y1L66;
P32_reg_o[25] = DFFEA(P32_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5492
--operation mode is normal

JB1L131 = A1L161 & (P91_reg_o[25] # A1L651 & P32_reg_o[25]) # !A1L161 & A1L651 & P32_reg_o[25];


--P42_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]
--operation mode is normal

P42_reg_o[25]_lut_out = Y1L66;
P42_reg_o[25] = DFFEA(P42_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25]
--operation mode is normal

P81_reg_o[25]_lut_out = Y1L66;
P81_reg_o[25] = DFFEA(P81_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5493
--operation mode is normal

JB1L231 = A1L851 & (P81_reg_o[25] # A1L751 & P42_reg_o[25]) # !A1L851 & A1L751 & P42_reg_o[25];


--P02_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[25]
--operation mode is normal

P02_reg_o[25]_lut_out = Y1L66;
P02_reg_o[25] = DFFEA(P02_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]
--operation mode is normal

P71_reg_o[25]_lut_out = Y1L66;
P71_reg_o[25] = DFFEA(P71_reg_o[25]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5494
--operation mode is normal

JB1L331 = A1L951 & (P71_reg_o[25] # A1L551 & P02_reg_o[25]) # !A1L951 & A1L551 & P02_reg_o[25];


--JB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~59
--operation mode is normal

JB1L921 = JB1L031 # JB1L131 # JB1L231 # JB1L331;


--Y1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~9396
--operation mode is normal

Y1L641 = Y1L521 & (JB1L921 # Y1L241 & Y1L541) # !Y1L521 & Y1L241 & Y1L541;


--P5_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26]
--operation mode is normal

P5_reg_o[26]_lut_out = P3_reg_o[26];
P5_reg_o[26] = DFFEA(P5_reg_o[26]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[26]_PORT_A_data_in = Y1L841;
Z2_q_b[26]_PORT_A_data_in_reg = DFFE(Z2_q_b[26]_PORT_A_data_in, Z2_q_b[26]_clock_0, , , );
Z2_q_b[26]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[26]_PORT_A_address_reg = DFFE(Z2_q_b[26]_PORT_A_address, Z2_q_b[26]_clock_0, , , );
Z2_q_b[26]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[26]_PORT_B_address_reg = DFFE(Z2_q_b[26]_PORT_B_address, Z2_q_b[26]_clock_0, , , );
Z2_q_b[26]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[26]_PORT_A_write_enable_reg = DFFE(Z2_q_b[26]_PORT_A_write_enable, Z2_q_b[26]_clock_0, , , );
Z2_q_b[26]_PORT_B_read_enable = VCC;
Z2_q_b[26]_PORT_B_read_enable_reg = DFFE(Z2_q_b[26]_PORT_B_read_enable, Z2_q_b[26]_clock_0, , , );
Z2_q_b[26]_clock_0 = KB1__clk1;
Z2_q_b[26]_PORT_B_data_out = MEMORY(Z2_q_b[26]_PORT_A_data_in_reg, , Z2_q_b[26]_PORT_A_address_reg, Z2_q_b[26]_PORT_B_address_reg, Z2_q_b[26]_PORT_A_write_enable_reg, Z2_q_b[26]_PORT_B_read_enable_reg, , , Z2_q_b[26]_clock_0, , , , , );
Z2_q_b[26] = Z2_q_b[26]_PORT_B_data_out[0];


--M6L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036
--operation mode is normal

M6L25 = M6L53 & (X1L43 & P5_reg_o[26] # !X1L43 & Z2_q_b[26]);


--M6_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

M6_reg[27]_lut_out = M6L06 # M6L16 # M6L43 & P4_reg_o[27];
M6_reg[27] = DFFEA(M6_reg[27]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6037
--operation mode is normal

M6L35 = M6_reg[27] & !X1L04Q & !X1L34Q;


--P4_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26]
--operation mode is normal

P4_reg_o[26]_lut_out = P2_reg_o[26];
P4_reg_o[26] = DFFEA(P4_reg_o[26]_lut_out, KB1__clk0, rst_n, , , , );


--P2_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25]
--operation mode is normal

P2_reg_o[25]_lut_out = W1L841Q # W1L741Q & P8_reg_o[25];
P2_reg_o[25] = DFFEA(P2_reg_o[25]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P8_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24]
--operation mode is normal

P8_reg_o[24]_lut_out = M3_reg[24];
P8_reg_o[24] = DFFEA(P8_reg_o[24]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--C1L2 is dispatch:cmd0|next_state.reply~18
--operation mode is normal

C1L2 = W1L841Q & (C1L6Q & !X1L86Q # !C1L3Q) # !W1L841Q & C1L6Q & !X1L86Q;


--P51_reg_o[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[28]
--operation mode is normal

P51_reg_o[28]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[4] # !X1L66Q & M6_reg[28];
P51_reg_o[28] = DFFEA(P51_reg_o[28]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[6]
--operation mode is normal

M7_reg[6]_lut_out = M7L91 # M7L41 & EB1L41 & !BB8_count[2];
M7_reg[6] = DFFEA(M7_reg[6]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~276
--operation mode is normal

M7L81 = M7L21 & (P51_reg_o[28] # M7_reg[6] & !FB1L3Q) # !M7L21 & M7_reg[6] & !FB1L3Q;


--P51_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[12]
--operation mode is normal

P51_reg_o[12]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[20] # !X1L66Q & M6_reg[12];
P51_reg_o[12] = DFFEA(P51_reg_o[12]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[20]
--operation mode is normal

P51_reg_o[20]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[12] # !X1L66Q & M6_reg[20];
P51_reg_o[20] = DFFEA(P51_reg_o[20]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[4]
--operation mode is normal

P51_reg_o[4]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[28] # !X1L66Q & M6_reg[4];
P51_reg_o[4] = DFFEA(P51_reg_o[4]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~40
--operation mode is normal

EB1L11 = BB8_count[1] & (BB8_count[0] # P51_reg_o[20]) # !BB8_count[1] & !BB8_count[0] & P51_reg_o[4];


--EB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~41
--operation mode is normal

EB1L21 = EB1L11 & (P51_reg_o[28] # !BB8_count[0]) # !EB1L11 & P51_reg_o[12] & BB8_count[0];


--CB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13]
--operation mode is normal

CB2_crc_reg[13]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[12]);
CB2_crc_reg[13] = DFFEA(CB2_crc_reg[13]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

M6_reg[19]_lut_out = M6L26 # M6L36 # M6L43 & P4_reg_o[19];
M6_reg[19] = DFFEA(M6_reg[19]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21]
--operation mode is normal

CB2_crc_reg[21]_lut_out = CB2_crc_reg[20] & !X1L04Q;
CB2_crc_reg[21] = DFFEA(CB2_crc_reg[21]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

M6_reg[11]_lut_out = M6L46 # M6L56 # M6L43 & P4_reg_o[11];
M6_reg[11] = DFFEA(M6_reg[11]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29]
--operation mode is normal

CB2_crc_reg[29]_lut_out = CB2_crc_reg[28] & !X1L04Q;
CB2_crc_reg[29] = DFFEA(CB2_crc_reg[29]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

M6_reg[3]_lut_out = M6L66 # M6L76 # M6L43 & P4_reg_o[3];
M6_reg[3] = DFFEA(M6_reg[3]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10]
--operation mode is normal

P5_reg_o[10]_lut_out = P3_reg_o[10];
P5_reg_o[10] = DFFEA(P5_reg_o[10]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[10]_PORT_A_data_in = Y1L411;
Z2_q_b[10]_PORT_A_data_in_reg = DFFE(Z2_q_b[10]_PORT_A_data_in, Z2_q_b[10]_clock_0, , , );
Z2_q_b[10]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[10]_PORT_A_address_reg = DFFE(Z2_q_b[10]_PORT_A_address, Z2_q_b[10]_clock_0, , , );
Z2_q_b[10]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[10]_PORT_B_address_reg = DFFE(Z2_q_b[10]_PORT_B_address, Z2_q_b[10]_clock_0, , , );
Z2_q_b[10]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[10]_PORT_A_write_enable_reg = DFFE(Z2_q_b[10]_PORT_A_write_enable, Z2_q_b[10]_clock_0, , , );
Z2_q_b[10]_PORT_B_read_enable = VCC;
Z2_q_b[10]_PORT_B_read_enable_reg = DFFE(Z2_q_b[10]_PORT_B_read_enable, Z2_q_b[10]_clock_0, , , );
Z2_q_b[10]_clock_0 = KB1__clk1;
Z2_q_b[10]_PORT_B_data_out = MEMORY(Z2_q_b[10]_PORT_A_data_in_reg, , Z2_q_b[10]_PORT_A_address_reg, Z2_q_b[10]_PORT_B_address_reg, Z2_q_b[10]_PORT_A_write_enable_reg, Z2_q_b[10]_PORT_B_read_enable_reg, , , Z2_q_b[10]_clock_0, , , , , );
Z2_q_b[10] = Z2_q_b[10]_PORT_B_data_out[0];


--M6L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039
--operation mode is normal

M6L45 = M6L53 & (X1L43 & P5_reg_o[10] # !X1L43 & Z2_q_b[10]);


--M6L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6040
--operation mode is normal

M6L55 = M6_reg[11] & !X1L04Q & !X1L34Q;


--P5_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18]
--operation mode is normal

P5_reg_o[18]_lut_out = P3_reg_o[18];
P5_reg_o[18] = DFFEA(P5_reg_o[18]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[18]_PORT_A_data_in = Y1L131;
Z2_q_b[18]_PORT_A_data_in_reg = DFFE(Z2_q_b[18]_PORT_A_data_in, Z2_q_b[18]_clock_0, , , );
Z2_q_b[18]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[18]_PORT_A_address_reg = DFFE(Z2_q_b[18]_PORT_A_address, Z2_q_b[18]_clock_0, , , );
Z2_q_b[18]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[18]_PORT_B_address_reg = DFFE(Z2_q_b[18]_PORT_B_address, Z2_q_b[18]_clock_0, , , );
Z2_q_b[18]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[18]_PORT_A_write_enable_reg = DFFE(Z2_q_b[18]_PORT_A_write_enable, Z2_q_b[18]_clock_0, , , );
Z2_q_b[18]_PORT_B_read_enable = VCC;
Z2_q_b[18]_PORT_B_read_enable_reg = DFFE(Z2_q_b[18]_PORT_B_read_enable, Z2_q_b[18]_clock_0, , , );
Z2_q_b[18]_clock_0 = KB1__clk1;
Z2_q_b[18]_PORT_B_data_out = MEMORY(Z2_q_b[18]_PORT_A_data_in_reg, , Z2_q_b[18]_PORT_A_address_reg, Z2_q_b[18]_PORT_B_address_reg, Z2_q_b[18]_PORT_A_write_enable_reg, Z2_q_b[18]_PORT_B_read_enable_reg, , , Z2_q_b[18]_clock_0, , , , , );
Z2_q_b[18] = Z2_q_b[18]_PORT_B_data_out[0];


--M6L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042
--operation mode is normal

M6L65 = M6L53 & (X1L43 & P5_reg_o[18] # !X1L43 & Z2_q_b[18]);


--M6L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6043
--operation mode is normal

M6L75 = M6_reg[19] & !X1L04Q & !X1L34Q;


--P4_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18]
--operation mode is normal

P4_reg_o[18]_lut_out = P2_reg_o[18];
P4_reg_o[18] = DFFEA(P4_reg_o[18]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2]
--operation mode is normal

P5_reg_o[2]_lut_out = P3_reg_o[2];
P5_reg_o[2] = DFFEA(P5_reg_o[2]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[2]_PORT_A_data_in = Y1L89;
Z2_q_b[2]_PORT_A_data_in_reg = DFFE(Z2_q_b[2]_PORT_A_data_in, Z2_q_b[2]_clock_0, , , );
Z2_q_b[2]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[2]_PORT_A_address_reg = DFFE(Z2_q_b[2]_PORT_A_address, Z2_q_b[2]_clock_0, , , );
Z2_q_b[2]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[2]_PORT_B_address_reg = DFFE(Z2_q_b[2]_PORT_B_address, Z2_q_b[2]_clock_0, , , );
Z2_q_b[2]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[2]_PORT_A_write_enable_reg = DFFE(Z2_q_b[2]_PORT_A_write_enable, Z2_q_b[2]_clock_0, , , );
Z2_q_b[2]_PORT_B_read_enable = VCC;
Z2_q_b[2]_PORT_B_read_enable_reg = DFFE(Z2_q_b[2]_PORT_B_read_enable, Z2_q_b[2]_clock_0, , , );
Z2_q_b[2]_clock_0 = KB1__clk1;
Z2_q_b[2]_PORT_B_data_out = MEMORY(Z2_q_b[2]_PORT_A_data_in_reg, , Z2_q_b[2]_PORT_A_address_reg, Z2_q_b[2]_PORT_B_address_reg, Z2_q_b[2]_PORT_A_write_enable_reg, Z2_q_b[2]_PORT_B_read_enable_reg, , , Z2_q_b[2]_clock_0, , , , , );
Z2_q_b[2] = Z2_q_b[2]_PORT_B_data_out[0];


--M6L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045
--operation mode is normal

M6L85 = M6L53 & (X1L43 & P5_reg_o[2] # !X1L43 & Z2_q_b[2]);


--M6L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6046
--operation mode is normal

M6L95 = M6_reg[3] & !X1L04Q & !X1L34Q;


--P1_reg_o[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[17]
--operation mode is normal

P1_reg_o[17]_lut_out = Y1L85;
P1_reg_o[17] = DFFEA(P1_reg_o[17]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[17]_PORT_A_data_in = Y1L85;
U2_q_b[17]_PORT_A_data_in_reg = DFFE(U2_q_b[17]_PORT_A_data_in, U2_q_b[17]_clock_0, , , );
U2_q_b[17]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[17]_PORT_A_address_reg = DFFE(U2_q_b[17]_PORT_A_address, U2_q_b[17]_clock_0, , , );
U2_q_b[17]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[17]_PORT_B_address_reg = DFFE(U2_q_b[17]_PORT_B_address, U2_q_b[17]_clock_0, , , );
U2_q_b[17]_PORT_A_write_enable = H1L6;
U2_q_b[17]_PORT_A_write_enable_reg = DFFE(U2_q_b[17]_PORT_A_write_enable, U2_q_b[17]_clock_0, , , );
U2_q_b[17]_PORT_B_read_enable = VCC;
U2_q_b[17]_PORT_B_read_enable_reg = DFFE(U2_q_b[17]_PORT_B_read_enable, U2_q_b[17]_clock_0, , , );
U2_q_b[17]_clock_0 = KB1__clk1;
U2_q_b[17]_PORT_B_data_out = MEMORY(U2_q_b[17]_PORT_A_data_in_reg, , U2_q_b[17]_PORT_A_address_reg, U2_q_b[17]_PORT_B_address_reg, U2_q_b[17]_PORT_A_write_enable_reg, U2_q_b[17]_PORT_B_read_enable_reg, , , U2_q_b[17]_clock_0, , , , , );
U2_q_b[17] = U2_q_b[17]_PORT_B_data_out[0];


--Y1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~9397
--operation mode is normal

Y1L821 = A1L261 & (Y1L2 & P1_reg_o[17] # !Y1L2 & U2_q_b[17]);


--P22_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[17]
--operation mode is normal

P22_reg_o[17]_lut_out = Y1L85;
P22_reg_o[17] = DFFEA(P22_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5495
--operation mode is normal

JB1L09 = P12_reg_o[17] & (A1L061 # A1L451 & P22_reg_o[17]) # !P12_reg_o[17] & A1L451 & P22_reg_o[17];


--P32_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17]
--operation mode is normal

P32_reg_o[17]_lut_out = Y1L85;
P32_reg_o[17] = DFFEA(P32_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5496
--operation mode is normal

JB1L19 = A1L161 & (P91_reg_o[17] # A1L651 & P32_reg_o[17]) # !A1L161 & A1L651 & P32_reg_o[17];


--P42_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]
--operation mode is normal

P42_reg_o[17]_lut_out = Y1L85;
P42_reg_o[17] = DFFEA(P42_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17]
--operation mode is normal

P81_reg_o[17]_lut_out = Y1L85;
P81_reg_o[17] = DFFEA(P81_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5497
--operation mode is normal

JB1L29 = A1L851 & (P81_reg_o[17] # A1L751 & P42_reg_o[17]) # !A1L851 & A1L751 & P42_reg_o[17];


--P02_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[17]
--operation mode is normal

P02_reg_o[17]_lut_out = Y1L85;
P02_reg_o[17] = DFFEA(P02_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17]
--operation mode is normal

P71_reg_o[17]_lut_out = Y1L85;
P71_reg_o[17] = DFFEA(P71_reg_o[17]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L39 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5498
--operation mode is normal

JB1L39 = A1L951 & (P71_reg_o[17] # A1L551 & P02_reg_o[17]) # !A1L951 & A1L551 & P02_reg_o[17];


--JB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~68
--operation mode is normal

JB1L98 = JB1L09 # JB1L19 # JB1L29 # JB1L39;


--Y1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~9398
--operation mode is normal

Y1L921 = Y1L521 & (JB1L98 # Y1L241 & Y1L821) # !Y1L521 & Y1L241 & Y1L821;


--P2_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17]
--operation mode is normal

P2_reg_o[17]_lut_out = W1L841Q # W1L741Q & P8_reg_o[17];
P2_reg_o[17] = DFFEA(P2_reg_o[17]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9]
--operation mode is normal

P3_reg_o[9]_lut_out = W1L741Q & P9_reg_o[9];
P3_reg_o[9] = DFFEA(P3_reg_o[9]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[9]
--operation mode is normal

P1_reg_o[9]_lut_out = Y1L05;
P1_reg_o[9] = DFFEA(P1_reg_o[9]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[9]_PORT_A_data_in = Y1L05;
U2_q_b[9]_PORT_A_data_in_reg = DFFE(U2_q_b[9]_PORT_A_data_in, U2_q_b[9]_clock_0, , , );
U2_q_b[9]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[9]_PORT_A_address_reg = DFFE(U2_q_b[9]_PORT_A_address, U2_q_b[9]_clock_0, , , );
U2_q_b[9]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[9]_PORT_B_address_reg = DFFE(U2_q_b[9]_PORT_B_address, U2_q_b[9]_clock_0, , , );
U2_q_b[9]_PORT_A_write_enable = H1L6;
U2_q_b[9]_PORT_A_write_enable_reg = DFFE(U2_q_b[9]_PORT_A_write_enable, U2_q_b[9]_clock_0, , , );
U2_q_b[9]_PORT_B_read_enable = VCC;
U2_q_b[9]_PORT_B_read_enable_reg = DFFE(U2_q_b[9]_PORT_B_read_enable, U2_q_b[9]_clock_0, , , );
U2_q_b[9]_clock_0 = KB1__clk1;
U2_q_b[9]_PORT_B_data_out = MEMORY(U2_q_b[9]_PORT_A_data_in_reg, , U2_q_b[9]_PORT_A_address_reg, U2_q_b[9]_PORT_B_address_reg, U2_q_b[9]_PORT_A_write_enable_reg, U2_q_b[9]_PORT_B_read_enable_reg, , , U2_q_b[9]_clock_0, , , , , );
U2_q_b[9] = U2_q_b[9]_PORT_B_data_out[0];


--Y1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~9399
--operation mode is normal

Y1L111 = A1L261 & (Y1L2 & P1_reg_o[9] # !Y1L2 & U2_q_b[9]);


--P22_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[9]
--operation mode is normal

P22_reg_o[9]_lut_out = Y1L05;
P22_reg_o[9] = DFFEA(P22_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5499
--operation mode is normal

JB1L05 = P12_reg_o[9] & (A1L061 # A1L451 & P22_reg_o[9]) # !P12_reg_o[9] & A1L451 & P22_reg_o[9];


--P32_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9]
--operation mode is normal

P32_reg_o[9]_lut_out = Y1L05;
P32_reg_o[9] = DFFEA(P32_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5500
--operation mode is normal

JB1L15 = A1L161 & (P91_reg_o[9] # A1L651 & P32_reg_o[9]) # !A1L161 & A1L651 & P32_reg_o[9];


--P42_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]
--operation mode is normal

P42_reg_o[9]_lut_out = Y1L05;
P42_reg_o[9] = DFFEA(P42_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9]
--operation mode is normal

P81_reg_o[9]_lut_out = Y1L05;
P81_reg_o[9] = DFFEA(P81_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5501
--operation mode is normal

JB1L25 = A1L851 & (P81_reg_o[9] # A1L751 & P42_reg_o[9]) # !A1L851 & A1L751 & P42_reg_o[9];


--P02_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[9]
--operation mode is normal

P02_reg_o[9]_lut_out = Y1L05;
P02_reg_o[9] = DFFEA(P02_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]
--operation mode is normal

P71_reg_o[9]_lut_out = Y1L05;
P71_reg_o[9] = DFFEA(P71_reg_o[9]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5502
--operation mode is normal

JB1L35 = A1L951 & (P71_reg_o[9] # A1L551 & P02_reg_o[9]) # !A1L951 & A1L551 & P02_reg_o[9];


--JB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~77
--operation mode is normal

JB1L94 = JB1L05 # JB1L15 # JB1L25 # JB1L35;


--Y1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~9400
--operation mode is normal

Y1L211 = Y1L521 & (JB1L94 # Y1L241 & Y1L111) # !Y1L521 & Y1L241 & Y1L111;


--P3_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1]
--operation mode is normal

P3_reg_o[1]_lut_out = W1L741Q & P9_reg_o[1];
P3_reg_o[1] = DFFEA(P3_reg_o[1]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[1]
--operation mode is normal

P1_reg_o[1]_lut_out = Y1L24;
P1_reg_o[1] = DFFEA(P1_reg_o[1]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[1]_PORT_A_data_in = Y1L24;
U2_q_b[1]_PORT_A_data_in_reg = DFFE(U2_q_b[1]_PORT_A_data_in, U2_q_b[1]_clock_0, , , );
U2_q_b[1]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[1]_PORT_A_address_reg = DFFE(U2_q_b[1]_PORT_A_address, U2_q_b[1]_clock_0, , , );
U2_q_b[1]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[1]_PORT_B_address_reg = DFFE(U2_q_b[1]_PORT_B_address, U2_q_b[1]_clock_0, , , );
U2_q_b[1]_PORT_A_write_enable = H1L6;
U2_q_b[1]_PORT_A_write_enable_reg = DFFE(U2_q_b[1]_PORT_A_write_enable, U2_q_b[1]_clock_0, , , );
U2_q_b[1]_PORT_B_read_enable = VCC;
U2_q_b[1]_PORT_B_read_enable_reg = DFFE(U2_q_b[1]_PORT_B_read_enable, U2_q_b[1]_clock_0, , , );
U2_q_b[1]_clock_0 = KB1__clk1;
U2_q_b[1]_PORT_B_data_out = MEMORY(U2_q_b[1]_PORT_A_data_in_reg, , U2_q_b[1]_PORT_A_address_reg, U2_q_b[1]_PORT_B_address_reg, U2_q_b[1]_PORT_A_write_enable_reg, U2_q_b[1]_PORT_B_read_enable_reg, , , U2_q_b[1]_clock_0, , , , , );
U2_q_b[1] = U2_q_b[1]_PORT_B_data_out[0];


--Y1L39 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9401
--operation mode is normal

Y1L39 = A1L261 & (Y1L2 & P1_reg_o[1] # !Y1L2 & U2_q_b[1]);


--Y1L49 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9402
--operation mode is normal

Y1L49 = E1_led_data[1] & (Y1L09 # Y1L241 & Y1L39) # !E1_led_data[1] & Y1L241 & Y1L39;


--P22_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[1]
--operation mode is normal

P22_reg_o[1]_lut_out = Y1L24;
P22_reg_o[1] = DFFEA(P22_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5503
--operation mode is normal

JB1L01 = P12_reg_o[1] & (A1L061 # A1L451 & P22_reg_o[1]) # !P12_reg_o[1] & A1L451 & P22_reg_o[1];


--P32_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1]
--operation mode is normal

P32_reg_o[1]_lut_out = Y1L24;
P32_reg_o[1] = DFFEA(P32_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5504
--operation mode is normal

JB1L11 = A1L161 & (P91_reg_o[1] # A1L651 & P32_reg_o[1]) # !A1L161 & A1L651 & P32_reg_o[1];


--P42_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]
--operation mode is normal

P42_reg_o[1]_lut_out = Y1L24;
P42_reg_o[1] = DFFEA(P42_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1]
--operation mode is normal

P81_reg_o[1]_lut_out = Y1L24;
P81_reg_o[1] = DFFEA(P81_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5505
--operation mode is normal

JB1L21 = A1L851 & (P81_reg_o[1] # A1L751 & P42_reg_o[1]) # !A1L851 & A1L751 & P42_reg_o[1];


--P02_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[1]
--operation mode is normal

P02_reg_o[1]_lut_out = Y1L24;
P02_reg_o[1] = DFFEA(P02_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1]
--operation mode is normal

P71_reg_o[1]_lut_out = Y1L24;
P71_reg_o[1] = DFFEA(P71_reg_o[1]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L31 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5506
--operation mode is normal

JB1L31 = A1L951 & (P71_reg_o[1] # A1L551 & P02_reg_o[1]) # !A1L951 & A1L551 & P02_reg_o[1];


--JB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~122
--operation mode is normal

JB1L9 = JB1L01 # JB1L11 # JB1L21 # JB1L31;


--Y1L59 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9403
--operation mode is normal

Y1L59 = Y1L49 # Y1L521 & JB1L9;


--P8_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16]
--operation mode is normal

P8_reg_o[16]_lut_out = M3_reg[16];
P8_reg_o[16] = DFFEA(P8_reg_o[16]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8]
--operation mode is normal

P9_reg_o[8]_lut_out = M3_reg[8];
P9_reg_o[8] = DFFEA(P9_reg_o[8]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0]
--operation mode is normal

P9_reg_o[0]_lut_out = M3_reg[0];
P9_reg_o[0] = DFFEA(P9_reg_o[0]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9]
--operation mode is normal

M2_reg[9]_lut_out = M2_reg[8] & (U1_q_b[9] # J2L1Q) # !M2_reg[8] & U1_q_b[9] & !J2L1Q;
M2_reg[9] = DFFEA(M2_reg[9]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[10]_PORT_A_data_in = Y1L15;
U1_q_b[10]_PORT_A_data_in_reg = DFFE(U1_q_b[10]_PORT_A_data_in, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[10]_PORT_A_address_reg = DFFE(U1_q_b[10]_PORT_A_address, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[10]_PORT_B_address_reg = DFFE(U1_q_b[10]_PORT_B_address, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_A_write_enable = H1L6;
U1_q_b[10]_PORT_A_write_enable_reg = DFFE(U1_q_b[10]_PORT_A_write_enable, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_B_read_enable = VCC;
U1_q_b[10]_PORT_B_read_enable_reg = DFFE(U1_q_b[10]_PORT_B_read_enable, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_clock_0 = KB1__clk1;
U1_q_b[10]_PORT_B_data_out = MEMORY(U1_q_b[10]_PORT_A_data_in_reg, , U1_q_b[10]_PORT_A_address_reg, U1_q_b[10]_PORT_B_address_reg, U1_q_b[10]_PORT_A_write_enable_reg, U1_q_b[10]_PORT_B_read_enable_reg, , , U1_q_b[10]_clock_0, , , , , );
U1_q_b[10] = U1_q_b[10]_PORT_B_data_out[0];


--M4_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[9]
--operation mode is normal

M4_reg[9]_lut_out = DB1L01Q & (M5_reg[2] & (M5_reg[0] # M5_reg[1]) # !M5_reg[2] & M5_reg[0] & M5_reg[1]);
M4_reg[9] = DFFEA(M4_reg[9]_lut_out, KB1__clk2, rst_n, , DB1L9, , );


--M1_reg[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[9]
--operation mode is normal

M1_reg[9]_lut_out = M1_reg[8] & (P1_reg_o[9] # J1L1Q) # !M1_reg[8] & P1_reg_o[9] & !J1L1Q;
M1_reg[9] = DFFEA(M1_reg[9]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[10]
--operation mode is normal

P1_reg_o[10]_lut_out = Y1L15;
P1_reg_o[10] = DFFEA(P1_reg_o[10]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--BB5L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6
--operation mode is arithmetic

BB5L11_carry_eqn = BB5L01;
BB5L11 = BB5_count[5] $ BB5L11_carry_eqn;

--BB5L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT
--operation mode is arithmetic

BB5L21 = CARRY(!BB5L01 # !BB5_count[5]);


--BB5L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5
--operation mode is arithmetic

BB5L9_carry_eqn = BB5L8;
BB5L9 = BB5_count[4] $ !BB5L9_carry_eqn;

--BB5L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT
--operation mode is arithmetic

BB5L01 = CARRY(BB5_count[4] & !BB5L8);


--BB5L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~7
--operation mode is normal

BB5L31_carry_eqn = BB5L21;
BB5L31 = BB5_count[6] $ !BB5L31_carry_eqn;


--BB5L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2
--operation mode is arithmetic

BB5L3_carry_eqn = BB5L2;
BB5L3 = BB5_count[1] $ BB5L3_carry_eqn;

--BB5L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT
--operation mode is arithmetic

BB5L4 = CARRY(!BB5L2 # !BB5_count[1]);


--BB5L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1
--operation mode is arithmetic

BB5L1 = !BB5_count[0];

--BB5L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT
--operation mode is arithmetic

BB5L2 = CARRY(BB5_count[0]);


--BB5L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3
--operation mode is arithmetic

BB5L5_carry_eqn = BB5L4;
BB5L5 = BB5_count[2] $ !BB5L5_carry_eqn;

--BB5L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT
--operation mode is arithmetic

BB5L6 = CARRY(BB5_count[2] & !BB5L4);


--BB5L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4
--operation mode is arithmetic

BB5L7_carry_eqn = BB5L6;
BB5L7 = BB5_count[3] $ BB5L7_carry_eqn;

--BB5L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4COUT
--operation mode is arithmetic

BB5L8 = CARRY(!BB5L6 # !BB5_count[3]);


--CB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4]
--operation mode is normal

CB2_crc_reg[4]_lut_out = CB2_crc_reg[3] & !X1L04Q;
CB2_crc_reg[4] = DFFEA(CB2_crc_reg[4]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--P3_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26]
--operation mode is normal

P3_reg_o[26]_lut_out = W1L741Q & P9_reg_o[26];
P3_reg_o[26] = DFFEA(P3_reg_o[26]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[26]
--operation mode is normal

P1_reg_o[26]_lut_out = Y1L76;
P1_reg_o[26] = DFFEA(P1_reg_o[26]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[26]_PORT_A_data_in = Y1L76;
U2_q_b[26]_PORT_A_data_in_reg = DFFE(U2_q_b[26]_PORT_A_data_in, U2_q_b[26]_clock_0, , , );
U2_q_b[26]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[26]_PORT_A_address_reg = DFFE(U2_q_b[26]_PORT_A_address, U2_q_b[26]_clock_0, , , );
U2_q_b[26]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[26]_PORT_B_address_reg = DFFE(U2_q_b[26]_PORT_B_address, U2_q_b[26]_clock_0, , , );
U2_q_b[26]_PORT_A_write_enable = H1L6;
U2_q_b[26]_PORT_A_write_enable_reg = DFFE(U2_q_b[26]_PORT_A_write_enable, U2_q_b[26]_clock_0, , , );
U2_q_b[26]_PORT_B_read_enable = VCC;
U2_q_b[26]_PORT_B_read_enable_reg = DFFE(U2_q_b[26]_PORT_B_read_enable, U2_q_b[26]_clock_0, , , );
U2_q_b[26]_clock_0 = KB1__clk1;
U2_q_b[26]_PORT_B_data_out = MEMORY(U2_q_b[26]_PORT_A_data_in_reg, , U2_q_b[26]_PORT_A_address_reg, U2_q_b[26]_PORT_B_address_reg, U2_q_b[26]_PORT_A_write_enable_reg, U2_q_b[26]_PORT_B_read_enable_reg, , , U2_q_b[26]_clock_0, , , , , );
U2_q_b[26] = U2_q_b[26]_PORT_B_data_out[0];


--Y1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~9404
--operation mode is normal

Y1L741 = A1L261 & (Y1L2 & P1_reg_o[26] # !Y1L2 & U2_q_b[26]);


--P22_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[26]
--operation mode is normal

P22_reg_o[26]_lut_out = Y1L76;
P22_reg_o[26] = DFFEA(P22_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5507
--operation mode is normal

JB1L531 = P12_reg_o[26] & (A1L061 # A1L451 & P22_reg_o[26]) # !P12_reg_o[26] & A1L451 & P22_reg_o[26];


--P32_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26]
--operation mode is normal

P32_reg_o[26]_lut_out = Y1L76;
P32_reg_o[26] = DFFEA(P32_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5508
--operation mode is normal

JB1L631 = A1L161 & (P91_reg_o[26] # A1L651 & P32_reg_o[26]) # !A1L161 & A1L651 & P32_reg_o[26];


--P42_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]
--operation mode is normal

P42_reg_o[26]_lut_out = Y1L76;
P42_reg_o[26] = DFFEA(P42_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26]
--operation mode is normal

P81_reg_o[26]_lut_out = Y1L76;
P81_reg_o[26] = DFFEA(P81_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5509
--operation mode is normal

JB1L731 = A1L851 & (P81_reg_o[26] # A1L751 & P42_reg_o[26]) # !A1L851 & A1L751 & P42_reg_o[26];


--P02_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[26]
--operation mode is normal

P02_reg_o[26]_lut_out = Y1L76;
P02_reg_o[26] = DFFEA(P02_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26]
--operation mode is normal

P71_reg_o[26]_lut_out = Y1L76;
P71_reg_o[26] = DFFEA(P71_reg_o[26]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5510
--operation mode is normal

JB1L831 = A1L951 & (P71_reg_o[26] # A1L551 & P02_reg_o[26]) # !A1L951 & A1L551 & P02_reg_o[26];


--JB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~95
--operation mode is normal

JB1L431 = JB1L531 # JB1L631 # JB1L731 # JB1L831;


--Y1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~9405
--operation mode is normal

Y1L841 = Y1L521 & (JB1L431 # Y1L241 & Y1L741) # !Y1L521 & Y1L241 & Y1L741;


--P5_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27]
--operation mode is normal

P5_reg_o[27]_lut_out = P3_reg_o[27];
P5_reg_o[27] = DFFEA(P5_reg_o[27]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[27]_PORT_A_data_in = Y1L051;
Z2_q_b[27]_PORT_A_data_in_reg = DFFE(Z2_q_b[27]_PORT_A_data_in, Z2_q_b[27]_clock_0, , , );
Z2_q_b[27]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[27]_PORT_A_address_reg = DFFE(Z2_q_b[27]_PORT_A_address, Z2_q_b[27]_clock_0, , , );
Z2_q_b[27]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[27]_PORT_B_address_reg = DFFE(Z2_q_b[27]_PORT_B_address, Z2_q_b[27]_clock_0, , , );
Z2_q_b[27]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[27]_PORT_A_write_enable_reg = DFFE(Z2_q_b[27]_PORT_A_write_enable, Z2_q_b[27]_clock_0, , , );
Z2_q_b[27]_PORT_B_read_enable = VCC;
Z2_q_b[27]_PORT_B_read_enable_reg = DFFE(Z2_q_b[27]_PORT_B_read_enable, Z2_q_b[27]_clock_0, , , );
Z2_q_b[27]_clock_0 = KB1__clk1;
Z2_q_b[27]_PORT_B_data_out = MEMORY(Z2_q_b[27]_PORT_A_data_in_reg, , Z2_q_b[27]_PORT_A_address_reg, Z2_q_b[27]_PORT_B_address_reg, Z2_q_b[27]_PORT_A_write_enable_reg, Z2_q_b[27]_PORT_B_read_enable_reg, , , Z2_q_b[27]_clock_0, , , , , );
Z2_q_b[27] = Z2_q_b[27]_PORT_B_data_out[0];


--M6L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048
--operation mode is normal

M6L06 = M6L53 & (X1L43 & P5_reg_o[27] # !X1L43 & Z2_q_b[27]);


--M6_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

M6_reg[28]_lut_out = M6L86 # M6L96 # M6L43 & P4_reg_o[28];
M6_reg[28] = DFFEA(M6_reg[28]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6049
--operation mode is normal

M6L16 = M6_reg[28] & !X1L04Q & !X1L34Q;


--P4_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27]
--operation mode is normal

P4_reg_o[27]_lut_out = P2_reg_o[27];
P4_reg_o[27] = DFFEA(P4_reg_o[27]_lut_out, KB1__clk0, rst_n, , , , );


--P2_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26]
--operation mode is normal

P2_reg_o[26]_lut_out = W1L741Q & P8_reg_o[26];
P2_reg_o[26] = DFFEA(P2_reg_o[26]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P8_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25]
--operation mode is normal

P8_reg_o[25]_lut_out = M3_reg[25];
P8_reg_o[25] = DFFEA(P8_reg_o[25]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P51_reg_o[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[29]
--operation mode is normal

P51_reg_o[29]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[3] # !X1L66Q & M6_reg[29];
P51_reg_o[29] = DFFEA(P51_reg_o[29]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[7]
--operation mode is normal

M7_reg[7]_lut_out = M7L02 # M7L41 & EB1L61 & !BB8_count[2];
M7_reg[7] = DFFEA(M7_reg[7]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~278
--operation mode is normal

M7L91 = M7L21 & (P51_reg_o[29] # M7_reg[7] & !FB1L3Q) # !M7L21 & M7_reg[7] & !FB1L3Q;


--P51_reg_o[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[21]
--operation mode is normal

P51_reg_o[21]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[11] # !X1L66Q & M6_reg[21];
P51_reg_o[21] = DFFEA(P51_reg_o[21]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[13]
--operation mode is normal

P51_reg_o[13]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[19] # !X1L66Q & M6_reg[13];
P51_reg_o[13] = DFFEA(P51_reg_o[13]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[5]
--operation mode is normal

P51_reg_o[5]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[27] # !X1L66Q & M6_reg[5];
P51_reg_o[5] = DFFEA(P51_reg_o[5]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~42
--operation mode is normal

EB1L31 = BB8_count[0] & (BB8_count[1] # P51_reg_o[13]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[5];


--EB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~43
--operation mode is normal

EB1L41 = EB1L31 & (P51_reg_o[29] # !BB8_count[1]) # !EB1L31 & P51_reg_o[21] & BB8_count[1];


--CB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20]
--operation mode is normal

CB2_crc_reg[20]_lut_out = CB2_crc_reg[19] & !X1L04Q;
CB2_crc_reg[20] = DFFEA(CB2_crc_reg[20]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

M6_reg[12]_lut_out = M6L07 # M6L17 # M6L43 & P4_reg_o[12];
M6_reg[12] = DFFEA(M6_reg[12]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12]
--operation mode is normal

CB2_crc_reg[12]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[11]);
CB2_crc_reg[12] = DFFEA(CB2_crc_reg[12]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

M6_reg[20]_lut_out = M6L27 # M6L37 # M6L43 & P4_reg_o[20];
M6_reg[20] = DFFEA(M6_reg[20]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28]
--operation mode is normal

CB2_crc_reg[28]_lut_out = CB2_crc_reg[27] & !X1L04Q;
CB2_crc_reg[28] = DFFEA(CB2_crc_reg[28]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

M6_reg[4]_lut_out = M6L47 # M6L57 # M6L43 & P4_reg_o[4];
M6_reg[4] = DFFEA(M6_reg[4]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19]
--operation mode is normal

P5_reg_o[19]_lut_out = P3_reg_o[19];
P5_reg_o[19] = DFFEA(P5_reg_o[19]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[19]_PORT_A_data_in = Y1L331;
Z2_q_b[19]_PORT_A_data_in_reg = DFFE(Z2_q_b[19]_PORT_A_data_in, Z2_q_b[19]_clock_0, , , );
Z2_q_b[19]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[19]_PORT_A_address_reg = DFFE(Z2_q_b[19]_PORT_A_address, Z2_q_b[19]_clock_0, , , );
Z2_q_b[19]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[19]_PORT_B_address_reg = DFFE(Z2_q_b[19]_PORT_B_address, Z2_q_b[19]_clock_0, , , );
Z2_q_b[19]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[19]_PORT_A_write_enable_reg = DFFE(Z2_q_b[19]_PORT_A_write_enable, Z2_q_b[19]_clock_0, , , );
Z2_q_b[19]_PORT_B_read_enable = VCC;
Z2_q_b[19]_PORT_B_read_enable_reg = DFFE(Z2_q_b[19]_PORT_B_read_enable, Z2_q_b[19]_clock_0, , , );
Z2_q_b[19]_clock_0 = KB1__clk1;
Z2_q_b[19]_PORT_B_data_out = MEMORY(Z2_q_b[19]_PORT_A_data_in_reg, , Z2_q_b[19]_PORT_A_address_reg, Z2_q_b[19]_PORT_B_address_reg, Z2_q_b[19]_PORT_A_write_enable_reg, Z2_q_b[19]_PORT_B_read_enable_reg, , , Z2_q_b[19]_clock_0, , , , , );
Z2_q_b[19] = Z2_q_b[19]_PORT_B_data_out[0];


--M6L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051
--operation mode is normal

M6L26 = M6L53 & (X1L43 & P5_reg_o[19] # !X1L43 & Z2_q_b[19]);


--M6L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6052
--operation mode is normal

M6L36 = M6_reg[20] & !X1L04Q & !X1L34Q;


--P4_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19]
--operation mode is normal

P4_reg_o[19]_lut_out = P2_reg_o[19];
P4_reg_o[19] = DFFEA(P4_reg_o[19]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11]
--operation mode is normal

P5_reg_o[11]_lut_out = P3_reg_o[11];
P5_reg_o[11] = DFFEA(P5_reg_o[11]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[11]_PORT_A_data_in = Y1L611;
Z2_q_b[11]_PORT_A_data_in_reg = DFFE(Z2_q_b[11]_PORT_A_data_in, Z2_q_b[11]_clock_0, , , );
Z2_q_b[11]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[11]_PORT_A_address_reg = DFFE(Z2_q_b[11]_PORT_A_address, Z2_q_b[11]_clock_0, , , );
Z2_q_b[11]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[11]_PORT_B_address_reg = DFFE(Z2_q_b[11]_PORT_B_address, Z2_q_b[11]_clock_0, , , );
Z2_q_b[11]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[11]_PORT_A_write_enable_reg = DFFE(Z2_q_b[11]_PORT_A_write_enable, Z2_q_b[11]_clock_0, , , );
Z2_q_b[11]_PORT_B_read_enable = VCC;
Z2_q_b[11]_PORT_B_read_enable_reg = DFFE(Z2_q_b[11]_PORT_B_read_enable, Z2_q_b[11]_clock_0, , , );
Z2_q_b[11]_clock_0 = KB1__clk1;
Z2_q_b[11]_PORT_B_data_out = MEMORY(Z2_q_b[11]_PORT_A_data_in_reg, , Z2_q_b[11]_PORT_A_address_reg, Z2_q_b[11]_PORT_B_address_reg, Z2_q_b[11]_PORT_A_write_enable_reg, Z2_q_b[11]_PORT_B_read_enable_reg, , , Z2_q_b[11]_clock_0, , , , , );
Z2_q_b[11] = Z2_q_b[11]_PORT_B_data_out[0];


--M6L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054
--operation mode is normal

M6L46 = M6L53 & (X1L43 & P5_reg_o[11] # !X1L43 & Z2_q_b[11]);


--M6L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6055
--operation mode is normal

M6L56 = M6_reg[12] & !X1L04Q & !X1L34Q;


--P5_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3]
--operation mode is normal

P5_reg_o[3]_lut_out = P3_reg_o[3];
P5_reg_o[3] = DFFEA(P5_reg_o[3]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[3]_PORT_A_data_in = Y1L001;
Z2_q_b[3]_PORT_A_data_in_reg = DFFE(Z2_q_b[3]_PORT_A_data_in, Z2_q_b[3]_clock_0, , , );
Z2_q_b[3]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[3]_PORT_A_address_reg = DFFE(Z2_q_b[3]_PORT_A_address, Z2_q_b[3]_clock_0, , , );
Z2_q_b[3]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[3]_PORT_B_address_reg = DFFE(Z2_q_b[3]_PORT_B_address, Z2_q_b[3]_clock_0, , , );
Z2_q_b[3]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[3]_PORT_A_write_enable_reg = DFFE(Z2_q_b[3]_PORT_A_write_enable, Z2_q_b[3]_clock_0, , , );
Z2_q_b[3]_PORT_B_read_enable = VCC;
Z2_q_b[3]_PORT_B_read_enable_reg = DFFE(Z2_q_b[3]_PORT_B_read_enable, Z2_q_b[3]_clock_0, , , );
Z2_q_b[3]_clock_0 = KB1__clk1;
Z2_q_b[3]_PORT_B_data_out = MEMORY(Z2_q_b[3]_PORT_A_data_in_reg, , Z2_q_b[3]_PORT_A_address_reg, Z2_q_b[3]_PORT_B_address_reg, Z2_q_b[3]_PORT_A_write_enable_reg, Z2_q_b[3]_PORT_B_read_enable_reg, , , Z2_q_b[3]_clock_0, , , , , );
Z2_q_b[3] = Z2_q_b[3]_PORT_B_data_out[0];


--M6L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057
--operation mode is normal

M6L66 = M6L53 & (X1L43 & P5_reg_o[3] # !X1L43 & Z2_q_b[3]);


--M6L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6058
--operation mode is normal

M6L76 = M6_reg[4] & !X1L04Q & !X1L34Q;


--P3_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10]
--operation mode is normal

P3_reg_o[10]_lut_out = W1L741Q & P9_reg_o[10];
P3_reg_o[10] = DFFEA(P3_reg_o[10]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[10]_PORT_A_data_in = Y1L15;
U2_q_b[10]_PORT_A_data_in_reg = DFFE(U2_q_b[10]_PORT_A_data_in, U2_q_b[10]_clock_0, , , );
U2_q_b[10]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[10]_PORT_A_address_reg = DFFE(U2_q_b[10]_PORT_A_address, U2_q_b[10]_clock_0, , , );
U2_q_b[10]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[10]_PORT_B_address_reg = DFFE(U2_q_b[10]_PORT_B_address, U2_q_b[10]_clock_0, , , );
U2_q_b[10]_PORT_A_write_enable = H1L6;
U2_q_b[10]_PORT_A_write_enable_reg = DFFE(U2_q_b[10]_PORT_A_write_enable, U2_q_b[10]_clock_0, , , );
U2_q_b[10]_PORT_B_read_enable = VCC;
U2_q_b[10]_PORT_B_read_enable_reg = DFFE(U2_q_b[10]_PORT_B_read_enable, U2_q_b[10]_clock_0, , , );
U2_q_b[10]_clock_0 = KB1__clk1;
U2_q_b[10]_PORT_B_data_out = MEMORY(U2_q_b[10]_PORT_A_data_in_reg, , U2_q_b[10]_PORT_A_address_reg, U2_q_b[10]_PORT_B_address_reg, U2_q_b[10]_PORT_A_write_enable_reg, U2_q_b[10]_PORT_B_read_enable_reg, , , U2_q_b[10]_clock_0, , , , , );
U2_q_b[10] = U2_q_b[10]_PORT_B_data_out[0];


--Y1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~9406
--operation mode is normal

Y1L311 = A1L261 & (Y1L2 & P1_reg_o[10] # !Y1L2 & U2_q_b[10]);


--P22_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[10]
--operation mode is normal

P22_reg_o[10]_lut_out = Y1L15;
P22_reg_o[10] = DFFEA(P22_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5511
--operation mode is normal

JB1L55 = P12_reg_o[10] & (A1L061 # A1L451 & P22_reg_o[10]) # !P12_reg_o[10] & A1L451 & P22_reg_o[10];


--P32_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10]
--operation mode is normal

P32_reg_o[10]_lut_out = Y1L15;
P32_reg_o[10] = DFFEA(P32_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5512
--operation mode is normal

JB1L65 = A1L161 & (P91_reg_o[10] # A1L651 & P32_reg_o[10]) # !A1L161 & A1L651 & P32_reg_o[10];


--P42_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]
--operation mode is normal

P42_reg_o[10]_lut_out = Y1L15;
P42_reg_o[10] = DFFEA(P42_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10]
--operation mode is normal

P81_reg_o[10]_lut_out = Y1L15;
P81_reg_o[10] = DFFEA(P81_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5513
--operation mode is normal

JB1L75 = A1L851 & (P81_reg_o[10] # A1L751 & P42_reg_o[10]) # !A1L851 & A1L751 & P42_reg_o[10];


--P02_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[10]
--operation mode is normal

P02_reg_o[10]_lut_out = Y1L15;
P02_reg_o[10] = DFFEA(P02_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]
--operation mode is normal

P71_reg_o[10]_lut_out = Y1L15;
P71_reg_o[10] = DFFEA(P71_reg_o[10]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5514
--operation mode is normal

JB1L85 = A1L951 & (P71_reg_o[10] # A1L551 & P02_reg_o[10]) # !A1L951 & A1L551 & P02_reg_o[10];


--JB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~113
--operation mode is normal

JB1L45 = JB1L55 # JB1L65 # JB1L75 # JB1L85;


--Y1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~9407
--operation mode is normal

Y1L411 = Y1L521 & (JB1L45 # Y1L241 & Y1L311) # !Y1L521 & Y1L241 & Y1L311;


--P1_reg_o[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[18]
--operation mode is normal

P1_reg_o[18]_lut_out = Y1L95;
P1_reg_o[18] = DFFEA(P1_reg_o[18]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[18]_PORT_A_data_in = Y1L95;
U2_q_b[18]_PORT_A_data_in_reg = DFFE(U2_q_b[18]_PORT_A_data_in, U2_q_b[18]_clock_0, , , );
U2_q_b[18]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[18]_PORT_A_address_reg = DFFE(U2_q_b[18]_PORT_A_address, U2_q_b[18]_clock_0, , , );
U2_q_b[18]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[18]_PORT_B_address_reg = DFFE(U2_q_b[18]_PORT_B_address, U2_q_b[18]_clock_0, , , );
U2_q_b[18]_PORT_A_write_enable = H1L6;
U2_q_b[18]_PORT_A_write_enable_reg = DFFE(U2_q_b[18]_PORT_A_write_enable, U2_q_b[18]_clock_0, , , );
U2_q_b[18]_PORT_B_read_enable = VCC;
U2_q_b[18]_PORT_B_read_enable_reg = DFFE(U2_q_b[18]_PORT_B_read_enable, U2_q_b[18]_clock_0, , , );
U2_q_b[18]_clock_0 = KB1__clk1;
U2_q_b[18]_PORT_B_data_out = MEMORY(U2_q_b[18]_PORT_A_data_in_reg, , U2_q_b[18]_PORT_A_address_reg, U2_q_b[18]_PORT_B_address_reg, U2_q_b[18]_PORT_A_write_enable_reg, U2_q_b[18]_PORT_B_read_enable_reg, , , U2_q_b[18]_clock_0, , , , , );
U2_q_b[18] = U2_q_b[18]_PORT_B_data_out[0];


--Y1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~9408
--operation mode is normal

Y1L031 = A1L261 & (Y1L2 & P1_reg_o[18] # !Y1L2 & U2_q_b[18]);


--P22_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[18]
--operation mode is normal

P22_reg_o[18]_lut_out = Y1L95;
P22_reg_o[18] = DFFEA(P22_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5515
--operation mode is normal

JB1L59 = P12_reg_o[18] & (A1L061 # A1L451 & P22_reg_o[18]) # !P12_reg_o[18] & A1L451 & P22_reg_o[18];


--P32_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18]
--operation mode is normal

P32_reg_o[18]_lut_out = Y1L95;
P32_reg_o[18] = DFFEA(P32_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5516
--operation mode is normal

JB1L69 = A1L161 & (P91_reg_o[18] # A1L651 & P32_reg_o[18]) # !A1L161 & A1L651 & P32_reg_o[18];


--P42_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]
--operation mode is normal

P42_reg_o[18]_lut_out = Y1L95;
P42_reg_o[18] = DFFEA(P42_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18]
--operation mode is normal

P81_reg_o[18]_lut_out = Y1L95;
P81_reg_o[18] = DFFEA(P81_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5517
--operation mode is normal

JB1L79 = A1L851 & (P81_reg_o[18] # A1L751 & P42_reg_o[18]) # !A1L851 & A1L751 & P42_reg_o[18];


--P02_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[18]
--operation mode is normal

P02_reg_o[18]_lut_out = Y1L95;
P02_reg_o[18] = DFFEA(P02_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]
--operation mode is normal

P71_reg_o[18]_lut_out = Y1L95;
P71_reg_o[18] = DFFEA(P71_reg_o[18]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L89 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5518
--operation mode is normal

JB1L89 = A1L951 & (P71_reg_o[18] # A1L551 & P02_reg_o[18]) # !A1L951 & A1L551 & P02_reg_o[18];


--JB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~104
--operation mode is normal

JB1L49 = JB1L59 # JB1L69 # JB1L79 # JB1L89;


--Y1L131 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~9409
--operation mode is normal

Y1L131 = Y1L521 & (JB1L49 # Y1L241 & Y1L031) # !Y1L521 & Y1L241 & Y1L031;


--P2_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18]
--operation mode is normal

P2_reg_o[18]_lut_out = W1L741Q & P8_reg_o[18];
P2_reg_o[18] = DFFEA(P2_reg_o[18]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2]
--operation mode is normal

P3_reg_o[2]_lut_out = W1L741Q & P9_reg_o[2];
P3_reg_o[2] = DFFEA(P3_reg_o[2]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[2]
--operation mode is normal

P1_reg_o[2]_lut_out = Y1L34;
P1_reg_o[2] = DFFEA(P1_reg_o[2]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[2]_PORT_A_data_in = Y1L34;
U2_q_b[2]_PORT_A_data_in_reg = DFFE(U2_q_b[2]_PORT_A_data_in, U2_q_b[2]_clock_0, , , );
U2_q_b[2]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[2]_PORT_A_address_reg = DFFE(U2_q_b[2]_PORT_A_address, U2_q_b[2]_clock_0, , , );
U2_q_b[2]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[2]_PORT_B_address_reg = DFFE(U2_q_b[2]_PORT_B_address, U2_q_b[2]_clock_0, , , );
U2_q_b[2]_PORT_A_write_enable = H1L6;
U2_q_b[2]_PORT_A_write_enable_reg = DFFE(U2_q_b[2]_PORT_A_write_enable, U2_q_b[2]_clock_0, , , );
U2_q_b[2]_PORT_B_read_enable = VCC;
U2_q_b[2]_PORT_B_read_enable_reg = DFFE(U2_q_b[2]_PORT_B_read_enable, U2_q_b[2]_clock_0, , , );
U2_q_b[2]_clock_0 = KB1__clk1;
U2_q_b[2]_PORT_B_data_out = MEMORY(U2_q_b[2]_PORT_A_data_in_reg, , U2_q_b[2]_PORT_A_address_reg, U2_q_b[2]_PORT_B_address_reg, U2_q_b[2]_PORT_A_write_enable_reg, U2_q_b[2]_PORT_B_read_enable_reg, , , U2_q_b[2]_clock_0, , , , , );
U2_q_b[2] = U2_q_b[2]_PORT_B_data_out[0];


--Y1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9410
--operation mode is normal

Y1L69 = A1L261 & (Y1L2 & P1_reg_o[2] # !Y1L2 & U2_q_b[2]);


--Y1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9411
--operation mode is normal

Y1L79 = E1_led_data[2] & (Y1L09 # Y1L241 & Y1L69) # !E1_led_data[2] & Y1L241 & Y1L69;


--P22_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[2]
--operation mode is normal

P22_reg_o[2]_lut_out = Y1L34;
P22_reg_o[2] = DFFEA(P22_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5519
--operation mode is normal

JB1L51 = P12_reg_o[2] & (A1L061 # A1L451 & P22_reg_o[2]) # !P12_reg_o[2] & A1L451 & P22_reg_o[2];


--P32_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2]
--operation mode is normal

P32_reg_o[2]_lut_out = Y1L34;
P32_reg_o[2] = DFFEA(P32_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5520
--operation mode is normal

JB1L61 = A1L161 & (P91_reg_o[2] # A1L651 & P32_reg_o[2]) # !A1L161 & A1L651 & P32_reg_o[2];


--P42_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]
--operation mode is normal

P42_reg_o[2]_lut_out = Y1L34;
P42_reg_o[2] = DFFEA(P42_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2]
--operation mode is normal

P81_reg_o[2]_lut_out = Y1L34;
P81_reg_o[2] = DFFEA(P81_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5521
--operation mode is normal

JB1L71 = A1L851 & (P81_reg_o[2] # A1L751 & P42_reg_o[2]) # !A1L851 & A1L751 & P42_reg_o[2];


--P02_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[2]
--operation mode is normal

P02_reg_o[2]_lut_out = Y1L34;
P02_reg_o[2] = DFFEA(P02_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]
--operation mode is normal

P71_reg_o[2]_lut_out = Y1L34;
P71_reg_o[2] = DFFEA(P71_reg_o[2]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5522
--operation mode is normal

JB1L81 = A1L951 & (P71_reg_o[2] # A1L551 & P02_reg_o[2]) # !A1L951 & A1L551 & P02_reg_o[2];


--JB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~167
--operation mode is normal

JB1L41 = JB1L51 # JB1L61 # JB1L71 # JB1L81;


--Y1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9412
--operation mode is normal

Y1L89 = Y1L79 # Y1L521 & JB1L41;


--P8_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17]
--operation mode is normal

P8_reg_o[17]_lut_out = M3_reg[17];
P8_reg_o[17] = DFFEA(P8_reg_o[17]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9]
--operation mode is normal

P9_reg_o[9]_lut_out = M3_reg[9];
P9_reg_o[9] = DFFEA(P9_reg_o[9]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1]
--operation mode is normal

P9_reg_o[1]_lut_out = M3_reg[1];
P9_reg_o[1] = DFFEA(P9_reg_o[1]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8]
--operation mode is normal

M2_reg[8]_lut_out = M2_reg[7] & (U1_q_b[8] # J2L1Q) # !M2_reg[7] & U1_q_b[8] & !J2L1Q;
M2_reg[8] = DFFEA(M2_reg[8]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[9]_PORT_A_data_in = Y1L05;
U1_q_b[9]_PORT_A_data_in_reg = DFFE(U1_q_b[9]_PORT_A_data_in, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[9]_PORT_A_address_reg = DFFE(U1_q_b[9]_PORT_A_address, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[9]_PORT_B_address_reg = DFFE(U1_q_b[9]_PORT_B_address, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_A_write_enable = H1L6;
U1_q_b[9]_PORT_A_write_enable_reg = DFFE(U1_q_b[9]_PORT_A_write_enable, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_B_read_enable = VCC;
U1_q_b[9]_PORT_B_read_enable_reg = DFFE(U1_q_b[9]_PORT_B_read_enable, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_clock_0 = KB1__clk1;
U1_q_b[9]_PORT_B_data_out = MEMORY(U1_q_b[9]_PORT_A_data_in_reg, , U1_q_b[9]_PORT_A_address_reg, U1_q_b[9]_PORT_B_address_reg, U1_q_b[9]_PORT_A_write_enable_reg, U1_q_b[9]_PORT_B_read_enable_reg, , , U1_q_b[9]_clock_0, , , , , );
U1_q_b[9] = U1_q_b[9]_PORT_B_data_out[0];


--M5_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[2]
--operation mode is normal

M5_reg[2]_lut_out = DB1L01Q & lvds_cmd;
M5_reg[2] = DFFEA(M5_reg[2]_lut_out, KB1__clk2, rst_n, , !DB1L21Q, , );


--M5_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[0]
--operation mode is normal

M5_reg[0]_lut_out = DB1L01Q & M5_reg[1];
M5_reg[0] = DFFEA(M5_reg[0]_lut_out, KB1__clk2, rst_n, , !DB1L21Q, , );


--M5_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[1]
--operation mode is normal

M5_reg[1]_lut_out = DB1L01Q & M5_reg[2];
M5_reg[1] = DFFEA(M5_reg[1]_lut_out, KB1__clk2, rst_n, , !DB1L21Q, , );


--M1_reg[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[8]
--operation mode is normal

M1_reg[8]_lut_out = M1_reg[7] & (P1_reg_o[8] # J1L1Q) # !M1_reg[7] & P1_reg_o[8] & !J1L1Q;
M1_reg[8] = DFFEA(M1_reg[8]_lut_out, !KB1__clk0, rst_n, , , , );


--CB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3]
--operation mode is normal

CB2_crc_reg[3]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[2]);
CB2_crc_reg[3] = DFFEA(CB2_crc_reg[3]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--HB1L5Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24
--operation mode is normal

HB1L5Q_lut_out = HB1L31;
HB1L5Q = DFFEA(HB1L5Q_lut_out, KB1__clk0, rst_n, , , , );


--HB1L4Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23
--operation mode is normal

HB1L4Q_lut_out = HB1L61;
HB1L4Q = DFFEA(HB1L4Q_lut_out, KB1__clk0, rst_n, , , , );


--HB1L1Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20
--operation mode is normal

HB1L1Q_lut_out = !HB1L9;
HB1L1Q = DFFEA(HB1L1Q_lut_out, KB1__clk0, rst_n, , , , );


--HB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|Select~86
--operation mode is normal

HB1L32 = HB1L2Q # HB1L4Q # JB1_init_window_req_o & !HB1L1Q;


--HB1L3Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22
--operation mode is normal

HB1L3Q_lut_out = HB1L7;
HB1L3Q = DFFEA(HB1L3Q_lut_out, KB1__clk0, rst_n, , , , );


--HB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~54
--operation mode is normal

HB1L22 = !HB1L12 # !HB1L91 # !N9_safe_q[9] # !N9_safe_q[11];


--HB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|Select~87
--operation mode is normal

HB1L42 = HB1L32 # !HB1L22 & (HB1L5Q # HB1L3Q);


--HB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_on~35
--operation mode is normal

HB1L11 = LCELL(HB1L5Q & (HB1L11 # HB1L42) # !HB1L5Q & HB1L11 & !HB1L42);


--P3_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27]
--operation mode is normal

P3_reg_o[27]_lut_out = W1L741Q & P9_reg_o[27];
P3_reg_o[27] = DFFEA(P3_reg_o[27]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[27]
--operation mode is normal

P1_reg_o[27]_lut_out = Y1L86;
P1_reg_o[27] = DFFEA(P1_reg_o[27]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[27]_PORT_A_data_in = Y1L86;
U2_q_b[27]_PORT_A_data_in_reg = DFFE(U2_q_b[27]_PORT_A_data_in, U2_q_b[27]_clock_0, , , );
U2_q_b[27]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[27]_PORT_A_address_reg = DFFE(U2_q_b[27]_PORT_A_address, U2_q_b[27]_clock_0, , , );
U2_q_b[27]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[27]_PORT_B_address_reg = DFFE(U2_q_b[27]_PORT_B_address, U2_q_b[27]_clock_0, , , );
U2_q_b[27]_PORT_A_write_enable = H1L6;
U2_q_b[27]_PORT_A_write_enable_reg = DFFE(U2_q_b[27]_PORT_A_write_enable, U2_q_b[27]_clock_0, , , );
U2_q_b[27]_PORT_B_read_enable = VCC;
U2_q_b[27]_PORT_B_read_enable_reg = DFFE(U2_q_b[27]_PORT_B_read_enable, U2_q_b[27]_clock_0, , , );
U2_q_b[27]_clock_0 = KB1__clk1;
U2_q_b[27]_PORT_B_data_out = MEMORY(U2_q_b[27]_PORT_A_data_in_reg, , U2_q_b[27]_PORT_A_address_reg, U2_q_b[27]_PORT_B_address_reg, U2_q_b[27]_PORT_A_write_enable_reg, U2_q_b[27]_PORT_B_read_enable_reg, , , U2_q_b[27]_clock_0, , , , , );
U2_q_b[27] = U2_q_b[27]_PORT_B_data_out[0];


--Y1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~9413
--operation mode is normal

Y1L941 = A1L261 & (Y1L2 & P1_reg_o[27] # !Y1L2 & U2_q_b[27]);


--P22_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[27]
--operation mode is normal

P22_reg_o[27]_lut_out = Y1L86;
P22_reg_o[27] = DFFEA(P22_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5523
--operation mode is normal

JB1L041 = P12_reg_o[27] & (A1L061 # A1L451 & P22_reg_o[27]) # !P12_reg_o[27] & A1L451 & P22_reg_o[27];


--P32_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27]
--operation mode is normal

P32_reg_o[27]_lut_out = Y1L86;
P32_reg_o[27] = DFFEA(P32_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5524
--operation mode is normal

JB1L141 = A1L161 & (P91_reg_o[27] # A1L651 & P32_reg_o[27]) # !A1L161 & A1L651 & P32_reg_o[27];


--P42_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]
--operation mode is normal

P42_reg_o[27]_lut_out = Y1L86;
P42_reg_o[27] = DFFEA(P42_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27]
--operation mode is normal

P81_reg_o[27]_lut_out = Y1L86;
P81_reg_o[27] = DFFEA(P81_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5525
--operation mode is normal

JB1L241 = A1L851 & (P81_reg_o[27] # A1L751 & P42_reg_o[27]) # !A1L851 & A1L751 & P42_reg_o[27];


--P02_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[27]
--operation mode is normal

P02_reg_o[27]_lut_out = Y1L86;
P02_reg_o[27] = DFFEA(P02_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]
--operation mode is normal

P71_reg_o[27]_lut_out = Y1L86;
P71_reg_o[27] = DFFEA(P71_reg_o[27]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L341 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5526
--operation mode is normal

JB1L341 = A1L951 & (P71_reg_o[27] # A1L551 & P02_reg_o[27]) # !A1L951 & A1L551 & P02_reg_o[27];


--JB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~131
--operation mode is normal

JB1L931 = JB1L041 # JB1L141 # JB1L241 # JB1L341;


--Y1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~9414
--operation mode is normal

Y1L051 = Y1L521 & (JB1L931 # Y1L241 & Y1L941) # !Y1L521 & Y1L241 & Y1L941;


--P5_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28]
--operation mode is normal

P5_reg_o[28]_lut_out = P3_reg_o[28];
P5_reg_o[28] = DFFEA(P5_reg_o[28]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[28]_PORT_A_data_in = Y1L251;
Z2_q_b[28]_PORT_A_data_in_reg = DFFE(Z2_q_b[28]_PORT_A_data_in, Z2_q_b[28]_clock_0, , , );
Z2_q_b[28]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[28]_PORT_A_address_reg = DFFE(Z2_q_b[28]_PORT_A_address, Z2_q_b[28]_clock_0, , , );
Z2_q_b[28]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[28]_PORT_B_address_reg = DFFE(Z2_q_b[28]_PORT_B_address, Z2_q_b[28]_clock_0, , , );
Z2_q_b[28]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[28]_PORT_A_write_enable_reg = DFFE(Z2_q_b[28]_PORT_A_write_enable, Z2_q_b[28]_clock_0, , , );
Z2_q_b[28]_PORT_B_read_enable = VCC;
Z2_q_b[28]_PORT_B_read_enable_reg = DFFE(Z2_q_b[28]_PORT_B_read_enable, Z2_q_b[28]_clock_0, , , );
Z2_q_b[28]_clock_0 = KB1__clk1;
Z2_q_b[28]_PORT_B_data_out = MEMORY(Z2_q_b[28]_PORT_A_data_in_reg, , Z2_q_b[28]_PORT_A_address_reg, Z2_q_b[28]_PORT_B_address_reg, Z2_q_b[28]_PORT_A_write_enable_reg, Z2_q_b[28]_PORT_B_read_enable_reg, , , Z2_q_b[28]_clock_0, , , , , );
Z2_q_b[28] = Z2_q_b[28]_PORT_B_data_out[0];


--M6L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060
--operation mode is normal

M6L86 = M6L53 & (X1L43 & P5_reg_o[28] # !X1L43 & Z2_q_b[28]);


--M6_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

M6_reg[29]_lut_out = M6L67 # M6L77 # M6L43 & P4_reg_o[29];
M6_reg[29] = DFFEA(M6_reg[29]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6061
--operation mode is normal

M6L96 = M6_reg[29] & !X1L04Q & !X1L34Q;


--P4_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28]
--operation mode is normal

P4_reg_o[28]_lut_out = P2_reg_o[28];
P4_reg_o[28] = DFFEA(P4_reg_o[28]_lut_out, KB1__clk0, rst_n, , , , );


--P2_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27]
--operation mode is normal

P2_reg_o[27]_lut_out = W1L841Q # W1L741Q & P8_reg_o[27];
P2_reg_o[27] = DFFEA(P2_reg_o[27]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P8_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26]
--operation mode is normal

P8_reg_o[26]_lut_out = M3_reg[26];
P8_reg_o[26] = DFFEA(P8_reg_o[26]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P51_reg_o[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[30]
--operation mode is normal

P51_reg_o[30]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[2] # !X1L66Q & M6_reg[30];
P51_reg_o[30] = DFFEA(P51_reg_o[30]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[8]
--operation mode is normal

M7_reg[8]_lut_out = M7L12 # M7L41 & EB1L81 & !BB8_count[2];
M7_reg[8] = DFFEA(M7_reg[8]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~280
--operation mode is normal

M7L02 = M7L21 & (P51_reg_o[30] # M7_reg[8] & !FB1L3Q) # !M7L21 & M7_reg[8] & !FB1L3Q;


--P51_reg_o[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[14]
--operation mode is normal

P51_reg_o[14]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[18] # !X1L66Q & M6_reg[14];
P51_reg_o[14] = DFFEA(P51_reg_o[14]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[22]
--operation mode is normal

P51_reg_o[22]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[10] # !X1L66Q & M6_reg[22];
P51_reg_o[22] = DFFEA(P51_reg_o[22]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[6]
--operation mode is normal

P51_reg_o[6]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[26] # !X1L66Q & M6_reg[6];
P51_reg_o[6] = DFFEA(P51_reg_o[6]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~44
--operation mode is normal

EB1L51 = BB8_count[1] & (BB8_count[0] # P51_reg_o[22]) # !BB8_count[1] & !BB8_count[0] & P51_reg_o[6];


--EB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~45
--operation mode is normal

EB1L61 = EB1L51 & (P51_reg_o[30] # !BB8_count[0]) # !EB1L51 & P51_reg_o[14] & BB8_count[0];


--CB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11]
--operation mode is normal

CB2_crc_reg[11]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[10]);
CB2_crc_reg[11] = DFFEA(CB2_crc_reg[11]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

M6_reg[21]_lut_out = M6L87 # M6L97 # M6L43 & P4_reg_o[21];
M6_reg[21] = DFFEA(M6_reg[21]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19]
--operation mode is normal

CB2_crc_reg[19]_lut_out = CB2_crc_reg[18] & !X1L04Q;
CB2_crc_reg[19] = DFFEA(CB2_crc_reg[19]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

M6_reg[13]_lut_out = M6L08 # M6L18 # M6L43 & P4_reg_o[13];
M6_reg[13] = DFFEA(M6_reg[13]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27]
--operation mode is normal

CB2_crc_reg[27]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[26]);
CB2_crc_reg[27] = DFFEA(CB2_crc_reg[27]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

M6_reg[5]_lut_out = M6L28 # M6L38 # M6L43 & P4_reg_o[5];
M6_reg[5] = DFFEA(M6_reg[5]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12]
--operation mode is normal

P5_reg_o[12]_lut_out = P3_reg_o[12];
P5_reg_o[12] = DFFEA(P5_reg_o[12]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[12]_PORT_A_data_in = Y1L811;
Z2_q_b[12]_PORT_A_data_in_reg = DFFE(Z2_q_b[12]_PORT_A_data_in, Z2_q_b[12]_clock_0, , , );
Z2_q_b[12]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[12]_PORT_A_address_reg = DFFE(Z2_q_b[12]_PORT_A_address, Z2_q_b[12]_clock_0, , , );
Z2_q_b[12]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[12]_PORT_B_address_reg = DFFE(Z2_q_b[12]_PORT_B_address, Z2_q_b[12]_clock_0, , , );
Z2_q_b[12]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[12]_PORT_A_write_enable_reg = DFFE(Z2_q_b[12]_PORT_A_write_enable, Z2_q_b[12]_clock_0, , , );
Z2_q_b[12]_PORT_B_read_enable = VCC;
Z2_q_b[12]_PORT_B_read_enable_reg = DFFE(Z2_q_b[12]_PORT_B_read_enable, Z2_q_b[12]_clock_0, , , );
Z2_q_b[12]_clock_0 = KB1__clk1;
Z2_q_b[12]_PORT_B_data_out = MEMORY(Z2_q_b[12]_PORT_A_data_in_reg, , Z2_q_b[12]_PORT_A_address_reg, Z2_q_b[12]_PORT_B_address_reg, Z2_q_b[12]_PORT_A_write_enable_reg, Z2_q_b[12]_PORT_B_read_enable_reg, , , Z2_q_b[12]_clock_0, , , , , );
Z2_q_b[12] = Z2_q_b[12]_PORT_B_data_out[0];


--M6L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063
--operation mode is normal

M6L07 = M6L53 & (X1L43 & P5_reg_o[12] # !X1L43 & Z2_q_b[12]);


--M6L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6064
--operation mode is normal

M6L17 = M6_reg[13] & !X1L04Q & !X1L34Q;


--P5_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20]
--operation mode is normal

P5_reg_o[20]_lut_out = P3_reg_o[20];
P5_reg_o[20] = DFFEA(P5_reg_o[20]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[20]_PORT_A_data_in = Y1L531;
Z2_q_b[20]_PORT_A_data_in_reg = DFFE(Z2_q_b[20]_PORT_A_data_in, Z2_q_b[20]_clock_0, , , );
Z2_q_b[20]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[20]_PORT_A_address_reg = DFFE(Z2_q_b[20]_PORT_A_address, Z2_q_b[20]_clock_0, , , );
Z2_q_b[20]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[20]_PORT_B_address_reg = DFFE(Z2_q_b[20]_PORT_B_address, Z2_q_b[20]_clock_0, , , );
Z2_q_b[20]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[20]_PORT_A_write_enable_reg = DFFE(Z2_q_b[20]_PORT_A_write_enable, Z2_q_b[20]_clock_0, , , );
Z2_q_b[20]_PORT_B_read_enable = VCC;
Z2_q_b[20]_PORT_B_read_enable_reg = DFFE(Z2_q_b[20]_PORT_B_read_enable, Z2_q_b[20]_clock_0, , , );
Z2_q_b[20]_clock_0 = KB1__clk1;
Z2_q_b[20]_PORT_B_data_out = MEMORY(Z2_q_b[20]_PORT_A_data_in_reg, , Z2_q_b[20]_PORT_A_address_reg, Z2_q_b[20]_PORT_B_address_reg, Z2_q_b[20]_PORT_A_write_enable_reg, Z2_q_b[20]_PORT_B_read_enable_reg, , , Z2_q_b[20]_clock_0, , , , , );
Z2_q_b[20] = Z2_q_b[20]_PORT_B_data_out[0];


--M6L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066
--operation mode is normal

M6L27 = M6L53 & (X1L43 & P5_reg_o[20] # !X1L43 & Z2_q_b[20]);


--M6L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6067
--operation mode is normal

M6L37 = M6_reg[21] & !X1L04Q & !X1L34Q;


--P4_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20]
--operation mode is normal

P4_reg_o[20]_lut_out = P2_reg_o[20];
P4_reg_o[20] = DFFEA(P4_reg_o[20]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4]
--operation mode is normal

P5_reg_o[4]_lut_out = P3_reg_o[4];
P5_reg_o[4] = DFFEA(P5_reg_o[4]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[4]_PORT_A_data_in = Y1L201;
Z2_q_b[4]_PORT_A_data_in_reg = DFFE(Z2_q_b[4]_PORT_A_data_in, Z2_q_b[4]_clock_0, , , );
Z2_q_b[4]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[4]_PORT_A_address_reg = DFFE(Z2_q_b[4]_PORT_A_address, Z2_q_b[4]_clock_0, , , );
Z2_q_b[4]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[4]_PORT_B_address_reg = DFFE(Z2_q_b[4]_PORT_B_address, Z2_q_b[4]_clock_0, , , );
Z2_q_b[4]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[4]_PORT_A_write_enable_reg = DFFE(Z2_q_b[4]_PORT_A_write_enable, Z2_q_b[4]_clock_0, , , );
Z2_q_b[4]_PORT_B_read_enable = VCC;
Z2_q_b[4]_PORT_B_read_enable_reg = DFFE(Z2_q_b[4]_PORT_B_read_enable, Z2_q_b[4]_clock_0, , , );
Z2_q_b[4]_clock_0 = KB1__clk1;
Z2_q_b[4]_PORT_B_data_out = MEMORY(Z2_q_b[4]_PORT_A_data_in_reg, , Z2_q_b[4]_PORT_A_address_reg, Z2_q_b[4]_PORT_B_address_reg, Z2_q_b[4]_PORT_A_write_enable_reg, Z2_q_b[4]_PORT_B_read_enable_reg, , , Z2_q_b[4]_clock_0, , , , , );
Z2_q_b[4] = Z2_q_b[4]_PORT_B_data_out[0];


--M6L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069
--operation mode is normal

M6L47 = M6L53 & (X1L43 & P5_reg_o[4] # !X1L43 & Z2_q_b[4]);


--M6L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6070
--operation mode is normal

M6L57 = M6_reg[5] & !X1L04Q & !X1L34Q;


--P1_reg_o[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[19]
--operation mode is normal

P1_reg_o[19]_lut_out = Y1L06;
P1_reg_o[19] = DFFEA(P1_reg_o[19]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[19]_PORT_A_data_in = Y1L06;
U2_q_b[19]_PORT_A_data_in_reg = DFFE(U2_q_b[19]_PORT_A_data_in, U2_q_b[19]_clock_0, , , );
U2_q_b[19]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[19]_PORT_A_address_reg = DFFE(U2_q_b[19]_PORT_A_address, U2_q_b[19]_clock_0, , , );
U2_q_b[19]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[19]_PORT_B_address_reg = DFFE(U2_q_b[19]_PORT_B_address, U2_q_b[19]_clock_0, , , );
U2_q_b[19]_PORT_A_write_enable = H1L6;
U2_q_b[19]_PORT_A_write_enable_reg = DFFE(U2_q_b[19]_PORT_A_write_enable, U2_q_b[19]_clock_0, , , );
U2_q_b[19]_PORT_B_read_enable = VCC;
U2_q_b[19]_PORT_B_read_enable_reg = DFFE(U2_q_b[19]_PORT_B_read_enable, U2_q_b[19]_clock_0, , , );
U2_q_b[19]_clock_0 = KB1__clk1;
U2_q_b[19]_PORT_B_data_out = MEMORY(U2_q_b[19]_PORT_A_data_in_reg, , U2_q_b[19]_PORT_A_address_reg, U2_q_b[19]_PORT_B_address_reg, U2_q_b[19]_PORT_A_write_enable_reg, U2_q_b[19]_PORT_B_read_enable_reg, , , U2_q_b[19]_clock_0, , , , , );
U2_q_b[19] = U2_q_b[19]_PORT_B_data_out[0];


--Y1L231 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~9415
--operation mode is normal

Y1L231 = A1L261 & (Y1L2 & P1_reg_o[19] # !Y1L2 & U2_q_b[19]);


--P22_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[19]
--operation mode is normal

P22_reg_o[19]_lut_out = Y1L06;
P22_reg_o[19] = DFFEA(P22_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5527
--operation mode is normal

JB1L001 = P12_reg_o[19] & (A1L061 # A1L451 & P22_reg_o[19]) # !P12_reg_o[19] & A1L451 & P22_reg_o[19];


--P32_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19]
--operation mode is normal

P32_reg_o[19]_lut_out = Y1L06;
P32_reg_o[19] = DFFEA(P32_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5528
--operation mode is normal

JB1L101 = A1L161 & (P91_reg_o[19] # A1L651 & P32_reg_o[19]) # !A1L161 & A1L651 & P32_reg_o[19];


--P42_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]
--operation mode is normal

P42_reg_o[19]_lut_out = Y1L06;
P42_reg_o[19] = DFFEA(P42_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19]
--operation mode is normal

P81_reg_o[19]_lut_out = Y1L06;
P81_reg_o[19] = DFFEA(P81_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5529
--operation mode is normal

JB1L201 = A1L851 & (P81_reg_o[19] # A1L751 & P42_reg_o[19]) # !A1L851 & A1L751 & P42_reg_o[19];


--P02_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[19]
--operation mode is normal

P02_reg_o[19]_lut_out = Y1L06;
P02_reg_o[19] = DFFEA(P02_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19]
--operation mode is normal

P71_reg_o[19]_lut_out = Y1L06;
P71_reg_o[19] = DFFEA(P71_reg_o[19]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5530
--operation mode is normal

JB1L301 = A1L951 & (P71_reg_o[19] # A1L551 & P02_reg_o[19]) # !A1L951 & A1L551 & P02_reg_o[19];


--JB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~140
--operation mode is normal

JB1L99 = JB1L001 # JB1L101 # JB1L201 # JB1L301;


--Y1L331 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~9416
--operation mode is normal

Y1L331 = Y1L521 & (JB1L99 # Y1L241 & Y1L231) # !Y1L521 & Y1L241 & Y1L231;


--P2_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19]
--operation mode is normal

P2_reg_o[19]_lut_out = W1L841Q # W1L741Q & P8_reg_o[19];
P2_reg_o[19] = DFFEA(P2_reg_o[19]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11]
--operation mode is normal

P3_reg_o[11]_lut_out = W1L741Q & P9_reg_o[11];
P3_reg_o[11] = DFFEA(P3_reg_o[11]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[11]_PORT_A_data_in = Y1L25;
U2_q_b[11]_PORT_A_data_in_reg = DFFE(U2_q_b[11]_PORT_A_data_in, U2_q_b[11]_clock_0, , , );
U2_q_b[11]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[11]_PORT_A_address_reg = DFFE(U2_q_b[11]_PORT_A_address, U2_q_b[11]_clock_0, , , );
U2_q_b[11]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[11]_PORT_B_address_reg = DFFE(U2_q_b[11]_PORT_B_address, U2_q_b[11]_clock_0, , , );
U2_q_b[11]_PORT_A_write_enable = H1L6;
U2_q_b[11]_PORT_A_write_enable_reg = DFFE(U2_q_b[11]_PORT_A_write_enable, U2_q_b[11]_clock_0, , , );
U2_q_b[11]_PORT_B_read_enable = VCC;
U2_q_b[11]_PORT_B_read_enable_reg = DFFE(U2_q_b[11]_PORT_B_read_enable, U2_q_b[11]_clock_0, , , );
U2_q_b[11]_clock_0 = KB1__clk1;
U2_q_b[11]_PORT_B_data_out = MEMORY(U2_q_b[11]_PORT_A_data_in_reg, , U2_q_b[11]_PORT_A_address_reg, U2_q_b[11]_PORT_B_address_reg, U2_q_b[11]_PORT_A_write_enable_reg, U2_q_b[11]_PORT_B_read_enable_reg, , , U2_q_b[11]_clock_0, , , , , );
U2_q_b[11] = U2_q_b[11]_PORT_B_data_out[0];


--Y1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~9417
--operation mode is normal

Y1L511 = A1L261 & (Y1L2 & P1_reg_o[11] # !Y1L2 & U2_q_b[11]);


--P22_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[11]
--operation mode is normal

P22_reg_o[11]_lut_out = Y1L25;
P22_reg_o[11] = DFFEA(P22_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5531
--operation mode is normal

JB1L06 = P12_reg_o[11] & (A1L061 # A1L451 & P22_reg_o[11]) # !P12_reg_o[11] & A1L451 & P22_reg_o[11];


--P32_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11]
--operation mode is normal

P32_reg_o[11]_lut_out = Y1L25;
P32_reg_o[11] = DFFEA(P32_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5532
--operation mode is normal

JB1L16 = A1L161 & (P91_reg_o[11] # A1L651 & P32_reg_o[11]) # !A1L161 & A1L651 & P32_reg_o[11];


--P42_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]
--operation mode is normal

P42_reg_o[11]_lut_out = Y1L25;
P42_reg_o[11] = DFFEA(P42_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11]
--operation mode is normal

P81_reg_o[11]_lut_out = Y1L25;
P81_reg_o[11] = DFFEA(P81_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5533
--operation mode is normal

JB1L26 = A1L851 & (P81_reg_o[11] # A1L751 & P42_reg_o[11]) # !A1L851 & A1L751 & P42_reg_o[11];


--P02_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[11]
--operation mode is normal

P02_reg_o[11]_lut_out = Y1L25;
P02_reg_o[11] = DFFEA(P02_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11]
--operation mode is normal

P71_reg_o[11]_lut_out = Y1L25;
P71_reg_o[11] = DFFEA(P71_reg_o[11]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5534
--operation mode is normal

JB1L36 = A1L951 & (P71_reg_o[11] # A1L551 & P02_reg_o[11]) # !A1L951 & A1L551 & P02_reg_o[11];


--JB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~149
--operation mode is normal

JB1L95 = JB1L06 # JB1L16 # JB1L26 # JB1L36;


--Y1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~9418
--operation mode is normal

Y1L611 = Y1L521 & (JB1L95 # Y1L241 & Y1L511) # !Y1L521 & Y1L241 & Y1L511;


--P3_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3]
--operation mode is normal

P3_reg_o[3]_lut_out = W1L741Q & P9_reg_o[3];
P3_reg_o[3] = DFFEA(P3_reg_o[3]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[3]
--operation mode is normal

P1_reg_o[3]_lut_out = Y1L44;
P1_reg_o[3] = DFFEA(P1_reg_o[3]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[3]_PORT_A_data_in = Y1L44;
U2_q_b[3]_PORT_A_data_in_reg = DFFE(U2_q_b[3]_PORT_A_data_in, U2_q_b[3]_clock_0, , , );
U2_q_b[3]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[3]_PORT_A_address_reg = DFFE(U2_q_b[3]_PORT_A_address, U2_q_b[3]_clock_0, , , );
U2_q_b[3]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[3]_PORT_B_address_reg = DFFE(U2_q_b[3]_PORT_B_address, U2_q_b[3]_clock_0, , , );
U2_q_b[3]_PORT_A_write_enable = H1L6;
U2_q_b[3]_PORT_A_write_enable_reg = DFFE(U2_q_b[3]_PORT_A_write_enable, U2_q_b[3]_clock_0, , , );
U2_q_b[3]_PORT_B_read_enable = VCC;
U2_q_b[3]_PORT_B_read_enable_reg = DFFE(U2_q_b[3]_PORT_B_read_enable, U2_q_b[3]_clock_0, , , );
U2_q_b[3]_clock_0 = KB1__clk1;
U2_q_b[3]_PORT_B_data_out = MEMORY(U2_q_b[3]_PORT_A_data_in_reg, , U2_q_b[3]_PORT_A_address_reg, U2_q_b[3]_PORT_B_address_reg, U2_q_b[3]_PORT_A_write_enable_reg, U2_q_b[3]_PORT_B_read_enable_reg, , , U2_q_b[3]_clock_0, , , , , );
U2_q_b[3] = U2_q_b[3]_PORT_B_data_out[0];


--Y1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~9419
--operation mode is normal

Y1L99 = A1L261 & (Y1L2 & P1_reg_o[3] # !Y1L2 & U2_q_b[3]);


--P22_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[3]
--operation mode is normal

P22_reg_o[3]_lut_out = Y1L44;
P22_reg_o[3] = DFFEA(P22_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5535
--operation mode is normal

JB1L02 = P12_reg_o[3] & (A1L061 # A1L451 & P22_reg_o[3]) # !P12_reg_o[3] & A1L451 & P22_reg_o[3];


--P32_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3]
--operation mode is normal

P32_reg_o[3]_lut_out = Y1L44;
P32_reg_o[3] = DFFEA(P32_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5536
--operation mode is normal

JB1L12 = A1L161 & (P91_reg_o[3] # A1L651 & P32_reg_o[3]) # !A1L161 & A1L651 & P32_reg_o[3];


--P42_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3]
--operation mode is normal

P42_reg_o[3]_lut_out = Y1L44;
P42_reg_o[3] = DFFEA(P42_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3]
--operation mode is normal

P81_reg_o[3]_lut_out = Y1L44;
P81_reg_o[3] = DFFEA(P81_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5537
--operation mode is normal

JB1L22 = A1L851 & (P81_reg_o[3] # A1L751 & P42_reg_o[3]) # !A1L851 & A1L751 & P42_reg_o[3];


--P02_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[3]
--operation mode is normal

P02_reg_o[3]_lut_out = Y1L44;
P02_reg_o[3] = DFFEA(P02_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]
--operation mode is normal

P71_reg_o[3]_lut_out = Y1L44;
P71_reg_o[3] = DFFEA(P71_reg_o[3]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L32 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5538
--operation mode is normal

JB1L32 = A1L951 & (P71_reg_o[3] # A1L551 & P02_reg_o[3]) # !A1L951 & A1L551 & P02_reg_o[3];


--JB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~158
--operation mode is normal

JB1L91 = JB1L02 # JB1L12 # JB1L22 # JB1L32;


--Y1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~9420
--operation mode is normal

Y1L001 = Y1L521 & (JB1L91 # Y1L241 & Y1L99) # !Y1L521 & Y1L241 & Y1L99;


--P9_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10]
--operation mode is normal

P9_reg_o[10]_lut_out = M3_reg[10];
P9_reg_o[10] = DFFEA(P9_reg_o[10]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P8_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18]
--operation mode is normal

P8_reg_o[18]_lut_out = M3_reg[18];
P8_reg_o[18] = DFFEA(P8_reg_o[18]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2]
--operation mode is normal

P9_reg_o[2]_lut_out = M3_reg[2];
P9_reg_o[2] = DFFEA(P9_reg_o[2]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7]
--operation mode is normal

M2_reg[7]_lut_out = M2_reg[6] & (U1_q_b[7] # J2L1Q) # !M2_reg[6] & U1_q_b[7] & !J2L1Q;
M2_reg[7] = DFFEA(M2_reg[7]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[8]_PORT_A_data_in = Y1L94;
U1_q_b[8]_PORT_A_data_in_reg = DFFE(U1_q_b[8]_PORT_A_data_in, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[8]_PORT_A_address_reg = DFFE(U1_q_b[8]_PORT_A_address, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[8]_PORT_B_address_reg = DFFE(U1_q_b[8]_PORT_B_address, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_A_write_enable = H1L6;
U1_q_b[8]_PORT_A_write_enable_reg = DFFE(U1_q_b[8]_PORT_A_write_enable, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_B_read_enable = VCC;
U1_q_b[8]_PORT_B_read_enable_reg = DFFE(U1_q_b[8]_PORT_B_read_enable, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_clock_0 = KB1__clk1;
U1_q_b[8]_PORT_B_data_out = MEMORY(U1_q_b[8]_PORT_A_data_in_reg, , U1_q_b[8]_PORT_A_address_reg, U1_q_b[8]_PORT_B_address_reg, U1_q_b[8]_PORT_A_write_enable_reg, U1_q_b[8]_PORT_B_read_enable_reg, , , U1_q_b[8]_clock_0, , , , , );
U1_q_b[8] = U1_q_b[8]_PORT_B_data_out[0];


--M1_reg[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[7]
--operation mode is normal

M1_reg[7]_lut_out = M1_reg[6] & (P1_reg_o[7] # J1L1Q) # !M1_reg[6] & P1_reg_o[7] & !J1L1Q;
M1_reg[7] = DFFEA(M1_reg[7]_lut_out, !KB1__clk0, rst_n, , , , );


--CB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2]
--operation mode is normal

CB2_crc_reg[2]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[1]);
CB2_crc_reg[2] = DFFEA(CB2_crc_reg[2]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--P3_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28]
--operation mode is normal

P3_reg_o[28]_lut_out = W1L741Q & P9_reg_o[28];
P3_reg_o[28] = DFFEA(P3_reg_o[28]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[28]
--operation mode is normal

P1_reg_o[28]_lut_out = Y1L96;
P1_reg_o[28] = DFFEA(P1_reg_o[28]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[28]_PORT_A_data_in = Y1L96;
U2_q_b[28]_PORT_A_data_in_reg = DFFE(U2_q_b[28]_PORT_A_data_in, U2_q_b[28]_clock_0, , , );
U2_q_b[28]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[28]_PORT_A_address_reg = DFFE(U2_q_b[28]_PORT_A_address, U2_q_b[28]_clock_0, , , );
U2_q_b[28]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[28]_PORT_B_address_reg = DFFE(U2_q_b[28]_PORT_B_address, U2_q_b[28]_clock_0, , , );
U2_q_b[28]_PORT_A_write_enable = H1L6;
U2_q_b[28]_PORT_A_write_enable_reg = DFFE(U2_q_b[28]_PORT_A_write_enable, U2_q_b[28]_clock_0, , , );
U2_q_b[28]_PORT_B_read_enable = VCC;
U2_q_b[28]_PORT_B_read_enable_reg = DFFE(U2_q_b[28]_PORT_B_read_enable, U2_q_b[28]_clock_0, , , );
U2_q_b[28]_clock_0 = KB1__clk1;
U2_q_b[28]_PORT_B_data_out = MEMORY(U2_q_b[28]_PORT_A_data_in_reg, , U2_q_b[28]_PORT_A_address_reg, U2_q_b[28]_PORT_B_address_reg, U2_q_b[28]_PORT_A_write_enable_reg, U2_q_b[28]_PORT_B_read_enable_reg, , , U2_q_b[28]_clock_0, , , , , );
U2_q_b[28] = U2_q_b[28]_PORT_B_data_out[0];


--Y1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~9421
--operation mode is normal

Y1L151 = A1L261 & (Y1L2 & P1_reg_o[28] # !Y1L2 & U2_q_b[28]);


--P22_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[28]
--operation mode is normal

P22_reg_o[28]_lut_out = Y1L96;
P22_reg_o[28] = DFFEA(P22_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5539
--operation mode is normal

JB1L541 = P12_reg_o[28] & (A1L061 # A1L451 & P22_reg_o[28]) # !P12_reg_o[28] & A1L451 & P22_reg_o[28];


--P32_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]
--operation mode is normal

P32_reg_o[28]_lut_out = Y1L96;
P32_reg_o[28] = DFFEA(P32_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5540
--operation mode is normal

JB1L641 = A1L161 & (P91_reg_o[28] # A1L651 & P32_reg_o[28]) # !A1L161 & A1L651 & P32_reg_o[28];


--P42_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]
--operation mode is normal

P42_reg_o[28]_lut_out = Y1L96;
P42_reg_o[28] = DFFEA(P42_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28]
--operation mode is normal

P81_reg_o[28]_lut_out = Y1L96;
P81_reg_o[28] = DFFEA(P81_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5541
--operation mode is normal

JB1L741 = A1L851 & (P81_reg_o[28] # A1L751 & P42_reg_o[28]) # !A1L851 & A1L751 & P42_reg_o[28];


--P02_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[28]
--operation mode is normal

P02_reg_o[28]_lut_out = Y1L96;
P02_reg_o[28] = DFFEA(P02_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28]
--operation mode is normal

P71_reg_o[28]_lut_out = Y1L96;
P71_reg_o[28] = DFFEA(P71_reg_o[28]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5542
--operation mode is normal

JB1L841 = A1L951 & (P71_reg_o[28] # A1L551 & P02_reg_o[28]) # !A1L951 & A1L551 & P02_reg_o[28];


--JB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~176
--operation mode is normal

JB1L441 = JB1L541 # JB1L641 # JB1L741 # JB1L841;


--Y1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~9422
--operation mode is normal

Y1L251 = Y1L521 & (JB1L441 # Y1L241 & Y1L151) # !Y1L521 & Y1L241 & Y1L151;


--P5_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29]
--operation mode is normal

P5_reg_o[29]_lut_out = P3_reg_o[29];
P5_reg_o[29] = DFFEA(P5_reg_o[29]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[29]_PORT_A_data_in = Y1L451;
Z2_q_b[29]_PORT_A_data_in_reg = DFFE(Z2_q_b[29]_PORT_A_data_in, Z2_q_b[29]_clock_0, , , );
Z2_q_b[29]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[29]_PORT_A_address_reg = DFFE(Z2_q_b[29]_PORT_A_address, Z2_q_b[29]_clock_0, , , );
Z2_q_b[29]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[29]_PORT_B_address_reg = DFFE(Z2_q_b[29]_PORT_B_address, Z2_q_b[29]_clock_0, , , );
Z2_q_b[29]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[29]_PORT_A_write_enable_reg = DFFE(Z2_q_b[29]_PORT_A_write_enable, Z2_q_b[29]_clock_0, , , );
Z2_q_b[29]_PORT_B_read_enable = VCC;
Z2_q_b[29]_PORT_B_read_enable_reg = DFFE(Z2_q_b[29]_PORT_B_read_enable, Z2_q_b[29]_clock_0, , , );
Z2_q_b[29]_clock_0 = KB1__clk1;
Z2_q_b[29]_PORT_B_data_out = MEMORY(Z2_q_b[29]_PORT_A_data_in_reg, , Z2_q_b[29]_PORT_A_address_reg, Z2_q_b[29]_PORT_B_address_reg, Z2_q_b[29]_PORT_A_write_enable_reg, Z2_q_b[29]_PORT_B_read_enable_reg, , , Z2_q_b[29]_clock_0, , , , , );
Z2_q_b[29] = Z2_q_b[29]_PORT_B_data_out[0];


--M6L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072
--operation mode is normal

M6L67 = M6L53 & (X1L43 & P5_reg_o[29] # !X1L43 & Z2_q_b[29]);


--M6_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

M6_reg[30]_lut_out = X1L04Q & X1L64 # !X1L04Q & (X1L34Q & X1L64 # !X1L34Q & M6_reg[31]);
M6_reg[30] = DFFEA(M6_reg[30]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--M6L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6073
--operation mode is normal

M6L77 = M6_reg[30] & !X1L04Q & !X1L34Q;


--P4_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29]
--operation mode is normal

P4_reg_o[29]_lut_out = P2_reg_o[29];
P4_reg_o[29] = DFFEA(P4_reg_o[29]_lut_out, KB1__clk0, rst_n, , , , );


--P2_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28]
--operation mode is normal

P2_reg_o[28]_lut_out = W1L741Q & P8_reg_o[28];
P2_reg_o[28] = DFFEA(P2_reg_o[28]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P8_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27]
--operation mode is normal

P8_reg_o[27]_lut_out = M3_reg[27];
P8_reg_o[27] = DFFEA(P8_reg_o[27]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P51_reg_o[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[31]
--operation mode is normal

P51_reg_o[31]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[1] # !X1L66Q & M6_reg[31];
P51_reg_o[31] = DFFEA(P51_reg_o[31]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--M7_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[9]
--operation mode is normal

M7_reg[9]_lut_out = FB1L3Q;
M7_reg[9] = DFFEA(M7_reg[9]_lut_out, !EB1_tx_clk_divide[2], rst_n, , FB1L2Q, , );


--M7L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~282
--operation mode is normal

M7L12 = M7L21 & (P51_reg_o[31] # M7_reg[9] & !FB1L3Q) # !M7L21 & M7_reg[9] & !FB1L3Q;


--P51_reg_o[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[23]
--operation mode is normal

P51_reg_o[23]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[9] # !X1L66Q & M6_reg[23];
P51_reg_o[23] = DFFEA(P51_reg_o[23]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[15]
--operation mode is normal

P51_reg_o[15]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[17] # !X1L66Q & M6_reg[15];
P51_reg_o[15] = DFFEA(P51_reg_o[15]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--P51_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[7]
--operation mode is normal

P51_reg_o[7]_lut_out = X1L66Q & CB2L84 & CB2_crc_reg[25] # !X1L66Q & M6_reg[7];
P51_reg_o[7] = DFFEA(P51_reg_o[7]_lut_out, KB1__clk0, rst_n, , !EB1L12Q, , );


--EB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~46
--operation mode is normal

EB1L71 = BB8_count[0] & (BB8_count[1] # P51_reg_o[15]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[7];


--EB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~47
--operation mode is normal

EB1L81 = EB1L71 & (P51_reg_o[31] # !BB8_count[1]) # !EB1L71 & P51_reg_o[23] & BB8_count[1];


--CB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18]
--operation mode is normal

CB2_crc_reg[18]_lut_out = CB2_crc_reg[17] & !X1L04Q;
CB2_crc_reg[18] = DFFEA(CB2_crc_reg[18]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

M6_reg[14]_lut_out = M6L48 # M6L58 # M6L43 & P4_reg_o[14];
M6_reg[14] = DFFEA(M6_reg[14]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10]
--operation mode is normal

CB2_crc_reg[10]_lut_out = CB2_crc_reg[9] & !X1L04Q;
CB2_crc_reg[10] = DFFEA(CB2_crc_reg[10]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

M6_reg[22]_lut_out = M6L68 # M6L78 # M6L43 & P4_reg_o[22];
M6_reg[22] = DFFEA(M6_reg[22]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26]
--operation mode is normal

CB2_crc_reg[26]_lut_out = CB2_crc_reg[25] & !X1L04Q;
CB2_crc_reg[26] = DFFEA(CB2_crc_reg[26]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

M6_reg[6]_lut_out = M6L88 # M6L98 # M6L43 & P4_reg_o[6];
M6_reg[6] = DFFEA(M6_reg[6]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21]
--operation mode is normal

P5_reg_o[21]_lut_out = P3_reg_o[21];
P5_reg_o[21] = DFFEA(P5_reg_o[21]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[21]_PORT_A_data_in = Y1L731;
Z2_q_b[21]_PORT_A_data_in_reg = DFFE(Z2_q_b[21]_PORT_A_data_in, Z2_q_b[21]_clock_0, , , );
Z2_q_b[21]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[21]_PORT_A_address_reg = DFFE(Z2_q_b[21]_PORT_A_address, Z2_q_b[21]_clock_0, , , );
Z2_q_b[21]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[21]_PORT_B_address_reg = DFFE(Z2_q_b[21]_PORT_B_address, Z2_q_b[21]_clock_0, , , );
Z2_q_b[21]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[21]_PORT_A_write_enable_reg = DFFE(Z2_q_b[21]_PORT_A_write_enable, Z2_q_b[21]_clock_0, , , );
Z2_q_b[21]_PORT_B_read_enable = VCC;
Z2_q_b[21]_PORT_B_read_enable_reg = DFFE(Z2_q_b[21]_PORT_B_read_enable, Z2_q_b[21]_clock_0, , , );
Z2_q_b[21]_clock_0 = KB1__clk1;
Z2_q_b[21]_PORT_B_data_out = MEMORY(Z2_q_b[21]_PORT_A_data_in_reg, , Z2_q_b[21]_PORT_A_address_reg, Z2_q_b[21]_PORT_B_address_reg, Z2_q_b[21]_PORT_A_write_enable_reg, Z2_q_b[21]_PORT_B_read_enable_reg, , , Z2_q_b[21]_clock_0, , , , , );
Z2_q_b[21] = Z2_q_b[21]_PORT_B_data_out[0];


--M6L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075
--operation mode is normal

M6L87 = M6L53 & (X1L43 & P5_reg_o[21] # !X1L43 & Z2_q_b[21]);


--M6L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6076
--operation mode is normal

M6L97 = M6_reg[22] & !X1L04Q & !X1L34Q;


--P4_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21]
--operation mode is normal

P4_reg_o[21]_lut_out = P2_reg_o[21];
P4_reg_o[21] = DFFEA(P4_reg_o[21]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13]
--operation mode is normal

P5_reg_o[13]_lut_out = P3_reg_o[13];
P5_reg_o[13] = DFFEA(P5_reg_o[13]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[13]_PORT_A_data_in = Y1L021;
Z2_q_b[13]_PORT_A_data_in_reg = DFFE(Z2_q_b[13]_PORT_A_data_in, Z2_q_b[13]_clock_0, , , );
Z2_q_b[13]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[13]_PORT_A_address_reg = DFFE(Z2_q_b[13]_PORT_A_address, Z2_q_b[13]_clock_0, , , );
Z2_q_b[13]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[13]_PORT_B_address_reg = DFFE(Z2_q_b[13]_PORT_B_address, Z2_q_b[13]_clock_0, , , );
Z2_q_b[13]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[13]_PORT_A_write_enable_reg = DFFE(Z2_q_b[13]_PORT_A_write_enable, Z2_q_b[13]_clock_0, , , );
Z2_q_b[13]_PORT_B_read_enable = VCC;
Z2_q_b[13]_PORT_B_read_enable_reg = DFFE(Z2_q_b[13]_PORT_B_read_enable, Z2_q_b[13]_clock_0, , , );
Z2_q_b[13]_clock_0 = KB1__clk1;
Z2_q_b[13]_PORT_B_data_out = MEMORY(Z2_q_b[13]_PORT_A_data_in_reg, , Z2_q_b[13]_PORT_A_address_reg, Z2_q_b[13]_PORT_B_address_reg, Z2_q_b[13]_PORT_A_write_enable_reg, Z2_q_b[13]_PORT_B_read_enable_reg, , , Z2_q_b[13]_clock_0, , , , , );
Z2_q_b[13] = Z2_q_b[13]_PORT_B_data_out[0];


--M6L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078
--operation mode is normal

M6L08 = M6L53 & (X1L43 & P5_reg_o[13] # !X1L43 & Z2_q_b[13]);


--M6L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6079
--operation mode is normal

M6L18 = M6_reg[14] & !X1L04Q & !X1L34Q;


--P4_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13]
--operation mode is normal

P4_reg_o[13]_lut_out = P2_reg_o[13];
P4_reg_o[13] = DFFEA(P4_reg_o[13]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5]
--operation mode is normal

P5_reg_o[5]_lut_out = P3_reg_o[5];
P5_reg_o[5] = DFFEA(P5_reg_o[5]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[5]_PORT_A_data_in = Y1L401;
Z2_q_b[5]_PORT_A_data_in_reg = DFFE(Z2_q_b[5]_PORT_A_data_in, Z2_q_b[5]_clock_0, , , );
Z2_q_b[5]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[5]_PORT_A_address_reg = DFFE(Z2_q_b[5]_PORT_A_address, Z2_q_b[5]_clock_0, , , );
Z2_q_b[5]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[5]_PORT_B_address_reg = DFFE(Z2_q_b[5]_PORT_B_address, Z2_q_b[5]_clock_0, , , );
Z2_q_b[5]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[5]_PORT_A_write_enable_reg = DFFE(Z2_q_b[5]_PORT_A_write_enable, Z2_q_b[5]_clock_0, , , );
Z2_q_b[5]_PORT_B_read_enable = VCC;
Z2_q_b[5]_PORT_B_read_enable_reg = DFFE(Z2_q_b[5]_PORT_B_read_enable, Z2_q_b[5]_clock_0, , , );
Z2_q_b[5]_clock_0 = KB1__clk1;
Z2_q_b[5]_PORT_B_data_out = MEMORY(Z2_q_b[5]_PORT_A_data_in_reg, , Z2_q_b[5]_PORT_A_address_reg, Z2_q_b[5]_PORT_B_address_reg, Z2_q_b[5]_PORT_A_write_enable_reg, Z2_q_b[5]_PORT_B_read_enable_reg, , , Z2_q_b[5]_clock_0, , , , , );
Z2_q_b[5] = Z2_q_b[5]_PORT_B_data_out[0];


--M6L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081
--operation mode is normal

M6L28 = M6L53 & (X1L43 & P5_reg_o[5] # !X1L43 & Z2_q_b[5]);


--M6L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6082
--operation mode is normal

M6L38 = M6_reg[6] & !X1L04Q & !X1L34Q;


--P3_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12]
--operation mode is normal

P3_reg_o[12]_lut_out = W1L741Q & P9_reg_o[12];
P3_reg_o[12] = DFFEA(P3_reg_o[12]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[12]_PORT_A_data_in = Y1L35;
U2_q_b[12]_PORT_A_data_in_reg = DFFE(U2_q_b[12]_PORT_A_data_in, U2_q_b[12]_clock_0, , , );
U2_q_b[12]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[12]_PORT_A_address_reg = DFFE(U2_q_b[12]_PORT_A_address, U2_q_b[12]_clock_0, , , );
U2_q_b[12]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[12]_PORT_B_address_reg = DFFE(U2_q_b[12]_PORT_B_address, U2_q_b[12]_clock_0, , , );
U2_q_b[12]_PORT_A_write_enable = H1L6;
U2_q_b[12]_PORT_A_write_enable_reg = DFFE(U2_q_b[12]_PORT_A_write_enable, U2_q_b[12]_clock_0, , , );
U2_q_b[12]_PORT_B_read_enable = VCC;
U2_q_b[12]_PORT_B_read_enable_reg = DFFE(U2_q_b[12]_PORT_B_read_enable, U2_q_b[12]_clock_0, , , );
U2_q_b[12]_clock_0 = KB1__clk1;
U2_q_b[12]_PORT_B_data_out = MEMORY(U2_q_b[12]_PORT_A_data_in_reg, , U2_q_b[12]_PORT_A_address_reg, U2_q_b[12]_PORT_B_address_reg, U2_q_b[12]_PORT_A_write_enable_reg, U2_q_b[12]_PORT_B_read_enable_reg, , , U2_q_b[12]_clock_0, , , , , );
U2_q_b[12] = U2_q_b[12]_PORT_B_data_out[0];


--Y1L711 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~9423
--operation mode is normal

Y1L711 = A1L261 & (Y1L2 & P1_reg_o[12] # !Y1L2 & U2_q_b[12]);


--P22_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[12]
--operation mode is normal

P22_reg_o[12]_lut_out = Y1L35;
P22_reg_o[12] = DFFEA(P22_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5543
--operation mode is normal

JB1L56 = P12_reg_o[12] & (A1L061 # A1L451 & P22_reg_o[12]) # !P12_reg_o[12] & A1L451 & P22_reg_o[12];


--P32_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12]
--operation mode is normal

P32_reg_o[12]_lut_out = Y1L35;
P32_reg_o[12] = DFFEA(P32_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5544
--operation mode is normal

JB1L66 = A1L161 & (P91_reg_o[12] # A1L651 & P32_reg_o[12]) # !A1L161 & A1L651 & P32_reg_o[12];


--P42_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]
--operation mode is normal

P42_reg_o[12]_lut_out = Y1L35;
P42_reg_o[12] = DFFEA(P42_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12]
--operation mode is normal

P81_reg_o[12]_lut_out = Y1L35;
P81_reg_o[12] = DFFEA(P81_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5545
--operation mode is normal

JB1L76 = A1L851 & (P81_reg_o[12] # A1L751 & P42_reg_o[12]) # !A1L851 & A1L751 & P42_reg_o[12];


--P02_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[12]
--operation mode is normal

P02_reg_o[12]_lut_out = Y1L35;
P02_reg_o[12] = DFFEA(P02_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12]
--operation mode is normal

P71_reg_o[12]_lut_out = Y1L35;
P71_reg_o[12] = DFFEA(P71_reg_o[12]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5546
--operation mode is normal

JB1L86 = A1L951 & (P71_reg_o[12] # A1L551 & P02_reg_o[12]) # !A1L951 & A1L551 & P02_reg_o[12];


--JB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~194
--operation mode is normal

JB1L46 = JB1L56 # JB1L66 # JB1L76 # JB1L86;


--Y1L811 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~9424
--operation mode is normal

Y1L811 = Y1L521 & (JB1L46 # Y1L241 & Y1L711) # !Y1L521 & Y1L241 & Y1L711;


--P1_reg_o[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[20]
--operation mode is normal

P1_reg_o[20]_lut_out = Y1L16;
P1_reg_o[20] = DFFEA(P1_reg_o[20]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[20]_PORT_A_data_in = Y1L16;
U2_q_b[20]_PORT_A_data_in_reg = DFFE(U2_q_b[20]_PORT_A_data_in, U2_q_b[20]_clock_0, , , );
U2_q_b[20]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[20]_PORT_A_address_reg = DFFE(U2_q_b[20]_PORT_A_address, U2_q_b[20]_clock_0, , , );
U2_q_b[20]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[20]_PORT_B_address_reg = DFFE(U2_q_b[20]_PORT_B_address, U2_q_b[20]_clock_0, , , );
U2_q_b[20]_PORT_A_write_enable = H1L6;
U2_q_b[20]_PORT_A_write_enable_reg = DFFE(U2_q_b[20]_PORT_A_write_enable, U2_q_b[20]_clock_0, , , );
U2_q_b[20]_PORT_B_read_enable = VCC;
U2_q_b[20]_PORT_B_read_enable_reg = DFFE(U2_q_b[20]_PORT_B_read_enable, U2_q_b[20]_clock_0, , , );
U2_q_b[20]_clock_0 = KB1__clk1;
U2_q_b[20]_PORT_B_data_out = MEMORY(U2_q_b[20]_PORT_A_data_in_reg, , U2_q_b[20]_PORT_A_address_reg, U2_q_b[20]_PORT_B_address_reg, U2_q_b[20]_PORT_A_write_enable_reg, U2_q_b[20]_PORT_B_read_enable_reg, , , U2_q_b[20]_clock_0, , , , , );
U2_q_b[20] = U2_q_b[20]_PORT_B_data_out[0];


--Y1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~9425
--operation mode is normal

Y1L431 = A1L261 & (Y1L2 & P1_reg_o[20] # !Y1L2 & U2_q_b[20]);


--P22_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[20]
--operation mode is normal

P22_reg_o[20]_lut_out = Y1L16;
P22_reg_o[20] = DFFEA(P22_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5547
--operation mode is normal

JB1L501 = P12_reg_o[20] & (A1L061 # A1L451 & P22_reg_o[20]) # !P12_reg_o[20] & A1L451 & P22_reg_o[20];


--P32_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20]
--operation mode is normal

P32_reg_o[20]_lut_out = Y1L16;
P32_reg_o[20] = DFFEA(P32_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5548
--operation mode is normal

JB1L601 = A1L161 & (P91_reg_o[20] # A1L651 & P32_reg_o[20]) # !A1L161 & A1L651 & P32_reg_o[20];


--P42_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]
--operation mode is normal

P42_reg_o[20]_lut_out = Y1L16;
P42_reg_o[20] = DFFEA(P42_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20]
--operation mode is normal

P81_reg_o[20]_lut_out = Y1L16;
P81_reg_o[20] = DFFEA(P81_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5549
--operation mode is normal

JB1L701 = A1L851 & (P81_reg_o[20] # A1L751 & P42_reg_o[20]) # !A1L851 & A1L751 & P42_reg_o[20];


--P02_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[20]
--operation mode is normal

P02_reg_o[20]_lut_out = Y1L16;
P02_reg_o[20] = DFFEA(P02_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20]
--operation mode is normal

P71_reg_o[20]_lut_out = Y1L16;
P71_reg_o[20] = DFFEA(P71_reg_o[20]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5550
--operation mode is normal

JB1L801 = A1L951 & (P71_reg_o[20] # A1L551 & P02_reg_o[20]) # !A1L951 & A1L551 & P02_reg_o[20];


--JB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~185
--operation mode is normal

JB1L401 = JB1L501 # JB1L601 # JB1L701 # JB1L801;


--Y1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~9426
--operation mode is normal

Y1L531 = Y1L521 & (JB1L401 # Y1L241 & Y1L431) # !Y1L521 & Y1L241 & Y1L431;


--P2_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20]
--operation mode is normal

P2_reg_o[20]_lut_out = W1L741Q & P8_reg_o[20];
P2_reg_o[20] = DFFEA(P2_reg_o[20]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4]
--operation mode is normal

P3_reg_o[4]_lut_out = W1L741Q & P9_reg_o[4];
P3_reg_o[4] = DFFEA(P3_reg_o[4]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[4]
--operation mode is normal

P1_reg_o[4]_lut_out = Y1L54;
P1_reg_o[4] = DFFEA(P1_reg_o[4]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[4]_PORT_A_data_in = Y1L54;
U2_q_b[4]_PORT_A_data_in_reg = DFFE(U2_q_b[4]_PORT_A_data_in, U2_q_b[4]_clock_0, , , );
U2_q_b[4]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[4]_PORT_A_address_reg = DFFE(U2_q_b[4]_PORT_A_address, U2_q_b[4]_clock_0, , , );
U2_q_b[4]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[4]_PORT_B_address_reg = DFFE(U2_q_b[4]_PORT_B_address, U2_q_b[4]_clock_0, , , );
U2_q_b[4]_PORT_A_write_enable = H1L6;
U2_q_b[4]_PORT_A_write_enable_reg = DFFE(U2_q_b[4]_PORT_A_write_enable, U2_q_b[4]_clock_0, , , );
U2_q_b[4]_PORT_B_read_enable = VCC;
U2_q_b[4]_PORT_B_read_enable_reg = DFFE(U2_q_b[4]_PORT_B_read_enable, U2_q_b[4]_clock_0, , , );
U2_q_b[4]_clock_0 = KB1__clk1;
U2_q_b[4]_PORT_B_data_out = MEMORY(U2_q_b[4]_PORT_A_data_in_reg, , U2_q_b[4]_PORT_A_address_reg, U2_q_b[4]_PORT_B_address_reg, U2_q_b[4]_PORT_A_write_enable_reg, U2_q_b[4]_PORT_B_read_enable_reg, , , U2_q_b[4]_clock_0, , , , , );
U2_q_b[4] = U2_q_b[4]_PORT_B_data_out[0];


--Y1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~9427
--operation mode is normal

Y1L101 = A1L261 & (Y1L2 & P1_reg_o[4] # !Y1L2 & U2_q_b[4]);


--P22_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[4]
--operation mode is normal

P22_reg_o[4]_lut_out = Y1L54;
P22_reg_o[4] = DFFEA(P22_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5551
--operation mode is normal

JB1L52 = P12_reg_o[4] & (A1L061 # A1L451 & P22_reg_o[4]) # !P12_reg_o[4] & A1L451 & P22_reg_o[4];


--P32_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4]
--operation mode is normal

P32_reg_o[4]_lut_out = Y1L54;
P32_reg_o[4] = DFFEA(P32_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5552
--operation mode is normal

JB1L62 = A1L161 & (P91_reg_o[4] # A1L651 & P32_reg_o[4]) # !A1L161 & A1L651 & P32_reg_o[4];


--P42_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]
--operation mode is normal

P42_reg_o[4]_lut_out = Y1L54;
P42_reg_o[4] = DFFEA(P42_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4]
--operation mode is normal

P81_reg_o[4]_lut_out = Y1L54;
P81_reg_o[4] = DFFEA(P81_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5553
--operation mode is normal

JB1L72 = A1L851 & (P81_reg_o[4] # A1L751 & P42_reg_o[4]) # !A1L851 & A1L751 & P42_reg_o[4];


--P02_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[4]
--operation mode is normal

P02_reg_o[4]_lut_out = Y1L54;
P02_reg_o[4] = DFFEA(P02_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4]
--operation mode is normal

P71_reg_o[4]_lut_out = Y1L54;
P71_reg_o[4] = DFFEA(P71_reg_o[4]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5554
--operation mode is normal

JB1L82 = A1L951 & (P71_reg_o[4] # A1L551 & P02_reg_o[4]) # !A1L951 & A1L551 & P02_reg_o[4];


--JB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~203
--operation mode is normal

JB1L42 = JB1L52 # JB1L62 # JB1L72 # JB1L82;


--Y1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~9428
--operation mode is normal

Y1L201 = Y1L521 & (JB1L42 # Y1L241 & Y1L101) # !Y1L521 & Y1L241 & Y1L101;


--P8_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19]
--operation mode is normal

P8_reg_o[19]_lut_out = M3_reg[19];
P8_reg_o[19] = DFFEA(P8_reg_o[19]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11]
--operation mode is normal

P9_reg_o[11]_lut_out = M3_reg[11];
P9_reg_o[11] = DFFEA(P9_reg_o[11]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3]
--operation mode is normal

P9_reg_o[3]_lut_out = M3_reg[3];
P9_reg_o[3] = DFFEA(P9_reg_o[3]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6]
--operation mode is normal

M2_reg[6]_lut_out = M2_reg[5] & (U1_q_b[6] # J2L1Q) # !M2_reg[5] & U1_q_b[6] & !J2L1Q;
M2_reg[6] = DFFEA(M2_reg[6]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[7]_PORT_A_data_in = Y1L84;
U1_q_b[7]_PORT_A_data_in_reg = DFFE(U1_q_b[7]_PORT_A_data_in, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[7]_PORT_A_address_reg = DFFE(U1_q_b[7]_PORT_A_address, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[7]_PORT_B_address_reg = DFFE(U1_q_b[7]_PORT_B_address, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_A_write_enable = H1L6;
U1_q_b[7]_PORT_A_write_enable_reg = DFFE(U1_q_b[7]_PORT_A_write_enable, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_B_read_enable = VCC;
U1_q_b[7]_PORT_B_read_enable_reg = DFFE(U1_q_b[7]_PORT_B_read_enable, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_clock_0 = KB1__clk1;
U1_q_b[7]_PORT_B_data_out = MEMORY(U1_q_b[7]_PORT_A_data_in_reg, , U1_q_b[7]_PORT_A_address_reg, U1_q_b[7]_PORT_B_address_reg, U1_q_b[7]_PORT_A_write_enable_reg, U1_q_b[7]_PORT_B_read_enable_reg, , , U1_q_b[7]_clock_0, , , , , );
U1_q_b[7] = U1_q_b[7]_PORT_B_data_out[0];


--M1_reg[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[6]
--operation mode is normal

M1_reg[6]_lut_out = M1_reg[5] & (P1_reg_o[6] # J1L1Q) # !M1_reg[5] & P1_reg_o[6] & !J1L1Q;
M1_reg[6] = DFFEA(M1_reg[6]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[7]
--operation mode is normal

P1_reg_o[7]_lut_out = Y1L84;
P1_reg_o[7] = DFFEA(P1_reg_o[7]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--CB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1]
--operation mode is normal

CB2_crc_reg[1]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0]);
CB2_crc_reg[1] = DFFEA(CB2_crc_reg[1]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--HB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~274
--operation mode is normal

HB1L41 = HB1L22 & !HB1L1Q;


--HB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~273
--operation mode is normal

HB1L31 = LCELL(HB1L42 & (HB1L4Q # HB1L41) # !HB1L42 & HB1L31);


--HB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~38
--operation mode is normal

HB1L61 = LCELL(HB1L42 & !HB1L1Q & !HB1L22 # !HB1L42 & HB1L61);


--HB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_off~35
--operation mode is normal

HB1L9 = LCELL(HB1L3Q & (HB1L9 # HB1L42) # !HB1L3Q & HB1L9 & !HB1L42);


--HB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_hold~27
--operation mode is normal

HB1L7 = LCELL(HB1L2Q # HB1L7 & !HB1L42);


--P3_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29]
--operation mode is normal

P3_reg_o[29]_lut_out = W1L741Q & P9_reg_o[29];
P3_reg_o[29] = DFFEA(P3_reg_o[29]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[29]
--operation mode is normal

P1_reg_o[29]_lut_out = Y1L07;
P1_reg_o[29] = DFFEA(P1_reg_o[29]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[29]_PORT_A_data_in = Y1L07;
U2_q_b[29]_PORT_A_data_in_reg = DFFE(U2_q_b[29]_PORT_A_data_in, U2_q_b[29]_clock_0, , , );
U2_q_b[29]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[29]_PORT_A_address_reg = DFFE(U2_q_b[29]_PORT_A_address, U2_q_b[29]_clock_0, , , );
U2_q_b[29]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[29]_PORT_B_address_reg = DFFE(U2_q_b[29]_PORT_B_address, U2_q_b[29]_clock_0, , , );
U2_q_b[29]_PORT_A_write_enable = H1L6;
U2_q_b[29]_PORT_A_write_enable_reg = DFFE(U2_q_b[29]_PORT_A_write_enable, U2_q_b[29]_clock_0, , , );
U2_q_b[29]_PORT_B_read_enable = VCC;
U2_q_b[29]_PORT_B_read_enable_reg = DFFE(U2_q_b[29]_PORT_B_read_enable, U2_q_b[29]_clock_0, , , );
U2_q_b[29]_clock_0 = KB1__clk1;
U2_q_b[29]_PORT_B_data_out = MEMORY(U2_q_b[29]_PORT_A_data_in_reg, , U2_q_b[29]_PORT_A_address_reg, U2_q_b[29]_PORT_B_address_reg, U2_q_b[29]_PORT_A_write_enable_reg, U2_q_b[29]_PORT_B_read_enable_reg, , , U2_q_b[29]_clock_0, , , , , );
U2_q_b[29] = U2_q_b[29]_PORT_B_data_out[0];


--Y1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~9429
--operation mode is normal

Y1L351 = A1L261 & (Y1L2 & P1_reg_o[29] # !Y1L2 & U2_q_b[29]);


--P22_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[29]
--operation mode is normal

P22_reg_o[29]_lut_out = Y1L07;
P22_reg_o[29] = DFFEA(P22_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5555
--operation mode is normal

JB1L051 = P12_reg_o[29] & (A1L061 # A1L451 & P22_reg_o[29]) # !P12_reg_o[29] & A1L451 & P22_reg_o[29];


--P32_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]
--operation mode is normal

P32_reg_o[29]_lut_out = Y1L07;
P32_reg_o[29] = DFFEA(P32_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5556
--operation mode is normal

JB1L151 = A1L161 & (P91_reg_o[29] # A1L651 & P32_reg_o[29]) # !A1L161 & A1L651 & P32_reg_o[29];


--P42_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]
--operation mode is normal

P42_reg_o[29]_lut_out = Y1L07;
P42_reg_o[29] = DFFEA(P42_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29]
--operation mode is normal

P81_reg_o[29]_lut_out = Y1L07;
P81_reg_o[29] = DFFEA(P81_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5557
--operation mode is normal

JB1L251 = A1L851 & (P81_reg_o[29] # A1L751 & P42_reg_o[29]) # !A1L851 & A1L751 & P42_reg_o[29];


--P02_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[29]
--operation mode is normal

P02_reg_o[29]_lut_out = Y1L07;
P02_reg_o[29] = DFFEA(P02_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]
--operation mode is normal

P71_reg_o[29]_lut_out = Y1L07;
P71_reg_o[29] = DFFEA(P71_reg_o[29]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L351 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5558
--operation mode is normal

JB1L351 = A1L951 & (P71_reg_o[29] # A1L551 & P02_reg_o[29]) # !A1L951 & A1L551 & P02_reg_o[29];


--JB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~212
--operation mode is normal

JB1L941 = JB1L051 # JB1L151 # JB1L251 # JB1L351;


--Y1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~9430
--operation mode is normal

Y1L451 = Y1L521 & (JB1L941 # Y1L241 & Y1L351) # !Y1L521 & Y1L241 & Y1L351;


--P5_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30]
--operation mode is normal

P5_reg_o[30]_lut_out = P3_reg_o[30];
P5_reg_o[30] = DFFEA(P5_reg_o[30]_lut_out, KB1__clk0, rst_n, , , , );


--P6_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30]
--operation mode is normal

P6_reg_o[30]_lut_out = C1_status_reg[0];
P6_reg_o[30] = DFFEA(P6_reg_o[30]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[30]_PORT_A_data_in = Y1L651;
Z2_q_b[30]_PORT_A_data_in_reg = DFFE(Z2_q_b[30]_PORT_A_data_in, Z2_q_b[30]_clock_0, , , );
Z2_q_b[30]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[30]_PORT_A_address_reg = DFFE(Z2_q_b[30]_PORT_A_address, Z2_q_b[30]_clock_0, , , );
Z2_q_b[30]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[30]_PORT_B_address_reg = DFFE(Z2_q_b[30]_PORT_B_address, Z2_q_b[30]_clock_0, , , );
Z2_q_b[30]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[30]_PORT_A_write_enable_reg = DFFE(Z2_q_b[30]_PORT_A_write_enable, Z2_q_b[30]_clock_0, , , );
Z2_q_b[30]_PORT_B_read_enable = VCC;
Z2_q_b[30]_PORT_B_read_enable_reg = DFFE(Z2_q_b[30]_PORT_B_read_enable, Z2_q_b[30]_clock_0, , , );
Z2_q_b[30]_clock_0 = KB1__clk1;
Z2_q_b[30]_PORT_B_data_out = MEMORY(Z2_q_b[30]_PORT_A_data_in_reg, , Z2_q_b[30]_PORT_A_address_reg, Z2_q_b[30]_PORT_B_address_reg, Z2_q_b[30]_PORT_A_write_enable_reg, Z2_q_b[30]_PORT_B_read_enable_reg, , , Z2_q_b[30]_clock_0, , , , , );
Z2_q_b[30] = Z2_q_b[30]_PORT_B_data_out[0];


--X1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0
--operation mode is normal

X1L54 = X1L53 & (X1L43 # P6_reg_o[30]) # !X1L53 & !X1L43 & Z2_q_b[30];


--P4_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30]
--operation mode is normal

P4_reg_o[30]_lut_out = P2_reg_o[30];
P4_reg_o[30] = DFFEA(P4_reg_o[30]_lut_out, KB1__clk0, rst_n, , , , );


--X1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1
--operation mode is normal

X1L64 = X1L54 & (P4_reg_o[30] # !X1L43) # !X1L54 & P5_reg_o[30] & X1L43;


--M6_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

M6_reg[31]_lut_out = X1L04Q & X1L84 # !X1L04Q & (X1L34Q & X1L84 # !X1L34Q & M6_reg[0]);
M6_reg[31] = DFFEA(M6_reg[31]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P2_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29]
--operation mode is normal

P2_reg_o[29]_lut_out = W1L841Q # W1L741Q & P8_reg_o[29];
P2_reg_o[29] = DFFEA(P2_reg_o[29]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P8_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28]
--operation mode is normal

P8_reg_o[28]_lut_out = M3_reg[28];
P8_reg_o[28] = DFFEA(P8_reg_o[28]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--CB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9]
--operation mode is normal

CB2_crc_reg[9]_lut_out = !X1L04Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[8]);
CB2_crc_reg[9] = DFFEA(CB2_crc_reg[9]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

M6_reg[23]_lut_out = M6L09 # M6L19 # M6L43 & P4_reg_o[23];
M6_reg[23] = DFFEA(M6_reg[23]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17]
--operation mode is normal

CB2_crc_reg[17]_lut_out = !X1L04Q & (CB2_crc_reg[16] $ CB2_crc_reg[32] $ M6_reg[0]);
CB2_crc_reg[17] = DFFEA(CB2_crc_reg[17]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

M6_reg[15]_lut_out = M6L29 # M6L39 # M6L43 & P4_reg_o[15];
M6_reg[15] = DFFEA(M6_reg[15]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--CB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25]
--operation mode is normal

CB2_crc_reg[25]_lut_out = CB2_crc_reg[24] & !X1L04Q;
CB2_crc_reg[25] = DFFEA(CB2_crc_reg[25]_lut_out, KB1__clk0, rst_n, , X1_crc_ena, , );


--M6_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

M6_reg[7]_lut_out = M6L49 # M6L59 # M6L43 & P4_reg_o[7];
M6_reg[7] = DFFEA(M6_reg[7]_lut_out, KB1__clk0, rst_n, , X1L06, , );


--P5_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14]
--operation mode is normal

P5_reg_o[14]_lut_out = P3_reg_o[14];
P5_reg_o[14] = DFFEA(P5_reg_o[14]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[14]_PORT_A_data_in = Y1L221;
Z2_q_b[14]_PORT_A_data_in_reg = DFFE(Z2_q_b[14]_PORT_A_data_in, Z2_q_b[14]_clock_0, , , );
Z2_q_b[14]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[14]_PORT_A_address_reg = DFFE(Z2_q_b[14]_PORT_A_address, Z2_q_b[14]_clock_0, , , );
Z2_q_b[14]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[14]_PORT_B_address_reg = DFFE(Z2_q_b[14]_PORT_B_address, Z2_q_b[14]_clock_0, , , );
Z2_q_b[14]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[14]_PORT_A_write_enable_reg = DFFE(Z2_q_b[14]_PORT_A_write_enable, Z2_q_b[14]_clock_0, , , );
Z2_q_b[14]_PORT_B_read_enable = VCC;
Z2_q_b[14]_PORT_B_read_enable_reg = DFFE(Z2_q_b[14]_PORT_B_read_enable, Z2_q_b[14]_clock_0, , , );
Z2_q_b[14]_clock_0 = KB1__clk1;
Z2_q_b[14]_PORT_B_data_out = MEMORY(Z2_q_b[14]_PORT_A_data_in_reg, , Z2_q_b[14]_PORT_A_address_reg, Z2_q_b[14]_PORT_B_address_reg, Z2_q_b[14]_PORT_A_write_enable_reg, Z2_q_b[14]_PORT_B_read_enable_reg, , , Z2_q_b[14]_clock_0, , , , , );
Z2_q_b[14] = Z2_q_b[14]_PORT_B_data_out[0];


--M6L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6085
--operation mode is normal

M6L48 = M6L53 & (X1L43 & P5_reg_o[14] # !X1L43 & Z2_q_b[14]);


--M6L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6086
--operation mode is normal

M6L58 = M6_reg[15] & !X1L04Q & !X1L34Q;


--P4_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14]
--operation mode is normal

P4_reg_o[14]_lut_out = P2_reg_o[14];
P4_reg_o[14] = DFFEA(P4_reg_o[14]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22]
--operation mode is normal

P5_reg_o[22]_lut_out = P3_reg_o[22];
P5_reg_o[22] = DFFEA(P5_reg_o[22]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[22]_PORT_A_data_in = Y1L931;
Z2_q_b[22]_PORT_A_data_in_reg = DFFE(Z2_q_b[22]_PORT_A_data_in, Z2_q_b[22]_clock_0, , , );
Z2_q_b[22]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[22]_PORT_A_address_reg = DFFE(Z2_q_b[22]_PORT_A_address, Z2_q_b[22]_clock_0, , , );
Z2_q_b[22]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[22]_PORT_B_address_reg = DFFE(Z2_q_b[22]_PORT_B_address, Z2_q_b[22]_clock_0, , , );
Z2_q_b[22]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[22]_PORT_A_write_enable_reg = DFFE(Z2_q_b[22]_PORT_A_write_enable, Z2_q_b[22]_clock_0, , , );
Z2_q_b[22]_PORT_B_read_enable = VCC;
Z2_q_b[22]_PORT_B_read_enable_reg = DFFE(Z2_q_b[22]_PORT_B_read_enable, Z2_q_b[22]_clock_0, , , );
Z2_q_b[22]_clock_0 = KB1__clk1;
Z2_q_b[22]_PORT_B_data_out = MEMORY(Z2_q_b[22]_PORT_A_data_in_reg, , Z2_q_b[22]_PORT_A_address_reg, Z2_q_b[22]_PORT_B_address_reg, Z2_q_b[22]_PORT_A_write_enable_reg, Z2_q_b[22]_PORT_B_read_enable_reg, , , Z2_q_b[22]_clock_0, , , , , );
Z2_q_b[22] = Z2_q_b[22]_PORT_B_data_out[0];


--M6L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6088
--operation mode is normal

M6L68 = M6L53 & (X1L43 & P5_reg_o[22] # !X1L43 & Z2_q_b[22]);


--M6L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089
--operation mode is normal

M6L78 = M6_reg[23] & !X1L04Q & !X1L34Q;


--P4_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22]
--operation mode is normal

P4_reg_o[22]_lut_out = P2_reg_o[22];
P4_reg_o[22] = DFFEA(P4_reg_o[22]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6]
--operation mode is normal

P5_reg_o[6]_lut_out = P3_reg_o[6];
P5_reg_o[6] = DFFEA(P5_reg_o[6]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[6]_PORT_A_data_in = Y1L601;
Z2_q_b[6]_PORT_A_data_in_reg = DFFE(Z2_q_b[6]_PORT_A_data_in, Z2_q_b[6]_clock_0, , , );
Z2_q_b[6]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[6]_PORT_A_address_reg = DFFE(Z2_q_b[6]_PORT_A_address, Z2_q_b[6]_clock_0, , , );
Z2_q_b[6]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[6]_PORT_B_address_reg = DFFE(Z2_q_b[6]_PORT_B_address, Z2_q_b[6]_clock_0, , , );
Z2_q_b[6]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[6]_PORT_A_write_enable_reg = DFFE(Z2_q_b[6]_PORT_A_write_enable, Z2_q_b[6]_clock_0, , , );
Z2_q_b[6]_PORT_B_read_enable = VCC;
Z2_q_b[6]_PORT_B_read_enable_reg = DFFE(Z2_q_b[6]_PORT_B_read_enable, Z2_q_b[6]_clock_0, , , );
Z2_q_b[6]_clock_0 = KB1__clk1;
Z2_q_b[6]_PORT_B_data_out = MEMORY(Z2_q_b[6]_PORT_A_data_in_reg, , Z2_q_b[6]_PORT_A_address_reg, Z2_q_b[6]_PORT_B_address_reg, Z2_q_b[6]_PORT_A_write_enable_reg, Z2_q_b[6]_PORT_B_read_enable_reg, , , Z2_q_b[6]_clock_0, , , , , );
Z2_q_b[6] = Z2_q_b[6]_PORT_B_data_out[0];


--M6L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6091
--operation mode is normal

M6L88 = M6L53 & (X1L43 & P5_reg_o[6] # !X1L43 & Z2_q_b[6]);


--M6L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092
--operation mode is normal

M6L98 = M6_reg[7] & !X1L04Q & !X1L34Q;


--P1_reg_o[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[21]
--operation mode is normal

P1_reg_o[21]_lut_out = Y1L26;
P1_reg_o[21] = DFFEA(P1_reg_o[21]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[21]_PORT_A_data_in = Y1L26;
U2_q_b[21]_PORT_A_data_in_reg = DFFE(U2_q_b[21]_PORT_A_data_in, U2_q_b[21]_clock_0, , , );
U2_q_b[21]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[21]_PORT_A_address_reg = DFFE(U2_q_b[21]_PORT_A_address, U2_q_b[21]_clock_0, , , );
U2_q_b[21]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[21]_PORT_B_address_reg = DFFE(U2_q_b[21]_PORT_B_address, U2_q_b[21]_clock_0, , , );
U2_q_b[21]_PORT_A_write_enable = H1L6;
U2_q_b[21]_PORT_A_write_enable_reg = DFFE(U2_q_b[21]_PORT_A_write_enable, U2_q_b[21]_clock_0, , , );
U2_q_b[21]_PORT_B_read_enable = VCC;
U2_q_b[21]_PORT_B_read_enable_reg = DFFE(U2_q_b[21]_PORT_B_read_enable, U2_q_b[21]_clock_0, , , );
U2_q_b[21]_clock_0 = KB1__clk1;
U2_q_b[21]_PORT_B_data_out = MEMORY(U2_q_b[21]_PORT_A_data_in_reg, , U2_q_b[21]_PORT_A_address_reg, U2_q_b[21]_PORT_B_address_reg, U2_q_b[21]_PORT_A_write_enable_reg, U2_q_b[21]_PORT_B_read_enable_reg, , , U2_q_b[21]_clock_0, , , , , );
U2_q_b[21] = U2_q_b[21]_PORT_B_data_out[0];


--Y1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~9431
--operation mode is normal

Y1L631 = A1L261 & (Y1L2 & P1_reg_o[21] # !Y1L2 & U2_q_b[21]);


--P22_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[21]
--operation mode is normal

P22_reg_o[21]_lut_out = Y1L26;
P22_reg_o[21] = DFFEA(P22_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5559
--operation mode is normal

JB1L011 = P12_reg_o[21] & (A1L061 # A1L451 & P22_reg_o[21]) # !P12_reg_o[21] & A1L451 & P22_reg_o[21];


--P32_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21]
--operation mode is normal

P32_reg_o[21]_lut_out = Y1L26;
P32_reg_o[21] = DFFEA(P32_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5560
--operation mode is normal

JB1L111 = A1L161 & (P91_reg_o[21] # A1L651 & P32_reg_o[21]) # !A1L161 & A1L651 & P32_reg_o[21];


--P42_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]
--operation mode is normal

P42_reg_o[21]_lut_out = Y1L26;
P42_reg_o[21] = DFFEA(P42_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21]
--operation mode is normal

P81_reg_o[21]_lut_out = Y1L26;
P81_reg_o[21] = DFFEA(P81_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5561
--operation mode is normal

JB1L211 = A1L851 & (P81_reg_o[21] # A1L751 & P42_reg_o[21]) # !A1L851 & A1L751 & P42_reg_o[21];


--P02_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[21]
--operation mode is normal

P02_reg_o[21]_lut_out = Y1L26;
P02_reg_o[21] = DFFEA(P02_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]
--operation mode is normal

P71_reg_o[21]_lut_out = Y1L26;
P71_reg_o[21] = DFFEA(P71_reg_o[21]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L311 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5562
--operation mode is normal

JB1L311 = A1L951 & (P71_reg_o[21] # A1L551 & P02_reg_o[21]) # !A1L951 & A1L551 & P02_reg_o[21];


--JB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~221
--operation mode is normal

JB1L901 = JB1L011 # JB1L111 # JB1L211 # JB1L311;


--Y1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~9432
--operation mode is normal

Y1L731 = Y1L521 & (JB1L901 # Y1L241 & Y1L631) # !Y1L521 & Y1L241 & Y1L631;


--P2_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21]
--operation mode is normal

P2_reg_o[21]_lut_out = W1L841Q # W1L741Q & P8_reg_o[21];
P2_reg_o[21] = DFFEA(P2_reg_o[21]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13]
--operation mode is normal

P3_reg_o[13]_lut_out = W1L741Q & P9_reg_o[13];
P3_reg_o[13] = DFFEA(P3_reg_o[13]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[13]_PORT_A_data_in = Y1L45;
U2_q_b[13]_PORT_A_data_in_reg = DFFE(U2_q_b[13]_PORT_A_data_in, U2_q_b[13]_clock_0, , , );
U2_q_b[13]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[13]_PORT_A_address_reg = DFFE(U2_q_b[13]_PORT_A_address, U2_q_b[13]_clock_0, , , );
U2_q_b[13]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[13]_PORT_B_address_reg = DFFE(U2_q_b[13]_PORT_B_address, U2_q_b[13]_clock_0, , , );
U2_q_b[13]_PORT_A_write_enable = H1L6;
U2_q_b[13]_PORT_A_write_enable_reg = DFFE(U2_q_b[13]_PORT_A_write_enable, U2_q_b[13]_clock_0, , , );
U2_q_b[13]_PORT_B_read_enable = VCC;
U2_q_b[13]_PORT_B_read_enable_reg = DFFE(U2_q_b[13]_PORT_B_read_enable, U2_q_b[13]_clock_0, , , );
U2_q_b[13]_clock_0 = KB1__clk1;
U2_q_b[13]_PORT_B_data_out = MEMORY(U2_q_b[13]_PORT_A_data_in_reg, , U2_q_b[13]_PORT_A_address_reg, U2_q_b[13]_PORT_B_address_reg, U2_q_b[13]_PORT_A_write_enable_reg, U2_q_b[13]_PORT_B_read_enable_reg, , , U2_q_b[13]_clock_0, , , , , );
U2_q_b[13] = U2_q_b[13]_PORT_B_data_out[0];


--Y1L911 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~9433
--operation mode is normal

Y1L911 = A1L261 & (Y1L2 & P1_reg_o[13] # !Y1L2 & U2_q_b[13]);


--P22_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[13]
--operation mode is normal

P22_reg_o[13]_lut_out = Y1L45;
P22_reg_o[13] = DFFEA(P22_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5563
--operation mode is normal

JB1L07 = P12_reg_o[13] & (A1L061 # A1L451 & P22_reg_o[13]) # !P12_reg_o[13] & A1L451 & P22_reg_o[13];


--P32_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13]
--operation mode is normal

P32_reg_o[13]_lut_out = Y1L45;
P32_reg_o[13] = DFFEA(P32_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5564
--operation mode is normal

JB1L17 = A1L161 & (P91_reg_o[13] # A1L651 & P32_reg_o[13]) # !A1L161 & A1L651 & P32_reg_o[13];


--P42_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]
--operation mode is normal

P42_reg_o[13]_lut_out = Y1L45;
P42_reg_o[13] = DFFEA(P42_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13]
--operation mode is normal

P81_reg_o[13]_lut_out = Y1L45;
P81_reg_o[13] = DFFEA(P81_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5565
--operation mode is normal

JB1L27 = A1L851 & (P81_reg_o[13] # A1L751 & P42_reg_o[13]) # !A1L851 & A1L751 & P42_reg_o[13];


--P02_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[13]
--operation mode is normal

P02_reg_o[13]_lut_out = Y1L45;
P02_reg_o[13] = DFFEA(P02_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13]
--operation mode is normal

P71_reg_o[13]_lut_out = Y1L45;
P71_reg_o[13] = DFFEA(P71_reg_o[13]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5566
--operation mode is normal

JB1L37 = A1L951 & (P71_reg_o[13] # A1L551 & P02_reg_o[13]) # !A1L951 & A1L551 & P02_reg_o[13];


--JB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~230
--operation mode is normal

JB1L96 = JB1L07 # JB1L17 # JB1L27 # JB1L37;


--Y1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~9434
--operation mode is normal

Y1L021 = Y1L521 & (JB1L96 # Y1L241 & Y1L911) # !Y1L521 & Y1L241 & Y1L911;


--P3_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5]
--operation mode is normal

P3_reg_o[5]_lut_out = W1L741Q & P9_reg_o[5];
P3_reg_o[5] = DFFEA(P3_reg_o[5]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[5]
--operation mode is normal

P1_reg_o[5]_lut_out = Y1L64;
P1_reg_o[5] = DFFEA(P1_reg_o[5]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[5]_PORT_A_data_in = Y1L64;
U2_q_b[5]_PORT_A_data_in_reg = DFFE(U2_q_b[5]_PORT_A_data_in, U2_q_b[5]_clock_0, , , );
U2_q_b[5]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[5]_PORT_A_address_reg = DFFE(U2_q_b[5]_PORT_A_address, U2_q_b[5]_clock_0, , , );
U2_q_b[5]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[5]_PORT_B_address_reg = DFFE(U2_q_b[5]_PORT_B_address, U2_q_b[5]_clock_0, , , );
U2_q_b[5]_PORT_A_write_enable = H1L6;
U2_q_b[5]_PORT_A_write_enable_reg = DFFE(U2_q_b[5]_PORT_A_write_enable, U2_q_b[5]_clock_0, , , );
U2_q_b[5]_PORT_B_read_enable = VCC;
U2_q_b[5]_PORT_B_read_enable_reg = DFFE(U2_q_b[5]_PORT_B_read_enable, U2_q_b[5]_clock_0, , , );
U2_q_b[5]_clock_0 = KB1__clk1;
U2_q_b[5]_PORT_B_data_out = MEMORY(U2_q_b[5]_PORT_A_data_in_reg, , U2_q_b[5]_PORT_A_address_reg, U2_q_b[5]_PORT_B_address_reg, U2_q_b[5]_PORT_A_write_enable_reg, U2_q_b[5]_PORT_B_read_enable_reg, , , U2_q_b[5]_clock_0, , , , , );
U2_q_b[5] = U2_q_b[5]_PORT_B_data_out[0];


--Y1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~9435
--operation mode is normal

Y1L301 = A1L261 & (Y1L2 & P1_reg_o[5] # !Y1L2 & U2_q_b[5]);


--P22_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[5]
--operation mode is normal

P22_reg_o[5]_lut_out = Y1L64;
P22_reg_o[5] = DFFEA(P22_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5567
--operation mode is normal

JB1L03 = P12_reg_o[5] & (A1L061 # A1L451 & P22_reg_o[5]) # !P12_reg_o[5] & A1L451 & P22_reg_o[5];


--P32_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5]
--operation mode is normal

P32_reg_o[5]_lut_out = Y1L64;
P32_reg_o[5] = DFFEA(P32_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5568
--operation mode is normal

JB1L13 = A1L161 & (P91_reg_o[5] # A1L651 & P32_reg_o[5]) # !A1L161 & A1L651 & P32_reg_o[5];


--P42_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5]
--operation mode is normal

P42_reg_o[5]_lut_out = Y1L64;
P42_reg_o[5] = DFFEA(P42_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5]
--operation mode is normal

P81_reg_o[5]_lut_out = Y1L64;
P81_reg_o[5] = DFFEA(P81_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5569
--operation mode is normal

JB1L23 = A1L851 & (P81_reg_o[5] # A1L751 & P42_reg_o[5]) # !A1L851 & A1L751 & P42_reg_o[5];


--P02_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[5]
--operation mode is normal

P02_reg_o[5]_lut_out = Y1L64;
P02_reg_o[5] = DFFEA(P02_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5]
--operation mode is normal

P71_reg_o[5]_lut_out = Y1L64;
P71_reg_o[5] = DFFEA(P71_reg_o[5]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5570
--operation mode is normal

JB1L33 = A1L951 & (P71_reg_o[5] # A1L551 & P02_reg_o[5]) # !A1L951 & A1L551 & P02_reg_o[5];


--JB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~239
--operation mode is normal

JB1L92 = JB1L03 # JB1L13 # JB1L23 # JB1L33;


--Y1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~9436
--operation mode is normal

Y1L401 = Y1L521 & (JB1L92 # Y1L241 & Y1L301) # !Y1L521 & Y1L241 & Y1L301;


--P9_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12]
--operation mode is normal

P9_reg_o[12]_lut_out = M3_reg[12];
P9_reg_o[12] = DFFEA(P9_reg_o[12]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P8_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20]
--operation mode is normal

P8_reg_o[20]_lut_out = M3_reg[20];
P8_reg_o[20] = DFFEA(P8_reg_o[20]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4]
--operation mode is normal

P9_reg_o[4]_lut_out = M3_reg[4];
P9_reg_o[4] = DFFEA(P9_reg_o[4]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5]
--operation mode is normal

M2_reg[5]_lut_out = M2_reg[4] & (U1_q_b[5] # J2L1Q) # !M2_reg[4] & U1_q_b[5] & !J2L1Q;
M2_reg[5] = DFFEA(M2_reg[5]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[6]_PORT_A_data_in = Y1L74;
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_A_write_enable = H1L6;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_read_enable = VCC;
U1_q_b[6]_PORT_B_read_enable_reg = DFFE(U1_q_b[6]_PORT_B_read_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_clock_0 = KB1__clk1;
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, , U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_read_enable_reg, , , U1_q_b[6]_clock_0, , , , , );
U1_q_b[6] = U1_q_b[6]_PORT_B_data_out[0];


--M1_reg[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[5]
--operation mode is normal

M1_reg[5]_lut_out = M1_reg[4] & (P1_reg_o[5] # J1L1Q) # !M1_reg[4] & P1_reg_o[5] & !J1L1Q;
M1_reg[5] = DFFEA(M1_reg[5]_lut_out, !KB1__clk0, rst_n, , , , );


--P1_reg_o[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[6]
--operation mode is normal

P1_reg_o[6]_lut_out = Y1L74;
P1_reg_o[6] = DFFEA(P1_reg_o[6]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--P3_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30]
--operation mode is normal

P3_reg_o[30]_lut_out = W1L741Q & P9_reg_o[30];
P3_reg_o[30] = DFFEA(P3_reg_o[30]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0]
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L4Q & (W1L841Q # C1_status_reg[0]);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, KB1__clk0, rst_n, , , , );


--P1_reg_o[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[30]
--operation mode is normal

P1_reg_o[30]_lut_out = Y1L17;
P1_reg_o[30] = DFFEA(P1_reg_o[30]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[30]_PORT_A_data_in = Y1L17;
U2_q_b[30]_PORT_A_data_in_reg = DFFE(U2_q_b[30]_PORT_A_data_in, U2_q_b[30]_clock_0, , , );
U2_q_b[30]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[30]_PORT_A_address_reg = DFFE(U2_q_b[30]_PORT_A_address, U2_q_b[30]_clock_0, , , );
U2_q_b[30]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[30]_PORT_B_address_reg = DFFE(U2_q_b[30]_PORT_B_address, U2_q_b[30]_clock_0, , , );
U2_q_b[30]_PORT_A_write_enable = H1L6;
U2_q_b[30]_PORT_A_write_enable_reg = DFFE(U2_q_b[30]_PORT_A_write_enable, U2_q_b[30]_clock_0, , , );
U2_q_b[30]_PORT_B_read_enable = VCC;
U2_q_b[30]_PORT_B_read_enable_reg = DFFE(U2_q_b[30]_PORT_B_read_enable, U2_q_b[30]_clock_0, , , );
U2_q_b[30]_clock_0 = KB1__clk1;
U2_q_b[30]_PORT_B_data_out = MEMORY(U2_q_b[30]_PORT_A_data_in_reg, , U2_q_b[30]_PORT_A_address_reg, U2_q_b[30]_PORT_B_address_reg, U2_q_b[30]_PORT_A_write_enable_reg, U2_q_b[30]_PORT_B_read_enable_reg, , , U2_q_b[30]_clock_0, , , , , );
U2_q_b[30] = U2_q_b[30]_PORT_B_data_out[0];


--Y1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~9437
--operation mode is normal

Y1L551 = A1L261 & (Y1L2 & P1_reg_o[30] # !Y1L2 & U2_q_b[30]);


--P22_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[30]
--operation mode is normal

P22_reg_o[30]_lut_out = Y1L17;
P22_reg_o[30] = DFFEA(P22_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5571
--operation mode is normal

JB1L551 = P12_reg_o[30] & (A1L061 # A1L451 & P22_reg_o[30]) # !P12_reg_o[30] & A1L451 & P22_reg_o[30];


--P32_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]
--operation mode is normal

P32_reg_o[30]_lut_out = Y1L17;
P32_reg_o[30] = DFFEA(P32_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5572
--operation mode is normal

JB1L651 = A1L161 & (P91_reg_o[30] # A1L651 & P32_reg_o[30]) # !A1L161 & A1L651 & P32_reg_o[30];


--P42_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]
--operation mode is normal

P42_reg_o[30]_lut_out = Y1L17;
P42_reg_o[30] = DFFEA(P42_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30]
--operation mode is normal

P81_reg_o[30]_lut_out = Y1L17;
P81_reg_o[30] = DFFEA(P81_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5573
--operation mode is normal

JB1L751 = A1L851 & (P81_reg_o[30] # A1L751 & P42_reg_o[30]) # !A1L851 & A1L751 & P42_reg_o[30];


--P02_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[30]
--operation mode is normal

P02_reg_o[30]_lut_out = Y1L17;
P02_reg_o[30] = DFFEA(P02_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]
--operation mode is normal

P71_reg_o[30]_lut_out = Y1L17;
P71_reg_o[30] = DFFEA(P71_reg_o[30]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5574
--operation mode is normal

JB1L851 = A1L951 & (P71_reg_o[30] # A1L551 & P02_reg_o[30]) # !A1L951 & A1L551 & P02_reg_o[30];


--JB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~248
--operation mode is normal

JB1L451 = JB1L551 # JB1L651 # JB1L751 # JB1L851;


--Y1L651 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~9438
--operation mode is normal

Y1L651 = Y1L521 & (JB1L451 # Y1L241 & Y1L551) # !Y1L521 & Y1L241 & Y1L551;


--P2_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30]
--operation mode is normal

P2_reg_o[30]_lut_out = W1L741Q & P8_reg_o[30];
P2_reg_o[30] = DFFEA(P2_reg_o[30]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P6_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31]
--operation mode is normal

P6_reg_o[31]_lut_out = C1_status_reg[1];
P6_reg_o[31] = DFFEA(P6_reg_o[31]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31]
--operation mode is normal

P5_reg_o[31]_lut_out = P3_reg_o[31];
P5_reg_o[31] = DFFEA(P5_reg_o[31]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[31]_PORT_A_data_in = Y1L851;
Z2_q_b[31]_PORT_A_data_in_reg = DFFE(Z2_q_b[31]_PORT_A_data_in, Z2_q_b[31]_clock_0, , , );
Z2_q_b[31]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[31]_PORT_A_address_reg = DFFE(Z2_q_b[31]_PORT_A_address, Z2_q_b[31]_clock_0, , , );
Z2_q_b[31]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[31]_PORT_B_address_reg = DFFE(Z2_q_b[31]_PORT_B_address, Z2_q_b[31]_clock_0, , , );
Z2_q_b[31]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[31]_PORT_A_write_enable_reg = DFFE(Z2_q_b[31]_PORT_A_write_enable, Z2_q_b[31]_clock_0, , , );
Z2_q_b[31]_PORT_B_read_enable = VCC;
Z2_q_b[31]_PORT_B_read_enable_reg = DFFE(Z2_q_b[31]_PORT_B_read_enable, Z2_q_b[31]_clock_0, , , );
Z2_q_b[31]_clock_0 = KB1__clk1;
Z2_q_b[31]_PORT_B_data_out = MEMORY(Z2_q_b[31]_PORT_A_data_in_reg, , Z2_q_b[31]_PORT_A_address_reg, Z2_q_b[31]_PORT_B_address_reg, Z2_q_b[31]_PORT_A_write_enable_reg, Z2_q_b[31]_PORT_B_read_enable_reg, , , Z2_q_b[31]_clock_0, , , , , );
Z2_q_b[31] = Z2_q_b[31]_PORT_B_data_out[0];


--X1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2
--operation mode is normal

X1L74 = X1L43 & (X1L53 # P5_reg_o[31]) # !X1L43 & !X1L53 & Z2_q_b[31];


--P4_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31]
--operation mode is normal

P4_reg_o[31]_lut_out = P2_reg_o[31];
P4_reg_o[31] = DFFEA(P4_reg_o[31]_lut_out, KB1__clk0, rst_n, , , , );


--X1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3
--operation mode is normal

X1L84 = X1L74 & (P4_reg_o[31] # !X1L53) # !X1L74 & P6_reg_o[31] & X1L53;


--P8_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29]
--operation mode is normal

P8_reg_o[29]_lut_out = M3_reg[29];
P8_reg_o[29] = DFFEA(P8_reg_o[29]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P5_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23]
--operation mode is normal

P5_reg_o[23]_lut_out = P3_reg_o[23];
P5_reg_o[23] = DFFEA(P5_reg_o[23]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[23]_PORT_A_data_in = Y1L141;
Z2_q_b[23]_PORT_A_data_in_reg = DFFE(Z2_q_b[23]_PORT_A_data_in, Z2_q_b[23]_clock_0, , , );
Z2_q_b[23]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[23]_PORT_A_address_reg = DFFE(Z2_q_b[23]_PORT_A_address, Z2_q_b[23]_clock_0, , , );
Z2_q_b[23]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[23]_PORT_B_address_reg = DFFE(Z2_q_b[23]_PORT_B_address, Z2_q_b[23]_clock_0, , , );
Z2_q_b[23]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[23]_PORT_A_write_enable_reg = DFFE(Z2_q_b[23]_PORT_A_write_enable, Z2_q_b[23]_clock_0, , , );
Z2_q_b[23]_PORT_B_read_enable = VCC;
Z2_q_b[23]_PORT_B_read_enable_reg = DFFE(Z2_q_b[23]_PORT_B_read_enable, Z2_q_b[23]_clock_0, , , );
Z2_q_b[23]_clock_0 = KB1__clk1;
Z2_q_b[23]_PORT_B_data_out = MEMORY(Z2_q_b[23]_PORT_A_data_in_reg, , Z2_q_b[23]_PORT_A_address_reg, Z2_q_b[23]_PORT_B_address_reg, Z2_q_b[23]_PORT_A_write_enable_reg, Z2_q_b[23]_PORT_B_read_enable_reg, , , Z2_q_b[23]_clock_0, , , , , );
Z2_q_b[23] = Z2_q_b[23]_PORT_B_data_out[0];


--M6L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095
--operation mode is normal

M6L09 = M6L53 & (X1L43 & P5_reg_o[23] # !X1L43 & Z2_q_b[23]);


--M6L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6096
--operation mode is normal

M6L19 = M6_reg[24] & !X1L04Q & !X1L34Q;


--P4_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23]
--operation mode is normal

P4_reg_o[23]_lut_out = P2_reg_o[23];
P4_reg_o[23] = DFFEA(P4_reg_o[23]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15]
--operation mode is normal

P5_reg_o[15]_lut_out = P3_reg_o[15];
P5_reg_o[15] = DFFEA(P5_reg_o[15]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[15]_PORT_A_data_in = Y1L421;
Z2_q_b[15]_PORT_A_data_in_reg = DFFE(Z2_q_b[15]_PORT_A_data_in, Z2_q_b[15]_clock_0, , , );
Z2_q_b[15]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[15]_PORT_A_address_reg = DFFE(Z2_q_b[15]_PORT_A_address, Z2_q_b[15]_clock_0, , , );
Z2_q_b[15]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[15]_PORT_B_address_reg = DFFE(Z2_q_b[15]_PORT_B_address, Z2_q_b[15]_clock_0, , , );
Z2_q_b[15]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[15]_PORT_A_write_enable_reg = DFFE(Z2_q_b[15]_PORT_A_write_enable, Z2_q_b[15]_clock_0, , , );
Z2_q_b[15]_PORT_B_read_enable = VCC;
Z2_q_b[15]_PORT_B_read_enable_reg = DFFE(Z2_q_b[15]_PORT_B_read_enable, Z2_q_b[15]_clock_0, , , );
Z2_q_b[15]_clock_0 = KB1__clk1;
Z2_q_b[15]_PORT_B_data_out = MEMORY(Z2_q_b[15]_PORT_A_data_in_reg, , Z2_q_b[15]_PORT_A_address_reg, Z2_q_b[15]_PORT_B_address_reg, Z2_q_b[15]_PORT_A_write_enable_reg, Z2_q_b[15]_PORT_B_read_enable_reg, , , Z2_q_b[15]_clock_0, , , , , );
Z2_q_b[15] = Z2_q_b[15]_PORT_B_data_out[0];


--M6L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098
--operation mode is normal

M6L29 = M6L53 & (X1L43 & P5_reg_o[15] # !X1L43 & Z2_q_b[15]);


--M6L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099
--operation mode is normal

M6L39 = M6_reg[16] & !X1L04Q & !X1L34Q;


--P4_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15]
--operation mode is normal

P4_reg_o[15]_lut_out = P2_reg_o[15];
P4_reg_o[15] = DFFEA(P4_reg_o[15]_lut_out, KB1__clk0, rst_n, , , , );


--P5_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7]
--operation mode is normal

P5_reg_o[7]_lut_out = P3_reg_o[7];
P5_reg_o[7] = DFFEA(P5_reg_o[7]_lut_out, KB1__clk0, rst_n, , , , );


--Z2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[7]_PORT_A_data_in = Y1L801;
Z2_q_b[7]_PORT_A_data_in_reg = DFFE(Z2_q_b[7]_PORT_A_data_in, Z2_q_b[7]_clock_0, , , );
Z2_q_b[7]_PORT_A_address = BUS(Y1L38, Y1L48, Y1L58, Y1L68, Y1L78, Y1L88);
Z2_q_b[7]_PORT_A_address_reg = DFFE(Z2_q_b[7]_PORT_A_address, Z2_q_b[7]_clock_0, , , );
Z2_q_b[7]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[7]_PORT_B_address_reg = DFFE(Z2_q_b[7]_PORT_B_address, Z2_q_b[7]_clock_0, , , );
Z2_q_b[7]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[7]_PORT_A_write_enable_reg = DFFE(Z2_q_b[7]_PORT_A_write_enable, Z2_q_b[7]_clock_0, , , );
Z2_q_b[7]_PORT_B_read_enable = VCC;
Z2_q_b[7]_PORT_B_read_enable_reg = DFFE(Z2_q_b[7]_PORT_B_read_enable, Z2_q_b[7]_clock_0, , , );
Z2_q_b[7]_clock_0 = KB1__clk1;
Z2_q_b[7]_PORT_B_data_out = MEMORY(Z2_q_b[7]_PORT_A_data_in_reg, , Z2_q_b[7]_PORT_A_address_reg, Z2_q_b[7]_PORT_B_address_reg, Z2_q_b[7]_PORT_A_write_enable_reg, Z2_q_b[7]_PORT_B_read_enable_reg, , , Z2_q_b[7]_clock_0, , , , , );
Z2_q_b[7] = Z2_q_b[7]_PORT_B_data_out[0];


--M6L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101
--operation mode is normal

M6L49 = M6L53 & (X1L43 & P5_reg_o[7] # !X1L43 & Z2_q_b[7]);


--M6L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102
--operation mode is normal

M6L59 = M6_reg[8] & !X1L04Q & !X1L34Q;


--P3_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14]
--operation mode is normal

P3_reg_o[14]_lut_out = W1L741Q & P9_reg_o[14];
P3_reg_o[14] = DFFEA(P3_reg_o[14]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[14]_PORT_A_data_in = Y1L55;
U2_q_b[14]_PORT_A_data_in_reg = DFFE(U2_q_b[14]_PORT_A_data_in, U2_q_b[14]_clock_0, , , );
U2_q_b[14]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[14]_PORT_A_address_reg = DFFE(U2_q_b[14]_PORT_A_address, U2_q_b[14]_clock_0, , , );
U2_q_b[14]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[14]_PORT_B_address_reg = DFFE(U2_q_b[14]_PORT_B_address, U2_q_b[14]_clock_0, , , );
U2_q_b[14]_PORT_A_write_enable = H1L6;
U2_q_b[14]_PORT_A_write_enable_reg = DFFE(U2_q_b[14]_PORT_A_write_enable, U2_q_b[14]_clock_0, , , );
U2_q_b[14]_PORT_B_read_enable = VCC;
U2_q_b[14]_PORT_B_read_enable_reg = DFFE(U2_q_b[14]_PORT_B_read_enable, U2_q_b[14]_clock_0, , , );
U2_q_b[14]_clock_0 = KB1__clk1;
U2_q_b[14]_PORT_B_data_out = MEMORY(U2_q_b[14]_PORT_A_data_in_reg, , U2_q_b[14]_PORT_A_address_reg, U2_q_b[14]_PORT_B_address_reg, U2_q_b[14]_PORT_A_write_enable_reg, U2_q_b[14]_PORT_B_read_enable_reg, , , U2_q_b[14]_clock_0, , , , , );
U2_q_b[14] = U2_q_b[14]_PORT_B_data_out[0];


--Y1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~9439
--operation mode is normal

Y1L121 = A1L261 & (Y1L2 & P1_reg_o[14] # !Y1L2 & U2_q_b[14]);


--P22_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[14]
--operation mode is normal

P22_reg_o[14]_lut_out = Y1L55;
P22_reg_o[14] = DFFEA(P22_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5575
--operation mode is normal

JB1L57 = P12_reg_o[14] & (A1L061 # A1L451 & P22_reg_o[14]) # !P12_reg_o[14] & A1L451 & P22_reg_o[14];


--P32_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14]
--operation mode is normal

P32_reg_o[14]_lut_out = Y1L55;
P32_reg_o[14] = DFFEA(P32_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5576
--operation mode is normal

JB1L67 = A1L161 & (P91_reg_o[14] # A1L651 & P32_reg_o[14]) # !A1L161 & A1L651 & P32_reg_o[14];


--P42_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]
--operation mode is normal

P42_reg_o[14]_lut_out = Y1L55;
P42_reg_o[14] = DFFEA(P42_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14]
--operation mode is normal

P81_reg_o[14]_lut_out = Y1L55;
P81_reg_o[14] = DFFEA(P81_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5577
--operation mode is normal

JB1L77 = A1L851 & (P81_reg_o[14] # A1L751 & P42_reg_o[14]) # !A1L851 & A1L751 & P42_reg_o[14];


--P02_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[14]
--operation mode is normal

P02_reg_o[14]_lut_out = Y1L55;
P02_reg_o[14] = DFFEA(P02_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14]
--operation mode is normal

P71_reg_o[14]_lut_out = Y1L55;
P71_reg_o[14] = DFFEA(P71_reg_o[14]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L87 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5578
--operation mode is normal

JB1L87 = A1L951 & (P71_reg_o[14] # A1L551 & P02_reg_o[14]) # !A1L951 & A1L551 & P02_reg_o[14];


--JB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~266
--operation mode is normal

JB1L47 = JB1L57 # JB1L67 # JB1L77 # JB1L87;


--Y1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~9440
--operation mode is normal

Y1L221 = Y1L521 & (JB1L47 # Y1L241 & Y1L121) # !Y1L521 & Y1L241 & Y1L121;


--P1_reg_o[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[22]
--operation mode is normal

P1_reg_o[22]_lut_out = Y1L36;
P1_reg_o[22] = DFFEA(P1_reg_o[22]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[22]_PORT_A_data_in = Y1L36;
U2_q_b[22]_PORT_A_data_in_reg = DFFE(U2_q_b[22]_PORT_A_data_in, U2_q_b[22]_clock_0, , , );
U2_q_b[22]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[22]_PORT_A_address_reg = DFFE(U2_q_b[22]_PORT_A_address, U2_q_b[22]_clock_0, , , );
U2_q_b[22]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[22]_PORT_B_address_reg = DFFE(U2_q_b[22]_PORT_B_address, U2_q_b[22]_clock_0, , , );
U2_q_b[22]_PORT_A_write_enable = H1L6;
U2_q_b[22]_PORT_A_write_enable_reg = DFFE(U2_q_b[22]_PORT_A_write_enable, U2_q_b[22]_clock_0, , , );
U2_q_b[22]_PORT_B_read_enable = VCC;
U2_q_b[22]_PORT_B_read_enable_reg = DFFE(U2_q_b[22]_PORT_B_read_enable, U2_q_b[22]_clock_0, , , );
U2_q_b[22]_clock_0 = KB1__clk1;
U2_q_b[22]_PORT_B_data_out = MEMORY(U2_q_b[22]_PORT_A_data_in_reg, , U2_q_b[22]_PORT_A_address_reg, U2_q_b[22]_PORT_B_address_reg, U2_q_b[22]_PORT_A_write_enable_reg, U2_q_b[22]_PORT_B_read_enable_reg, , , U2_q_b[22]_clock_0, , , , , );
U2_q_b[22] = U2_q_b[22]_PORT_B_data_out[0];


--Y1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~9441
--operation mode is normal

Y1L831 = A1L261 & (Y1L2 & P1_reg_o[22] # !Y1L2 & U2_q_b[22]);


--P22_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[22]
--operation mode is normal

P22_reg_o[22]_lut_out = Y1L36;
P22_reg_o[22] = DFFEA(P22_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5579
--operation mode is normal

JB1L511 = P12_reg_o[22] & (A1L061 # A1L451 & P22_reg_o[22]) # !P12_reg_o[22] & A1L451 & P22_reg_o[22];


--P32_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22]
--operation mode is normal

P32_reg_o[22]_lut_out = Y1L36;
P32_reg_o[22] = DFFEA(P32_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5580
--operation mode is normal

JB1L611 = A1L161 & (P91_reg_o[22] # A1L651 & P32_reg_o[22]) # !A1L161 & A1L651 & P32_reg_o[22];


--P42_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]
--operation mode is normal

P42_reg_o[22]_lut_out = Y1L36;
P42_reg_o[22] = DFFEA(P42_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22]
--operation mode is normal

P81_reg_o[22]_lut_out = Y1L36;
P81_reg_o[22] = DFFEA(P81_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5581
--operation mode is normal

JB1L711 = A1L851 & (P81_reg_o[22] # A1L751 & P42_reg_o[22]) # !A1L851 & A1L751 & P42_reg_o[22];


--P02_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[22]
--operation mode is normal

P02_reg_o[22]_lut_out = Y1L36;
P02_reg_o[22] = DFFEA(P02_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22]
--operation mode is normal

P71_reg_o[22]_lut_out = Y1L36;
P71_reg_o[22] = DFFEA(P71_reg_o[22]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5582
--operation mode is normal

JB1L811 = A1L951 & (P71_reg_o[22] # A1L551 & P02_reg_o[22]) # !A1L951 & A1L551 & P02_reg_o[22];


--JB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~257
--operation mode is normal

JB1L411 = JB1L511 # JB1L611 # JB1L711 # JB1L811;


--Y1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~9442
--operation mode is normal

Y1L931 = Y1L521 & (JB1L411 # Y1L241 & Y1L831) # !Y1L521 & Y1L241 & Y1L831;


--P2_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22]
--operation mode is normal

P2_reg_o[22]_lut_out = W1L741Q & P8_reg_o[22];
P2_reg_o[22] = DFFEA(P2_reg_o[22]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6]
--operation mode is normal

P3_reg_o[6]_lut_out = W1L741Q & P9_reg_o[6];
P3_reg_o[6] = DFFEA(P3_reg_o[6]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[6]_PORT_A_data_in = Y1L74;
U2_q_b[6]_PORT_A_data_in_reg = DFFE(U2_q_b[6]_PORT_A_data_in, U2_q_b[6]_clock_0, , , );
U2_q_b[6]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[6]_PORT_A_address_reg = DFFE(U2_q_b[6]_PORT_A_address, U2_q_b[6]_clock_0, , , );
U2_q_b[6]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[6]_PORT_B_address_reg = DFFE(U2_q_b[6]_PORT_B_address, U2_q_b[6]_clock_0, , , );
U2_q_b[6]_PORT_A_write_enable = H1L6;
U2_q_b[6]_PORT_A_write_enable_reg = DFFE(U2_q_b[6]_PORT_A_write_enable, U2_q_b[6]_clock_0, , , );
U2_q_b[6]_PORT_B_read_enable = VCC;
U2_q_b[6]_PORT_B_read_enable_reg = DFFE(U2_q_b[6]_PORT_B_read_enable, U2_q_b[6]_clock_0, , , );
U2_q_b[6]_clock_0 = KB1__clk1;
U2_q_b[6]_PORT_B_data_out = MEMORY(U2_q_b[6]_PORT_A_data_in_reg, , U2_q_b[6]_PORT_A_address_reg, U2_q_b[6]_PORT_B_address_reg, U2_q_b[6]_PORT_A_write_enable_reg, U2_q_b[6]_PORT_B_read_enable_reg, , , U2_q_b[6]_clock_0, , , , , );
U2_q_b[6] = U2_q_b[6]_PORT_B_data_out[0];


--Y1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~9443
--operation mode is normal

Y1L501 = A1L261 & (Y1L2 & P1_reg_o[6] # !Y1L2 & U2_q_b[6]);


--P22_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[6]
--operation mode is normal

P22_reg_o[6]_lut_out = Y1L74;
P22_reg_o[6] = DFFEA(P22_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5583
--operation mode is normal

JB1L53 = P12_reg_o[6] & (A1L061 # A1L451 & P22_reg_o[6]) # !P12_reg_o[6] & A1L451 & P22_reg_o[6];


--P32_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6]
--operation mode is normal

P32_reg_o[6]_lut_out = Y1L74;
P32_reg_o[6] = DFFEA(P32_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5584
--operation mode is normal

JB1L63 = A1L161 & (P91_reg_o[6] # A1L651 & P32_reg_o[6]) # !A1L161 & A1L651 & P32_reg_o[6];


--P42_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]
--operation mode is normal

P42_reg_o[6]_lut_out = Y1L74;
P42_reg_o[6] = DFFEA(P42_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]
--operation mode is normal

P81_reg_o[6]_lut_out = Y1L74;
P81_reg_o[6] = DFFEA(P81_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5585
--operation mode is normal

JB1L73 = A1L851 & (P81_reg_o[6] # A1L751 & P42_reg_o[6]) # !A1L851 & A1L751 & P42_reg_o[6];


--P02_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[6]
--operation mode is normal

P02_reg_o[6]_lut_out = Y1L74;
P02_reg_o[6] = DFFEA(P02_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6]
--operation mode is normal

P71_reg_o[6]_lut_out = Y1L74;
P71_reg_o[6] = DFFEA(P71_reg_o[6]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5586
--operation mode is normal

JB1L83 = A1L951 & (P71_reg_o[6] # A1L551 & P02_reg_o[6]) # !A1L951 & A1L551 & P02_reg_o[6];


--JB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~275
--operation mode is normal

JB1L43 = JB1L53 # JB1L63 # JB1L73 # JB1L83;


--Y1L601 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~9444
--operation mode is normal

Y1L601 = Y1L521 & (JB1L43 # Y1L241 & Y1L501) # !Y1L521 & Y1L241 & Y1L501;


--P8_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21]
--operation mode is normal

P8_reg_o[21]_lut_out = M3_reg[21];
P8_reg_o[21] = DFFEA(P8_reg_o[21]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13]
--operation mode is normal

P9_reg_o[13]_lut_out = M3_reg[13];
P9_reg_o[13] = DFFEA(P9_reg_o[13]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5]
--operation mode is normal

P9_reg_o[5]_lut_out = M3_reg[5];
P9_reg_o[5] = DFFEA(P9_reg_o[5]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4]
--operation mode is normal

M2_reg[4]_lut_out = M2_reg[3] & (U1_q_b[4] # J2L1Q) # !M2_reg[3] & U1_q_b[4] & !J2L1Q;
M2_reg[4] = DFFEA(M2_reg[4]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[5]_PORT_A_data_in = Y1L64;
U1_q_b[5]_PORT_A_data_in_reg = DFFE(U1_q_b[5]_PORT_A_data_in, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[5]_PORT_A_address_reg = DFFE(U1_q_b[5]_PORT_A_address, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[5]_PORT_B_address_reg = DFFE(U1_q_b[5]_PORT_B_address, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_A_write_enable = H1L6;
U1_q_b[5]_PORT_A_write_enable_reg = DFFE(U1_q_b[5]_PORT_A_write_enable, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_B_read_enable = VCC;
U1_q_b[5]_PORT_B_read_enable_reg = DFFE(U1_q_b[5]_PORT_B_read_enable, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_clock_0 = KB1__clk1;
U1_q_b[5]_PORT_B_data_out = MEMORY(U1_q_b[5]_PORT_A_data_in_reg, , U1_q_b[5]_PORT_A_address_reg, U1_q_b[5]_PORT_B_address_reg, U1_q_b[5]_PORT_A_write_enable_reg, U1_q_b[5]_PORT_B_read_enable_reg, , , U1_q_b[5]_clock_0, , , , , );
U1_q_b[5] = U1_q_b[5]_PORT_B_data_out[0];


--M1_reg[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[4]
--operation mode is normal

M1_reg[4]_lut_out = M1_reg[3] & (P1_reg_o[4] # J1L1Q) # !M1_reg[3] & P1_reg_o[4] & !J1L1Q;
M1_reg[4] = DFFEA(M1_reg[4]_lut_out, !KB1__clk0, rst_n, , , , );


--P8_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30]
--operation mode is normal

P8_reg_o[30]_lut_out = M3_reg[30];
P8_reg_o[30] = DFFEA(P8_reg_o[30]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1]
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L4Q & (C1_status_reg[1] # Y1L77Q & !W1L841Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, KB1__clk0, rst_n, , , , );


--P3_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31]
--operation mode is normal

P3_reg_o[31]_lut_out = W1L741Q & P9_reg_o[31];
P3_reg_o[31] = DFFEA(P3_reg_o[31]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[31]
--operation mode is normal

P1_reg_o[31]_lut_out = Y1L27;
P1_reg_o[31] = DFFEA(P1_reg_o[31]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[31]_PORT_A_data_in = Y1L27;
U2_q_b[31]_PORT_A_data_in_reg = DFFE(U2_q_b[31]_PORT_A_data_in, U2_q_b[31]_clock_0, , , );
U2_q_b[31]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[31]_PORT_A_address_reg = DFFE(U2_q_b[31]_PORT_A_address, U2_q_b[31]_clock_0, , , );
U2_q_b[31]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[31]_PORT_B_address_reg = DFFE(U2_q_b[31]_PORT_B_address, U2_q_b[31]_clock_0, , , );
U2_q_b[31]_PORT_A_write_enable = H1L6;
U2_q_b[31]_PORT_A_write_enable_reg = DFFE(U2_q_b[31]_PORT_A_write_enable, U2_q_b[31]_clock_0, , , );
U2_q_b[31]_PORT_B_read_enable = VCC;
U2_q_b[31]_PORT_B_read_enable_reg = DFFE(U2_q_b[31]_PORT_B_read_enable, U2_q_b[31]_clock_0, , , );
U2_q_b[31]_clock_0 = KB1__clk1;
U2_q_b[31]_PORT_B_data_out = MEMORY(U2_q_b[31]_PORT_A_data_in_reg, , U2_q_b[31]_PORT_A_address_reg, U2_q_b[31]_PORT_B_address_reg, U2_q_b[31]_PORT_A_write_enable_reg, U2_q_b[31]_PORT_B_read_enable_reg, , , U2_q_b[31]_clock_0, , , , , );
U2_q_b[31] = U2_q_b[31]_PORT_B_data_out[0];


--Y1L751 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~9445
--operation mode is normal

Y1L751 = A1L261 & (Y1L2 & P1_reg_o[31] # !Y1L2 & U2_q_b[31]);


--P22_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[31]
--operation mode is normal

P22_reg_o[31]_lut_out = Y1L27;
P22_reg_o[31] = DFFEA(P22_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5587
--operation mode is normal

JB1L061 = P12_reg_o[31] & (A1L061 # A1L451 & P22_reg_o[31]) # !P12_reg_o[31] & A1L451 & P22_reg_o[31];


--P32_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31]
--operation mode is normal

P32_reg_o[31]_lut_out = Y1L27;
P32_reg_o[31] = DFFEA(P32_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5588
--operation mode is normal

JB1L161 = A1L161 & (P91_reg_o[31] # A1L651 & P32_reg_o[31]) # !A1L161 & A1L651 & P32_reg_o[31];


--P42_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]
--operation mode is normal

P42_reg_o[31]_lut_out = Y1L27;
P42_reg_o[31] = DFFEA(P42_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31]
--operation mode is normal

P81_reg_o[31]_lut_out = Y1L27;
P81_reg_o[31] = DFFEA(P81_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5589
--operation mode is normal

JB1L261 = A1L851 & (P81_reg_o[31] # A1L751 & P42_reg_o[31]) # !A1L851 & A1L751 & P42_reg_o[31];


--P02_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[31]
--operation mode is normal

P02_reg_o[31]_lut_out = Y1L27;
P02_reg_o[31] = DFFEA(P02_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]
--operation mode is normal

P71_reg_o[31]_lut_out = Y1L27;
P71_reg_o[31] = DFFEA(P71_reg_o[31]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5590
--operation mode is normal

JB1L361 = A1L951 & (P71_reg_o[31] # A1L551 & P02_reg_o[31]) # !A1L951 & A1L551 & P02_reg_o[31];


--JB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~284
--operation mode is normal

JB1L951 = JB1L061 # JB1L161 # JB1L261 # JB1L361;


--Y1L851 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~9446
--operation mode is normal

Y1L851 = Y1L521 & (JB1L951 # Y1L241 & Y1L751) # !Y1L521 & Y1L241 & Y1L751;


--P2_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31]
--operation mode is normal

P2_reg_o[31]_lut_out = W1L841Q # W1L741Q & P8_reg_o[31];
P2_reg_o[31] = DFFEA(P2_reg_o[31]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P1_reg_o[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[23]
--operation mode is normal

P1_reg_o[23]_lut_out = Y1L46;
P1_reg_o[23] = DFFEA(P1_reg_o[23]_lut_out, KB1__clk1, rst_n, , H1L2, , );


--U2_q_b[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[23]_PORT_A_data_in = Y1L46;
U2_q_b[23]_PORT_A_data_in_reg = DFFE(U2_q_b[23]_PORT_A_data_in, U2_q_b[23]_clock_0, , , );
U2_q_b[23]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[23]_PORT_A_address_reg = DFFE(U2_q_b[23]_PORT_A_address, U2_q_b[23]_clock_0, , , );
U2_q_b[23]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[23]_PORT_B_address_reg = DFFE(U2_q_b[23]_PORT_B_address, U2_q_b[23]_clock_0, , , );
U2_q_b[23]_PORT_A_write_enable = H1L6;
U2_q_b[23]_PORT_A_write_enable_reg = DFFE(U2_q_b[23]_PORT_A_write_enable, U2_q_b[23]_clock_0, , , );
U2_q_b[23]_PORT_B_read_enable = VCC;
U2_q_b[23]_PORT_B_read_enable_reg = DFFE(U2_q_b[23]_PORT_B_read_enable, U2_q_b[23]_clock_0, , , );
U2_q_b[23]_clock_0 = KB1__clk1;
U2_q_b[23]_PORT_B_data_out = MEMORY(U2_q_b[23]_PORT_A_data_in_reg, , U2_q_b[23]_PORT_A_address_reg, U2_q_b[23]_PORT_B_address_reg, U2_q_b[23]_PORT_A_write_enable_reg, U2_q_b[23]_PORT_B_read_enable_reg, , , U2_q_b[23]_clock_0, , , , , );
U2_q_b[23] = U2_q_b[23]_PORT_B_data_out[0];


--Y1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~9447
--operation mode is normal

Y1L041 = A1L261 & (Y1L2 & P1_reg_o[23] # !Y1L2 & U2_q_b[23]);


--P22_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[23]
--operation mode is normal

P22_reg_o[23]_lut_out = Y1L46;
P22_reg_o[23] = DFFEA(P22_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5591
--operation mode is normal

JB1L021 = P12_reg_o[23] & (A1L061 # A1L451 & P22_reg_o[23]) # !P12_reg_o[23] & A1L451 & P22_reg_o[23];


--P32_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23]
--operation mode is normal

P32_reg_o[23]_lut_out = Y1L46;
P32_reg_o[23] = DFFEA(P32_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5592
--operation mode is normal

JB1L121 = A1L161 & (P91_reg_o[23] # A1L651 & P32_reg_o[23]) # !A1L161 & A1L651 & P32_reg_o[23];


--P42_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]
--operation mode is normal

P42_reg_o[23]_lut_out = Y1L46;
P42_reg_o[23] = DFFEA(P42_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23]
--operation mode is normal

P81_reg_o[23]_lut_out = Y1L46;
P81_reg_o[23] = DFFEA(P81_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5593
--operation mode is normal

JB1L221 = A1L851 & (P81_reg_o[23] # A1L751 & P42_reg_o[23]) # !A1L851 & A1L751 & P42_reg_o[23];


--P02_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[23]
--operation mode is normal

P02_reg_o[23]_lut_out = Y1L46;
P02_reg_o[23] = DFFEA(P02_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23]
--operation mode is normal

P71_reg_o[23]_lut_out = Y1L46;
P71_reg_o[23] = DFFEA(P71_reg_o[23]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5594
--operation mode is normal

JB1L321 = A1L951 & (P71_reg_o[23] # A1L551 & P02_reg_o[23]) # !A1L951 & A1L551 & P02_reg_o[23];


--JB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~293
--operation mode is normal

JB1L911 = JB1L021 # JB1L121 # JB1L221 # JB1L321;


--Y1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~9448
--operation mode is normal

Y1L141 = Y1L521 & (JB1L911 # Y1L241 & Y1L041) # !Y1L521 & Y1L241 & Y1L041;


--P2_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23]
--operation mode is normal

P2_reg_o[23]_lut_out = W1L841Q # W1L741Q & P8_reg_o[23];
P2_reg_o[23] = DFFEA(P2_reg_o[23]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--P3_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15]
--operation mode is normal

P3_reg_o[15]_lut_out = W1L741Q & P9_reg_o[15];
P3_reg_o[15] = DFFEA(P3_reg_o[15]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[15]_PORT_A_data_in = Y1L65;
U2_q_b[15]_PORT_A_data_in_reg = DFFE(U2_q_b[15]_PORT_A_data_in, U2_q_b[15]_clock_0, , , );
U2_q_b[15]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[15]_PORT_A_address_reg = DFFE(U2_q_b[15]_PORT_A_address, U2_q_b[15]_clock_0, , , );
U2_q_b[15]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[15]_PORT_B_address_reg = DFFE(U2_q_b[15]_PORT_B_address, U2_q_b[15]_clock_0, , , );
U2_q_b[15]_PORT_A_write_enable = H1L6;
U2_q_b[15]_PORT_A_write_enable_reg = DFFE(U2_q_b[15]_PORT_A_write_enable, U2_q_b[15]_clock_0, , , );
U2_q_b[15]_PORT_B_read_enable = VCC;
U2_q_b[15]_PORT_B_read_enable_reg = DFFE(U2_q_b[15]_PORT_B_read_enable, U2_q_b[15]_clock_0, , , );
U2_q_b[15]_clock_0 = KB1__clk1;
U2_q_b[15]_PORT_B_data_out = MEMORY(U2_q_b[15]_PORT_A_data_in_reg, , U2_q_b[15]_PORT_A_address_reg, U2_q_b[15]_PORT_B_address_reg, U2_q_b[15]_PORT_A_write_enable_reg, U2_q_b[15]_PORT_B_read_enable_reg, , , U2_q_b[15]_clock_0, , , , , );
U2_q_b[15] = U2_q_b[15]_PORT_B_data_out[0];


--Y1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~9449
--operation mode is normal

Y1L321 = A1L261 & (Y1L2 & P1_reg_o[15] # !Y1L2 & U2_q_b[15]);


--P22_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[15]
--operation mode is normal

P22_reg_o[15]_lut_out = Y1L65;
P22_reg_o[15] = DFFEA(P22_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5595
--operation mode is normal

JB1L08 = P12_reg_o[15] & (A1L061 # A1L451 & P22_reg_o[15]) # !P12_reg_o[15] & A1L451 & P22_reg_o[15];


--P32_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15]
--operation mode is normal

P32_reg_o[15]_lut_out = Y1L65;
P32_reg_o[15] = DFFEA(P32_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5596
--operation mode is normal

JB1L18 = A1L161 & (P91_reg_o[15] # A1L651 & P32_reg_o[15]) # !A1L161 & A1L651 & P32_reg_o[15];


--P42_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]
--operation mode is normal

P42_reg_o[15]_lut_out = Y1L65;
P42_reg_o[15] = DFFEA(P42_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15]
--operation mode is normal

P81_reg_o[15]_lut_out = Y1L65;
P81_reg_o[15] = DFFEA(P81_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5597
--operation mode is normal

JB1L28 = A1L851 & (P81_reg_o[15] # A1L751 & P42_reg_o[15]) # !A1L851 & A1L751 & P42_reg_o[15];


--P02_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[15]
--operation mode is normal

P02_reg_o[15]_lut_out = Y1L65;
P02_reg_o[15] = DFFEA(P02_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]
--operation mode is normal

P71_reg_o[15]_lut_out = Y1L65;
P71_reg_o[15] = DFFEA(P71_reg_o[15]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5598
--operation mode is normal

JB1L38 = A1L951 & (P71_reg_o[15] # A1L551 & P02_reg_o[15]) # !A1L951 & A1L551 & P02_reg_o[15];


--JB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~302
--operation mode is normal

JB1L97 = JB1L08 # JB1L18 # JB1L28 # JB1L38;


--Y1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~9450
--operation mode is normal

Y1L421 = Y1L521 & (JB1L97 # Y1L241 & Y1L321) # !Y1L521 & Y1L241 & Y1L321;


--P3_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7]
--operation mode is normal

P3_reg_o[7]_lut_out = W1L741Q & P9_reg_o[7];
P3_reg_o[7] = DFFEA(P3_reg_o[7]_lut_out, KB1__clk0, rst_n, , !C1L3Q, , );


--U2_q_b[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[7]_PORT_A_data_in = Y1L84;
U2_q_b[7]_PORT_A_data_in_reg = DFFE(U2_q_b[7]_PORT_A_data_in, U2_q_b[7]_clock_0, , , );
U2_q_b[7]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[7]_PORT_A_address_reg = DFFE(U2_q_b[7]_PORT_A_address, U2_q_b[7]_clock_0, , , );
U2_q_b[7]_PORT_B_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U2_q_b[7]_PORT_B_address_reg = DFFE(U2_q_b[7]_PORT_B_address, U2_q_b[7]_clock_0, , , );
U2_q_b[7]_PORT_A_write_enable = H1L6;
U2_q_b[7]_PORT_A_write_enable_reg = DFFE(U2_q_b[7]_PORT_A_write_enable, U2_q_b[7]_clock_0, , , );
U2_q_b[7]_PORT_B_read_enable = VCC;
U2_q_b[7]_PORT_B_read_enable_reg = DFFE(U2_q_b[7]_PORT_B_read_enable, U2_q_b[7]_clock_0, , , );
U2_q_b[7]_clock_0 = KB1__clk1;
U2_q_b[7]_PORT_B_data_out = MEMORY(U2_q_b[7]_PORT_A_data_in_reg, , U2_q_b[7]_PORT_A_address_reg, U2_q_b[7]_PORT_B_address_reg, U2_q_b[7]_PORT_A_write_enable_reg, U2_q_b[7]_PORT_B_read_enable_reg, , , U2_q_b[7]_clock_0, , , , , );
U2_q_b[7] = U2_q_b[7]_PORT_B_data_out[0];


--Y1L701 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~9451
--operation mode is normal

Y1L701 = A1L261 & (Y1L2 & P1_reg_o[7] # !Y1L2 & U2_q_b[7]);


--P22_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[7]
--operation mode is normal

P22_reg_o[7]_lut_out = Y1L84;
P22_reg_o[7] = DFFEA(P22_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L291, , );


--JB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5599
--operation mode is normal

JB1L04 = P12_reg_o[7] & (A1L061 # A1L451 & P22_reg_o[7]) # !P12_reg_o[7] & A1L451 & P22_reg_o[7];


--P32_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7]
--operation mode is normal

P32_reg_o[7]_lut_out = Y1L84;
P32_reg_o[7] = DFFEA(P32_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L391, , );


--JB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5600
--operation mode is normal

JB1L14 = A1L161 & (P91_reg_o[7] # A1L651 & P32_reg_o[7]) # !A1L161 & A1L651 & P32_reg_o[7];


--P42_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]
--operation mode is normal

P42_reg_o[7]_lut_out = Y1L84;
P42_reg_o[7] = DFFEA(P42_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L491, , );


--P81_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7]
--operation mode is normal

P81_reg_o[7]_lut_out = Y1L84;
P81_reg_o[7] = DFFEA(P81_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L461, , );


--JB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5601
--operation mode is normal

JB1L24 = A1L851 & (P81_reg_o[7] # A1L751 & P42_reg_o[7]) # !A1L851 & A1L751 & P42_reg_o[7];


--P02_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[7]
--operation mode is normal

P02_reg_o[7]_lut_out = Y1L84;
P02_reg_o[7] = DFFEA(P02_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L971, , );


--P71_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7]
--operation mode is normal

P71_reg_o[7]_lut_out = Y1L84;
P71_reg_o[7] = DFFEA(P71_reg_o[7]_lut_out, KB1__clk1, rst_n, , JB1L1, , );


--JB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5602
--operation mode is normal

JB1L34 = A1L951 & (P71_reg_o[7] # A1L551 & P02_reg_o[7]) # !A1L951 & A1L551 & P02_reg_o[7];


--JB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~311
--operation mode is normal

JB1L93 = JB1L04 # JB1L14 # JB1L24 # JB1L34;


--Y1L801 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~9452
--operation mode is normal

Y1L801 = Y1L521 & (JB1L93 # Y1L241 & Y1L701) # !Y1L521 & Y1L241 & Y1L701;


--P9_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14]
--operation mode is normal

P9_reg_o[14]_lut_out = M3_reg[14];
P9_reg_o[14] = DFFEA(P9_reg_o[14]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P8_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22]
--operation mode is normal

P8_reg_o[22]_lut_out = M3_reg[22];
P8_reg_o[22] = DFFEA(P8_reg_o[22]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6]
--operation mode is normal

P9_reg_o[6]_lut_out = M3_reg[6];
P9_reg_o[6] = DFFEA(P9_reg_o[6]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3]
--operation mode is normal

M2_reg[3]_lut_out = M2_reg[2] & (U1_q_b[3] # J2L1Q) # !M2_reg[2] & U1_q_b[3] & !J2L1Q;
M2_reg[3] = DFFEA(M2_reg[3]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[4]_PORT_A_data_in = Y1L54;
U1_q_b[4]_PORT_A_data_in_reg = DFFE(U1_q_b[4]_PORT_A_data_in, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[4]_PORT_A_address_reg = DFFE(U1_q_b[4]_PORT_A_address, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[4]_PORT_B_address_reg = DFFE(U1_q_b[4]_PORT_B_address, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_A_write_enable = H1L6;
U1_q_b[4]_PORT_A_write_enable_reg = DFFE(U1_q_b[4]_PORT_A_write_enable, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_B_read_enable = VCC;
U1_q_b[4]_PORT_B_read_enable_reg = DFFE(U1_q_b[4]_PORT_B_read_enable, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_clock_0 = KB1__clk1;
U1_q_b[4]_PORT_B_data_out = MEMORY(U1_q_b[4]_PORT_A_data_in_reg, , U1_q_b[4]_PORT_A_address_reg, U1_q_b[4]_PORT_B_address_reg, U1_q_b[4]_PORT_A_write_enable_reg, U1_q_b[4]_PORT_B_read_enable_reg, , , U1_q_b[4]_clock_0, , , , , );
U1_q_b[4] = U1_q_b[4]_PORT_B_data_out[0];


--M1_reg[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[3]
--operation mode is normal

M1_reg[3]_lut_out = M1_reg[2] & (P1_reg_o[3] # J1L1Q) # !M1_reg[2] & P1_reg_o[3] & !J1L1Q;
M1_reg[3] = DFFEA(M1_reg[3]_lut_out, !KB1__clk0, rst_n, , , , );


--P8_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31]
--operation mode is normal

P8_reg_o[31]_lut_out = M3_reg[31];
P8_reg_o[31] = DFFEA(P8_reg_o[31]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P8_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23]
--operation mode is normal

P8_reg_o[23]_lut_out = M3_reg[23];
P8_reg_o[23] = DFFEA(P8_reg_o[23]_lut_out, KB1__clk0, rst_n, , W1L651, , );


--P9_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15]
--operation mode is normal

P9_reg_o[15]_lut_out = M3_reg[15];
P9_reg_o[15] = DFFEA(P9_reg_o[15]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--P9_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7]
--operation mode is normal

P9_reg_o[7]_lut_out = M3_reg[7];
P9_reg_o[7] = DFFEA(P9_reg_o[7]_lut_out, KB1__clk0, rst_n, , W1L751, , );


--M2_reg[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2]
--operation mode is normal

M2_reg[2]_lut_out = M2_reg[1] & (U1_q_b[2] # J2L1Q) # !M2_reg[1] & U1_q_b[2] & !J2L1Q;
M2_reg[2] = DFFEA(M2_reg[2]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[3]_PORT_A_data_in = Y1L44;
U1_q_b[3]_PORT_A_data_in_reg = DFFE(U1_q_b[3]_PORT_A_data_in, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[3]_PORT_A_address_reg = DFFE(U1_q_b[3]_PORT_A_address, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[3]_PORT_B_address_reg = DFFE(U1_q_b[3]_PORT_B_address, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_A_write_enable = H1L6;
U1_q_b[3]_PORT_A_write_enable_reg = DFFE(U1_q_b[3]_PORT_A_write_enable, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_B_read_enable = VCC;
U1_q_b[3]_PORT_B_read_enable_reg = DFFE(U1_q_b[3]_PORT_B_read_enable, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_clock_0 = KB1__clk1;
U1_q_b[3]_PORT_B_data_out = MEMORY(U1_q_b[3]_PORT_A_data_in_reg, , U1_q_b[3]_PORT_A_address_reg, U1_q_b[3]_PORT_B_address_reg, U1_q_b[3]_PORT_A_write_enable_reg, U1_q_b[3]_PORT_B_read_enable_reg, , , U1_q_b[3]_clock_0, , , , , );
U1_q_b[3] = U1_q_b[3]_PORT_B_data_out[0];


--M1_reg[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[2]
--operation mode is normal

M1_reg[2]_lut_out = M1_reg[1] & (P1_reg_o[2] # J1L1Q) # !M1_reg[1] & P1_reg_o[2] & !J1L1Q;
M1_reg[2] = DFFEA(M1_reg[2]_lut_out, !KB1__clk0, rst_n, , , , );


--M2_reg[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]
--operation mode is normal

M2_reg[1]_lut_out = M2_reg[0] & (U1_q_b[1] # J2L1Q) # !M2_reg[0] & U1_q_b[1] & !J2L1Q;
M2_reg[1] = DFFEA(M2_reg[1]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[2]_PORT_A_data_in = Y1L34;
U1_q_b[2]_PORT_A_data_in_reg = DFFE(U1_q_b[2]_PORT_A_data_in, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[2]_PORT_A_address_reg = DFFE(U1_q_b[2]_PORT_A_address, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[2]_PORT_B_address_reg = DFFE(U1_q_b[2]_PORT_B_address, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_A_write_enable = H1L6;
U1_q_b[2]_PORT_A_write_enable_reg = DFFE(U1_q_b[2]_PORT_A_write_enable, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_B_read_enable = VCC;
U1_q_b[2]_PORT_B_read_enable_reg = DFFE(U1_q_b[2]_PORT_B_read_enable, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_clock_0 = KB1__clk1;
U1_q_b[2]_PORT_B_data_out = MEMORY(U1_q_b[2]_PORT_A_data_in_reg, , U1_q_b[2]_PORT_A_address_reg, U1_q_b[2]_PORT_B_address_reg, U1_q_b[2]_PORT_A_write_enable_reg, U1_q_b[2]_PORT_B_read_enable_reg, , , U1_q_b[2]_clock_0, , , , , );
U1_q_b[2] = U1_q_b[2]_PORT_B_data_out[0];


--M1_reg[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[1]
--operation mode is normal

M1_reg[1]_lut_out = M1_reg[0] & (P1_reg_o[1] # J1L1Q) # !M1_reg[0] & P1_reg_o[1] & !J1L1Q;
M1_reg[1] = DFFEA(M1_reg[1]_lut_out, !KB1__clk0, rst_n, , , , );


--M2_reg[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0]
--operation mode is normal

M2_reg[0]_lut_out = U1_q_b[0] & !J2L1Q;
M2_reg[0] = DFFEA(M2_reg[0]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[1]_PORT_A_data_in = Y1L24;
U1_q_b[1]_PORT_A_data_in_reg = DFFE(U1_q_b[1]_PORT_A_data_in, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[1]_PORT_A_address_reg = DFFE(U1_q_b[1]_PORT_A_address, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[1]_PORT_B_address_reg = DFFE(U1_q_b[1]_PORT_B_address, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_A_write_enable = H1L6;
U1_q_b[1]_PORT_A_write_enable_reg = DFFE(U1_q_b[1]_PORT_A_write_enable, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_B_read_enable = VCC;
U1_q_b[1]_PORT_B_read_enable_reg = DFFE(U1_q_b[1]_PORT_B_read_enable, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_clock_0 = KB1__clk1;
U1_q_b[1]_PORT_B_data_out = MEMORY(U1_q_b[1]_PORT_A_data_in_reg, , U1_q_b[1]_PORT_A_address_reg, U1_q_b[1]_PORT_B_address_reg, U1_q_b[1]_PORT_A_write_enable_reg, U1_q_b[1]_PORT_B_read_enable_reg, , , U1_q_b[1]_clock_0, , , , , );
U1_q_b[1] = U1_q_b[1]_PORT_B_data_out[0];


--M1_reg[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[0]
--operation mode is normal

M1_reg[0]_lut_out = P1_reg_o[0] & !J1L1Q;
M1_reg[0] = DFFEA(M1_reg[0]_lut_out, !KB1__clk0, rst_n, , , , );


--U1_q_b[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[0]_PORT_A_data_in = Y1L14;
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_A_address = BUS(Y1L861, Y1L961, Y1L071, Y1L171, Y1L271, Y1L371);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_A_write_enable = H1L6;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_read_enable = VCC;
U1_q_b[0]_PORT_B_read_enable_reg = DFFE(U1_q_b[0]_PORT_B_read_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_clock_0 = KB1__clk1;
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, , U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_read_enable_reg, , , U1_q_b[0]_clock_0, , , , , );
U1_q_b[0] = U1_q_b[0]_PORT_B_data_out[0];


--G1L621 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[31]~912
--operation mode is normal

G1L621 = K1_count[4] & G1L65 & M2_reg[15] & G1L721;


--G1L521 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[30]~914
--operation mode is normal

G1L521 = K1_count[4] & G1L55 & M2_reg[15] & G1L721;


--G1L421 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[29]~916
--operation mode is normal

G1L421 = K1_count[4] & G1L45 & M2_reg[15] & G1L721;


--G1L321 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[28]~918
--operation mode is normal

G1L321 = K1_count[4] & G1L35 & M2_reg[15] & G1L721;


--G1L221 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[27]~920
--operation mode is normal

G1L221 = K1_count[4] & G1L25 & M2_reg[15] & G1L721;


--G1L121 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[26]~922
--operation mode is normal

G1L121 = K1_count[4] & G1L15 & M2_reg[15] & G1L721;


--G1L021 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[25]~924
--operation mode is normal

G1L021 = K1_count[4] & G1L05 & M2_reg[15] & G1L721;


--G1L911 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[24]~926
--operation mode is normal

G1L911 = K1_count[4] & G1L94 & M2_reg[15] & G1L721;


--G1L811 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[23]~928
--operation mode is normal

G1L811 = K1_count[4] & G1L84 & M2_reg[15] & G1L721;


--G1L711 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[22]~930
--operation mode is normal

G1L711 = K1_count[4] & G1L74 & M2_reg[15] & G1L721;


--G1L611 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[21]~932
--operation mode is normal

G1L611 = K1_count[4] & G1L64 & M2_reg[15] & G1L721;


--G1L511 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[20]~934
--operation mode is normal

G1L511 = K1_count[4] & G1L54 & M2_reg[15] & G1L721;


--G1L411 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[19]~936
--operation mode is normal

G1L411 = K1_count[4] & G1L44 & M2_reg[15] & G1L721;


--G1L311 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[18]~938
--operation mode is normal

G1L311 = K1_count[4] & G1L34 & M2_reg[15] & G1L721;


--G1L211 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[17]~940
--operation mode is normal

G1L211 = K1_count[4] & G1L24 & M2_reg[15] & G1L721;


--G1L111 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[16]~942
--operation mode is normal

G1L111 = K1_count[4] & G1L14 & M2_reg[15] & G1L721;


--G1L011 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[15]~944
--operation mode is normal

G1L011 = G1L65 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L901 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[14]~946
--operation mode is normal

G1L901 = G1L55 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L801 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[13]~948
--operation mode is normal

G1L801 = G1L45 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L701 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[12]~950
--operation mode is normal

G1L701 = G1L35 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L601 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[11]~952
--operation mode is normal

G1L601 = G1L25 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L501 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[10]~954
--operation mode is normal

G1L501 = G1L15 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L401 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[9]~956
--operation mode is normal

G1L401 = G1L05 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L301 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[8]~958
--operation mode is normal

G1L301 = G1L94 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L201 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[7]~960
--operation mode is normal

G1L201 = G1L84 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L101 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[6]~962
--operation mode is normal

G1L101 = G1L74 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L001 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[5]~964
--operation mode is normal

G1L001 = G1L64 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L99 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[4]~966
--operation mode is normal

G1L99 = G1L54 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L89 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[3]~968
--operation mode is normal

G1L89 = G1L44 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L79 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[2]~970
--operation mode is normal

G1L79 = G1L34 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L69 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[1]~972
--operation mode is normal

G1L69 = G1L24 & !K1_count[4] & M2_reg[15] & G1L721;


--G1L59 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[0]~974
--operation mode is normal

G1L59 = G1L14 & !K1_count[4] & M2_reg[15] & G1L721;


--A1L261 is reduce_nor~187
--operation mode is normal

A1L261 = A1L461 & A1L271 & (!P3_reg_o[20] # !Y1L57Q);


--H1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_wren~12
--operation mode is normal

H1L6 = H1L4Q & A1L261 & (!P3_reg_o[16] # !Y1L57Q);


--A1L361 is reduce_nor~189
--operation mode is normal

A1L361 = Y1L57Q & P3_reg_o[20] & A1L461;


--H1L2 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_wren~13
--operation mode is normal

H1L2 = Y1L57Q & P3_reg_o[16] & H1L4Q & A1L261;


--Y1L1 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena~23
--operation mode is normal

Y1L1 = A1L861 # A1L261 & H1L3Q # !Y1L47Q;


--M6L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6010
--operation mode is normal

M6L43 = X1L53 & X1L43 & (X1L04Q # X1L34Q);


--JB1L871 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~34
--operation mode is normal

JB1L871 = Y1L57Q & P3_reg_o[20] & A1L461 & Y1L97;


--Y1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9383
--operation mode is normal

Y1L241 = !P2_reg_o[14] & !P2_reg_o[13] & A1L261 & !P2_reg_o[15];


--Y1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~170
--operation mode is normal

Y1L5 = Y1L57Q & P3_reg_o[19];


--E1L41 is leds:leds_slave|write_cmd~39
--operation mode is normal

E1L41 = E1L51 & P3_reg_o[19] & P3_reg_o[16] & Y1L57Q;


--E1L51 is leds:leds_slave|write_cmd~41
--operation mode is normal

E1L51 = P3_reg_o[20] & !P3_reg_o[18] & !P3_reg_o[17];


--A1L071 is slave_err~273
--operation mode is normal

A1L071 = P3_reg_o[19] & (P3_reg_o[21] # !P3_reg_o[23]) # !P3_reg_o[19] & P3_reg_o[21] & P3_reg_o[23];


--A1L171 is slave_err~275
--operation mode is normal

A1L171 = Y1L57Q & (A1L071 # P3_reg_o[22]);


--lvds_spare is lvds_spare
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx[3] is ttl_nrx[3]
--operation mode is input

ttl_nrx[3] = INPUT();


--ttl_nrx[2] is ttl_nrx[2]
--operation mode is input

ttl_nrx[2] = INPUT();


--ttl_nrx[1] is ttl_nrx[1]
--operation mode is input

ttl_nrx[1] = INPUT();


--eeprom_si is eeprom_si
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4
--operation mode is input

dip_sw4 = INPUT();


--slot_id[3] is slot_id[3]
--operation mode is input

slot_id[3] = INPUT();


--slot_id[2] is slot_id[2]
--operation mode is input

slot_id[2] = INPUT();


--slot_id[1] is slot_id[1]
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0]
--operation mode is input

slot_id[0] = INPUT();


--rs232_rx is rs232_rx
--operation mode is input

rs232_rx = INPUT();


--rst_n is rst_n
--operation mode is input

rst_n = INPUT();


--inclk is inclk
--operation mode is input

inclk = INPUT();


--lvds_sync is lvds_sync
--operation mode is input

lvds_sync = INPUT();


--lvds_cmd is lvds_cmd
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa
--operation mode is output

lvds_txa = OUTPUT(FB1L5);


--lvds_txb is lvds_txb
--operation mode is output

lvds_txb = OUTPUT(GND);


--ttl_tx[3] is ttl_tx[3]
--operation mode is output

ttl_tx[3] = OUTPUT(GND);


--ttl_tx[2] is ttl_tx[2]
--operation mode is output

ttl_tx[2] = OUTPUT(GND);


--ttl_tx[1] is ttl_tx[1]
--operation mode is output

ttl_tx[1] = OUTPUT(GND);


--ttl_txena[3] is ttl_txena[3]
--operation mode is output

ttl_txena[3] = OUTPUT(GND);


--ttl_txena[2] is ttl_txena[2]
--operation mode is output

ttl_txena[2] = OUTPUT(GND);


--ttl_txena[1] is ttl_txena[1]
--operation mode is output

ttl_txena[1] = OUTPUT(GND);


--eeprom_so is eeprom_so
--operation mode is output

eeprom_so = OUTPUT(GND);


--eeprom_sck is eeprom_sck
--operation mode is output

eeprom_sck = OUTPUT(GND);


--eeprom_cs is eeprom_cs
--operation mode is output

eeprom_cs = OUTPUT(GND);


--dac_ncs[31] is dac_ncs[31]
--operation mode is output

dac_ncs[31] = OUTPUT(G1L621);


--dac_ncs[30] is dac_ncs[30]
--operation mode is output

dac_ncs[30] = OUTPUT(G1L521);


--dac_ncs[29] is dac_ncs[29]
--operation mode is output

dac_ncs[29] = OUTPUT(G1L421);


--dac_ncs[28] is dac_ncs[28]
--operation mode is output

dac_ncs[28] = OUTPUT(G1L321);


--dac_ncs[27] is dac_ncs[27]
--operation mode is output

dac_ncs[27] = OUTPUT(G1L221);


--dac_ncs[26] is dac_ncs[26]
--operation mode is output

dac_ncs[26] = OUTPUT(G1L121);


--dac_ncs[25] is dac_ncs[25]
--operation mode is output

dac_ncs[25] = OUTPUT(G1L021);


--dac_ncs[24] is dac_ncs[24]
--operation mode is output

dac_ncs[24] = OUTPUT(G1L911);


--dac_ncs[23] is dac_ncs[23]
--operation mode is output

dac_ncs[23] = OUTPUT(G1L811);


--dac_ncs[22] is dac_ncs[22]
--operation mode is output

dac_ncs[22] = OUTPUT(G1L711);


--dac_ncs[21] is dac_ncs[21]
--operation mode is output

dac_ncs[21] = OUTPUT(G1L611);


--dac_ncs[20] is dac_ncs[20]
--operation mode is output

dac_ncs[20] = OUTPUT(G1L511);


--dac_ncs[19] is dac_ncs[19]
--operation mode is output

dac_ncs[19] = OUTPUT(G1L411);


--dac_ncs[18] is dac_ncs[18]
--operation mode is output

dac_ncs[18] = OUTPUT(G1L311);


--dac_ncs[17] is dac_ncs[17]
--operation mode is output

dac_ncs[17] = OUTPUT(G1L211);


--dac_ncs[16] is dac_ncs[16]
--operation mode is output

dac_ncs[16] = OUTPUT(G1L111);


--dac_ncs[15] is dac_ncs[15]
--operation mode is output

dac_ncs[15] = OUTPUT(G1L011);


--dac_ncs[14] is dac_ncs[14]
--operation mode is output

dac_ncs[14] = OUTPUT(G1L901);


--dac_ncs[13] is dac_ncs[13]
--operation mode is output

dac_ncs[13] = OUTPUT(G1L801);


--dac_ncs[12] is dac_ncs[12]
--operation mode is output

dac_ncs[12] = OUTPUT(G1L701);


--dac_ncs[11] is dac_ncs[11]
--operation mode is output

dac_ncs[11] = OUTPUT(G1L601);


--dac_ncs[10] is dac_ncs[10]
--operation mode is output

dac_ncs[10] = OUTPUT(G1L501);


--dac_ncs[9] is dac_ncs[9]
--operation mode is output

dac_ncs[9] = OUTPUT(G1L401);


--dac_ncs[8] is dac_ncs[8]
--operation mode is output

dac_ncs[8] = OUTPUT(G1L301);


--dac_ncs[7] is dac_ncs[7]
--operation mode is output

dac_ncs[7] = OUTPUT(G1L201);


--dac_ncs[6] is dac_ncs[6]
--operation mode is output

dac_ncs[6] = OUTPUT(G1L101);


--dac_ncs[5] is dac_ncs[5]
--operation mode is output

dac_ncs[5] = OUTPUT(G1L001);


--dac_ncs[4] is dac_ncs[4]
--operation mode is output

dac_ncs[4] = OUTPUT(G1L99);


--dac_ncs[3] is dac_ncs[3]
--operation mode is output

dac_ncs[3] = OUTPUT(G1L89);


--dac_ncs[2] is dac_ncs[2]
--operation mode is output

dac_ncs[2] = OUTPUT(G1L79);


--dac_ncs[1] is dac_ncs[1]
--operation mode is output

dac_ncs[1] = OUTPUT(G1L69);


--dac_ncs[0] is dac_ncs[0]
--operation mode is output

dac_ncs[0] = OUTPUT(G1L59);


--dac_sclk[31] is dac_sclk[31]
--operation mode is output

dac_sclk[31] = OUTPUT(G1L951);


--dac_sclk[30] is dac_sclk[30]
--operation mode is output

dac_sclk[30] = OUTPUT(G1L851);


--dac_sclk[29] is dac_sclk[29]
--operation mode is output

dac_sclk[29] = OUTPUT(G1L751);


--dac_sclk[28] is dac_sclk[28]
--operation mode is output

dac_sclk[28] = OUTPUT(G1L651);


--dac_sclk[27] is dac_sclk[27]
--operation mode is output

dac_sclk[27] = OUTPUT(G1L551);


--dac_sclk[26] is dac_sclk[26]
--operation mode is output

dac_sclk[26] = OUTPUT(G1L451);


--dac_sclk[25] is dac_sclk[25]
--operation mode is output

dac_sclk[25] = OUTPUT(G1L351);


--dac_sclk[24] is dac_sclk[24]
--operation mode is output

dac_sclk[24] = OUTPUT(G1L251);


--dac_sclk[23] is dac_sclk[23]
--operation mode is output

dac_sclk[23] = OUTPUT(G1L151);


--dac_sclk[22] is dac_sclk[22]
--operation mode is output

dac_sclk[22] = OUTPUT(G1L051);


--dac_sclk[21] is dac_sclk[21]
--operation mode is output

dac_sclk[21] = OUTPUT(G1L941);


--dac_sclk[20] is dac_sclk[20]
--operation mode is output

dac_sclk[20] = OUTPUT(G1L841);


--dac_sclk[19] is dac_sclk[19]
--operation mode is output

dac_sclk[19] = OUTPUT(G1L741);


--dac_sclk[18] is dac_sclk[18]
--operation mode is output

dac_sclk[18] = OUTPUT(G1L641);


--dac_sclk[17] is dac_sclk[17]
--operation mode is output

dac_sclk[17] = OUTPUT(G1L541);


--dac_sclk[16] is dac_sclk[16]
--operation mode is output

dac_sclk[16] = OUTPUT(G1L441);


--dac_sclk[15] is dac_sclk[15]
--operation mode is output

dac_sclk[15] = OUTPUT(G1L341);


--dac_sclk[14] is dac_sclk[14]
--operation mode is output

dac_sclk[14] = OUTPUT(G1L241);


--dac_sclk[13] is dac_sclk[13]
--operation mode is output

dac_sclk[13] = OUTPUT(G1L141);


--dac_sclk[12] is dac_sclk[12]
--operation mode is output

dac_sclk[12] = OUTPUT(G1L041);


--dac_sclk[11] is dac_sclk[11]
--operation mode is output

dac_sclk[11] = OUTPUT(G1L931);


--dac_sclk[10] is dac_sclk[10]
--operation mode is output

dac_sclk[10] = OUTPUT(G1L831);


--dac_sclk[9] is dac_sclk[9]
--operation mode is output

dac_sclk[9] = OUTPUT(G1L731);


--dac_sclk[8] is dac_sclk[8]
--operation mode is output

dac_sclk[8] = OUTPUT(G1L631);


--dac_sclk[7] is dac_sclk[7]
--operation mode is output

dac_sclk[7] = OUTPUT(G1L531);


--dac_sclk[6] is dac_sclk[6]
--operation mode is output

dac_sclk[6] = OUTPUT(G1L431);


--dac_sclk[5] is dac_sclk[5]
--operation mode is output

dac_sclk[5] = OUTPUT(G1L331);


--dac_sclk[4] is dac_sclk[4]
--operation mode is output

dac_sclk[4] = OUTPUT(G1L231);


--dac_sclk[3] is dac_sclk[3]
--operation mode is output

dac_sclk[3] = OUTPUT(G1L131);


--dac_sclk[2] is dac_sclk[2]
--operation mode is output

dac_sclk[2] = OUTPUT(G1L031);


--dac_sclk[1] is dac_sclk[1]
--operation mode is output

dac_sclk[1] = OUTPUT(G1L921);


--dac_sclk[0] is dac_sclk[0]
--operation mode is output

dac_sclk[0] = OUTPUT(G1L821);


--dac_data[31] is dac_data[31]
--operation mode is output

dac_data[31] = OUTPUT(G1L88);


--dac_data[30] is dac_data[30]
--operation mode is output

dac_data[30] = OUTPUT(G1L78);


--dac_data[29] is dac_data[29]
--operation mode is output

dac_data[29] = OUTPUT(G1L68);


--dac_data[28] is dac_data[28]
--operation mode is output

dac_data[28] = OUTPUT(G1L58);


--dac_data[27] is dac_data[27]
--operation mode is output

dac_data[27] = OUTPUT(G1L48);


--dac_data[26] is dac_data[26]
--operation mode is output

dac_data[26] = OUTPUT(G1L38);


--dac_data[25] is dac_data[25]
--operation mode is output

dac_data[25] = OUTPUT(G1L28);


--dac_data[24] is dac_data[24]
--operation mode is output

dac_data[24] = OUTPUT(G1L18);


--dac_data[23] is dac_data[23]
--operation mode is output

dac_data[23] = OUTPUT(G1L08);


--dac_data[22] is dac_data[22]
--operation mode is output

dac_data[22] = OUTPUT(G1L97);


--dac_data[21] is dac_data[21]
--operation mode is output

dac_data[21] = OUTPUT(G1L87);


--dac_data[20] is dac_data[20]
--operation mode is output

dac_data[20] = OUTPUT(G1L77);


--dac_data[19] is dac_data[19]
--operation mode is output

dac_data[19] = OUTPUT(G1L67);


--dac_data[18] is dac_data[18]
--operation mode is output

dac_data[18] = OUTPUT(G1L57);


--dac_data[17] is dac_data[17]
--operation mode is output

dac_data[17] = OUTPUT(G1L47);


--dac_data[16] is dac_data[16]
--operation mode is output

dac_data[16] = OUTPUT(G1L37);


--dac_data[15] is dac_data[15]
--operation mode is output

dac_data[15] = OUTPUT(G1L27);


--dac_data[14] is dac_data[14]
--operation mode is output

dac_data[14] = OUTPUT(G1L17);


--dac_data[13] is dac_data[13]
--operation mode is output

dac_data[13] = OUTPUT(G1L07);


--dac_data[12] is dac_data[12]
--operation mode is output

dac_data[12] = OUTPUT(G1L96);


--dac_data[11] is dac_data[11]
--operation mode is output

dac_data[11] = OUTPUT(G1L86);


--dac_data[10] is dac_data[10]
--operation mode is output

dac_data[10] = OUTPUT(G1L76);


--dac_data[9] is dac_data[9]
--operation mode is output

dac_data[9] = OUTPUT(G1L66);


--dac_data[8] is dac_data[8]
--operation mode is output

dac_data[8] = OUTPUT(G1L56);


--dac_data[7] is dac_data[7]
--operation mode is output

dac_data[7] = OUTPUT(G1L46);


--dac_data[6] is dac_data[6]
--operation mode is output

dac_data[6] = OUTPUT(G1L36);


--dac_data[5] is dac_data[5]
--operation mode is output

dac_data[5] = OUTPUT(G1L26);


--dac_data[4] is dac_data[4]
--operation mode is output

dac_data[4] = OUTPUT(G1L16);


--dac_data[3] is dac_data[3]
--operation mode is output

dac_data[3] = OUTPUT(G1L06);


--dac_data[2] is dac_data[2]
--operation mode is output

dac_data[2] = OUTPUT(G1L95);


--dac_data[1] is dac_data[1]
--operation mode is output

dac_data[1] = OUTPUT(G1L85);


--dac_data[0] is dac_data[0]
--operation mode is output

dac_data[0] = OUTPUT(G1L75);


--lvds_dac_ncs is lvds_dac_ncs
--operation mode is output

lvds_dac_ncs = OUTPUT(G1L8);


--lvds_dac_sclk is lvds_dac_sclk
--operation mode is output

lvds_dac_sclk = OUTPUT(G1L1);


--lvds_dac_data is lvds_dac_data
--operation mode is output

lvds_dac_data = OUTPUT(G1L7);


--dac_nclr is dac_nclr
--operation mode is output

dac_nclr = OUTPUT(rst_n);


--red_led is red_led
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog
--operation mode is output

wdog = OUTPUT(!Y1L87);


--mictor[32] is mictor[32]
--operation mode is output

mictor[32] = OUTPUT(GND);


--mictor[31] is mictor[31]
--operation mode is output

mictor[31] = OUTPUT(GND);


--mictor[30] is mictor[30]
--operation mode is output

mictor[30] = OUTPUT(GND);


--mictor[29] is mictor[29]
--operation mode is output

mictor[29] = OUTPUT(GND);


--mictor[28] is mictor[28]
--operation mode is output

mictor[28] = OUTPUT(GND);


--mictor[27] is mictor[27]
--operation mode is output

mictor[27] = OUTPUT(GND);


--mictor[26] is mictor[26]
--operation mode is output

mictor[26] = OUTPUT(GND);


--mictor[25] is mictor[25]
--operation mode is output

mictor[25] = OUTPUT(GND);


--mictor[24] is mictor[24]
--operation mode is output

mictor[24] = OUTPUT(GND);


--mictor[23] is mictor[23]
--operation mode is output

mictor[23] = OUTPUT(GND);


--mictor[22] is mictor[22]
--operation mode is output

mictor[22] = OUTPUT(GND);


--mictor[21] is mictor[21]
--operation mode is output

mictor[21] = OUTPUT(GND);


--mictor[20] is mictor[20]
--operation mode is output

mictor[20] = OUTPUT(GND);


--mictor[19] is mictor[19]
--operation mode is output

mictor[19] = OUTPUT(GND);


--mictor[18] is mictor[18]
--operation mode is output

mictor[18] = OUTPUT(GND);


--mictor[17] is mictor[17]
--operation mode is output

mictor[17] = OUTPUT(GND);


--mictor[16] is mictor[16]
--operation mode is output

mictor[16] = OUTPUT(GND);


--mictor[15] is mictor[15]
--operation mode is output

mictor[15] = OUTPUT(GND);


--mictor[14] is mictor[14]
--operation mode is output

mictor[14] = OUTPUT(GND);


--mictor[13] is mictor[13]
--operation mode is output

mictor[13] = OUTPUT(GND);


--mictor[12] is mictor[12]
--operation mode is output

mictor[12] = OUTPUT(GND);


--mictor[11] is mictor[11]
--operation mode is output

mictor[11] = OUTPUT(GND);


--mictor[10] is mictor[10]
--operation mode is output

mictor[10] = OUTPUT(GND);


--mictor[9] is mictor[9]
--operation mode is output

mictor[9] = OUTPUT(GND);


--mictor[8] is mictor[8]
--operation mode is output

mictor[8] = OUTPUT(GND);


--mictor[7] is mictor[7]
--operation mode is output

mictor[7] = OUTPUT(GND);


--mictor[6] is mictor[6]
--operation mode is output

mictor[6] = OUTPUT(GND);


--mictor[5] is mictor[5]
--operation mode is output

mictor[5] = OUTPUT(GND);


--mictor[4] is mictor[4]
--operation mode is output

mictor[4] = OUTPUT(GND);


--mictor[3] is mictor[3]
--operation mode is output

mictor[3] = OUTPUT(GND);


--mictor[2] is mictor[2]
--operation mode is output

mictor[2] = OUTPUT(GND);


--mictor[1] is mictor[1]
--operation mode is output

mictor[1] = OUTPUT(GND);


--mictorclk[2] is mictorclk[2]
--operation mode is output

mictorclk[2] = OUTPUT(GND);


--mictorclk[1] is mictorclk[1]
--operation mode is output

mictorclk[1] = OUTPUT(GND);


--rs232_tx is rs232_tx
--operation mode is output

rs232_tx = OUTPUT(GND);


--test[16] is test[16]
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15]
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14]
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13]
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12]
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11]
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10]
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9]
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8]
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7]
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6]
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5]
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4]
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3]
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--N6L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~304
--operation mode is normal

N6L13 = !N6_safe_q[0];


