// Seed: 2006721497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
  assign id_4 = -1;
  wire id_16;
  wand id_17, id_18, id_19, id_20, id_21 = 1'h0, id_22, id_23, id_24, id_25, id_26;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_19 = id_4 ==? id_3, id_20 = -1, id_21;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_4,
      id_9,
      id_21,
      id_4,
      id_12,
      id_18,
      id_14,
      id_9,
      id_8,
      id_22,
      id_5
  );
endmodule
