

================================================================
== Vivado HLS Report for 'g_rg_t'
================================================================
* Date:           Fri Apr 19 11:20:09 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_Read_unite_rg_adjs_fu_239  |Read_unite_rg_adjs  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      132|    -|
|FIFO             |      114|      -|     2130|     2076|    -|
|Instance         |        0|      -|  1061868|  1645556|    -|
|Memory           |       12|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      269|    -|
|Register         |        -|      -|      109|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |      126|      0|  1064107|  1648033|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |      960|   1824|   433920|   216960|   64|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |       13|      0|      245|      759|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+---------+---------+
    |            Instance           |        Module        | BRAM_18K| DSP48E|    FF   |   LUT   |
    +-------------------------------+----------------------+---------+-------+---------+---------+
    |grp_Read_unite_rg_adjs_fu_239  |Read_unite_rg_adjs    |        0|      0|  1061762|  1645388|
    |g_rg_t_control_s_axi_U         |g_rg_t_control_s_axi  |        0|      0|      106|      168|
    +-------------------------------+----------------------+---------+-------+---------+---------+
    |Total                          |                      |        0|      0|  1061868|  1645556|
    +-------------------------------+----------------------+---------+-------+---------+---------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |g_data_V_U   |g_rg_t_g_data_V   |        6|  0|   0|  1024|   97|     1|        99328|
    |rg_data_V_U  |g_rg_t_rg_data_V  |        6|  0|   0|  1024|   97|     1|        99328|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                  |       12|  0|   0|  2048|  194|     2|       198656|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------+---------+------+------+------+------+---------+
    |            Name            | BRAM_18K|  FF  |  LUT | Depth| Bits | Size:D*B|
    +----------------------------+---------+------+------+------+------+---------+
    |adjs1_stream_V_data_fifo_U  |       57|  1065|  1038|     1|  1024|     1024|
    |adjs2_stream_V_data_fifo_U  |       57|  1065|  1038|     1|  1024|     1024|
    +----------------------------+---------+------+------+------+------+---------+
    |Total                       |      114|  2130|  2076|     2|  2048|     2048|
    +----------------------------+---------+------+------+------+------+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_281_p2                     |     +    |      0|  0|  38|          31|           1|
    |i_fu_256_p2                       |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_i1_fu_276_p2                  |   icmp   |      0|  0|  20|          32|          32|
    |tmp_i_fu_251_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 132|         136|          76|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |adjs1_stream_V_data_read   |   9|          2|    1|          2|
    |adjs2_stream_V_data_write  |   9|          2|    1|          2|
    |ap_NS_fsm                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1    |  15|          3|    1|          3|
    |g_data_V_address0          |  21|          4|   10|         40|
    |g_data_V_address1          |  21|          4|   10|         40|
    |g_data_V_d0                |  21|          4|   97|        388|
    |g_data_V_d1                |  15|          3|   97|        291|
    |i_i1_reg_228               |   9|          2|   31|         62|
    |i_i_reg_217                |   9|          2|   31|         62|
    |rg_data_V_address0         |  21|          4|   10|         40|
    |rg_data_V_address1         |  15|          3|   10|         30|
    |rg_data_V_ce0              |  15|          3|    1|          3|
    |rg_data_V_ce1              |  15|          3|    1|          3|
    |rg_data_V_d0               |  15|          3|   97|        291|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 269|         54|  400|       1269|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |grp_Read_unite_rg_adjs_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |i_i1_reg_228                                |  31|   0|   31|          0|
    |i_i_reg_217                                 |  31|   0|   31|          0|
    |numPar_g_read_reg_299                       |  32|   0|   32|          0|
    |tmp_i1_reg_320                              |   1|   0|    1|          0|
    |tmp_i_reg_306                               |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 109|   0|  109|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
+-----------------------+-----+-----+------------+--------------+--------------+

