#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ad2190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ad2320 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1adfd00 .functor NOT 1, L_0x1b0be80, C4<0>, C4<0>, C4<0>;
L_0x1b0bbe0 .functor XOR 1, L_0x1b0ba80, L_0x1b0bb40, C4<0>, C4<0>;
L_0x1b0bd70 .functor XOR 1, L_0x1b0bbe0, L_0x1b0bca0, C4<0>, C4<0>;
v0x1b07010_0 .net *"_ivl_10", 0 0, L_0x1b0bca0;  1 drivers
v0x1b07110_0 .net *"_ivl_12", 0 0, L_0x1b0bd70;  1 drivers
v0x1b071f0_0 .net *"_ivl_2", 0 0, L_0x1b09100;  1 drivers
v0x1b072b0_0 .net *"_ivl_4", 0 0, L_0x1b0ba80;  1 drivers
v0x1b07390_0 .net *"_ivl_6", 0 0, L_0x1b0bb40;  1 drivers
v0x1b074c0_0 .net *"_ivl_8", 0 0, L_0x1b0bbe0;  1 drivers
v0x1b075a0_0 .net "a", 0 0, v0x1b03610_0;  1 drivers
v0x1b07640_0 .net "b", 0 0, v0x1b036b0_0;  1 drivers
v0x1b076e0_0 .net "c", 0 0, v0x1b03750_0;  1 drivers
v0x1b07780_0 .var "clk", 0 0;
v0x1b07820_0 .net "d", 0 0, v0x1b03890_0;  1 drivers
v0x1b078c0_0 .net "q_dut", 0 0, L_0x1b0b920;  1 drivers
v0x1b07960_0 .net "q_ref", 0 0, L_0x1b08000;  1 drivers
v0x1b07a00_0 .var/2u "stats1", 159 0;
v0x1b07aa0_0 .var/2u "strobe", 0 0;
v0x1b07b40_0 .net "tb_match", 0 0, L_0x1b0be80;  1 drivers
v0x1b07c00_0 .net "tb_mismatch", 0 0, L_0x1adfd00;  1 drivers
v0x1b07cc0_0 .net "wavedrom_enable", 0 0, v0x1b03980_0;  1 drivers
v0x1b07d60_0 .net "wavedrom_title", 511 0, v0x1b03a20_0;  1 drivers
L_0x1b09100 .concat [ 1 0 0 0], L_0x1b08000;
L_0x1b0ba80 .concat [ 1 0 0 0], L_0x1b08000;
L_0x1b0bb40 .concat [ 1 0 0 0], L_0x1b0b920;
L_0x1b0bca0 .concat [ 1 0 0 0], L_0x1b08000;
L_0x1b0be80 .cmp/eeq 1, L_0x1b09100, L_0x1b0bd70;
S_0x1ad24b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ad2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1abdea0 .functor NOT 1, v0x1b03610_0, C4<0>, C4<0>, C4<0>;
L_0x1ad2c10 .functor XOR 1, L_0x1abdea0, v0x1b036b0_0, C4<0>, C4<0>;
L_0x1adfd70 .functor XOR 1, L_0x1ad2c10, v0x1b03750_0, C4<0>, C4<0>;
L_0x1b08000 .functor XOR 1, L_0x1adfd70, v0x1b03890_0, C4<0>, C4<0>;
v0x1adff70_0 .net *"_ivl_0", 0 0, L_0x1abdea0;  1 drivers
v0x1ae0010_0 .net *"_ivl_2", 0 0, L_0x1ad2c10;  1 drivers
v0x1abdff0_0 .net *"_ivl_4", 0 0, L_0x1adfd70;  1 drivers
v0x1abe090_0 .net "a", 0 0, v0x1b03610_0;  alias, 1 drivers
v0x1b029d0_0 .net "b", 0 0, v0x1b036b0_0;  alias, 1 drivers
v0x1b02ae0_0 .net "c", 0 0, v0x1b03750_0;  alias, 1 drivers
v0x1b02ba0_0 .net "d", 0 0, v0x1b03890_0;  alias, 1 drivers
v0x1b02c60_0 .net "q", 0 0, L_0x1b08000;  alias, 1 drivers
S_0x1b02dc0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ad2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b03610_0 .var "a", 0 0;
v0x1b036b0_0 .var "b", 0 0;
v0x1b03750_0 .var "c", 0 0;
v0x1b037f0_0 .net "clk", 0 0, v0x1b07780_0;  1 drivers
v0x1b03890_0 .var "d", 0 0;
v0x1b03980_0 .var "wavedrom_enable", 0 0;
v0x1b03a20_0 .var "wavedrom_title", 511 0;
E_0x1acd0f0/0 .event negedge, v0x1b037f0_0;
E_0x1acd0f0/1 .event posedge, v0x1b037f0_0;
E_0x1acd0f0 .event/or E_0x1acd0f0/0, E_0x1acd0f0/1;
E_0x1acd340 .event posedge, v0x1b037f0_0;
E_0x1ab69f0 .event negedge, v0x1b037f0_0;
S_0x1b03110 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b02dc0;
 .timescale -12 -12;
v0x1b03310_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b03410 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b02dc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b03b80 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ad2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b08130 .functor AND 1, v0x1b03610_0, v0x1b036b0_0, C4<1>, C4<1>;
L_0x1b081a0 .functor AND 1, L_0x1b08130, v0x1b03750_0, C4<1>, C4<1>;
L_0x1b08230 .functor AND 1, L_0x1b081a0, v0x1b03890_0, C4<1>, C4<1>;
L_0x1b082f0 .functor NOT 1, v0x1b03610_0, C4<0>, C4<0>, C4<0>;
L_0x1b08390 .functor NOT 1, v0x1b036b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b08400 .functor AND 1, L_0x1b082f0, L_0x1b08390, C4<1>, C4<1>;
L_0x1b08580 .functor NOT 1, v0x1b03750_0, C4<0>, C4<0>, C4<0>;
L_0x1b085f0 .functor AND 1, L_0x1b08400, L_0x1b08580, C4<1>, C4<1>;
L_0x1b08750 .functor NOT 1, v0x1b03890_0, C4<0>, C4<0>, C4<0>;
L_0x1b087c0 .functor AND 1, L_0x1b085f0, L_0x1b08750, C4<1>, C4<1>;
L_0x1b08930 .functor OR 1, L_0x1b08230, L_0x1b087c0, C4<0>, C4<0>;
L_0x1b089f0 .functor NOT 1, v0x1b03610_0, C4<0>, C4<0>, C4<0>;
L_0x1b08ad0 .functor NOT 1, v0x1b036b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b08b40 .functor AND 1, L_0x1b089f0, L_0x1b08ad0, C4<1>, C4<1>;
L_0x1b08a60 .functor AND 1, L_0x1b08b40, v0x1b03750_0, C4<1>, C4<1>;
L_0x1b08d20 .functor AND 1, L_0x1b08a60, v0x1b03890_0, C4<1>, C4<1>;
L_0x1b08e70 .functor OR 1, L_0x1b08930, L_0x1b08d20, C4<0>, C4<0>;
L_0x1b08f80 .functor NOT 1, v0x1b03610_0, C4<0>, C4<0>, C4<0>;
L_0x1b091a0 .functor AND 1, L_0x1b08f80, v0x1b036b0_0, C4<1>, C4<1>;
L_0x1b09370 .functor NOT 1, v0x1b03750_0, C4<0>, C4<0>, C4<0>;
L_0x1b095a0 .functor AND 1, L_0x1b091a0, L_0x1b09370, C4<1>, C4<1>;
L_0x1b096b0 .functor AND 1, L_0x1b095a0, v0x1b03890_0, C4<1>, C4<1>;
L_0x1b09940 .functor OR 1, L_0x1b08e70, L_0x1b096b0, C4<0>, C4<0>;
L_0x1b09a50 .functor NOT 1, v0x1b03610_0, C4<0>, C4<0>, C4<0>;
L_0x1b09b90 .functor AND 1, L_0x1b09a50, v0x1b036b0_0, C4<1>, C4<1>;
L_0x1b09c50 .functor AND 1, L_0x1b09b90, v0x1b03750_0, C4<1>, C4<1>;
L_0x1b09df0 .functor NOT 1, v0x1b03890_0, C4<0>, C4<0>, C4<0>;
L_0x1b09e60 .functor AND 1, L_0x1b09c50, L_0x1b09df0, C4<1>, C4<1>;
L_0x1b0a060 .functor OR 1, L_0x1b09940, L_0x1b09e60, C4<0>, C4<0>;
L_0x1b0a170 .functor NOT 1, v0x1b036b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0a2e0 .functor AND 1, v0x1b03610_0, L_0x1b0a170, C4<1>, C4<1>;
L_0x1b0a3a0 .functor NOT 1, v0x1b03750_0, C4<0>, C4<0>, C4<0>;
L_0x1b0a520 .functor AND 1, L_0x1b0a2e0, L_0x1b0a3a0, C4<1>, C4<1>;
L_0x1b0a630 .functor AND 1, L_0x1b0a520, v0x1b03890_0, C4<1>, C4<1>;
L_0x1b0a810 .functor OR 1, L_0x1b0a060, L_0x1b0a630, C4<0>, C4<0>;
L_0x1b0a920 .functor NOT 1, v0x1b036b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0aac0 .functor AND 1, v0x1b03610_0, L_0x1b0a920, C4<1>, C4<1>;
L_0x1b0ab80 .functor AND 1, L_0x1b0aac0, v0x1b03750_0, C4<1>, C4<1>;
L_0x1b0ad80 .functor NOT 1, v0x1b03890_0, C4<0>, C4<0>, C4<0>;
L_0x1b0adf0 .functor AND 1, L_0x1b0ab80, L_0x1b0ad80, C4<1>, C4<1>;
L_0x1b0b050 .functor OR 1, L_0x1b0a810, L_0x1b0adf0, C4<0>, C4<0>;
L_0x1b0b160 .functor AND 1, v0x1b03610_0, v0x1b036b0_0, C4<1>, C4<1>;
L_0x1b0b330 .functor NOT 1, v0x1b03750_0, C4<0>, C4<0>, C4<0>;
L_0x1b0b3a0 .functor AND 1, L_0x1b0b160, L_0x1b0b330, C4<1>, C4<1>;
L_0x1b0b620 .functor NOT 1, v0x1b03890_0, C4<0>, C4<0>, C4<0>;
L_0x1b0b690 .functor AND 1, L_0x1b0b3a0, L_0x1b0b620, C4<1>, C4<1>;
L_0x1b0b920 .functor OR 1, L_0x1b0b050, L_0x1b0b690, C4<0>, C4<0>;
v0x1b03e70_0 .net *"_ivl_0", 0 0, L_0x1b08130;  1 drivers
v0x1b03f50_0 .net *"_ivl_10", 0 0, L_0x1b08400;  1 drivers
v0x1b04030_0 .net *"_ivl_12", 0 0, L_0x1b08580;  1 drivers
v0x1b04120_0 .net *"_ivl_14", 0 0, L_0x1b085f0;  1 drivers
v0x1b04200_0 .net *"_ivl_16", 0 0, L_0x1b08750;  1 drivers
v0x1b04330_0 .net *"_ivl_18", 0 0, L_0x1b087c0;  1 drivers
v0x1b04410_0 .net *"_ivl_2", 0 0, L_0x1b081a0;  1 drivers
v0x1b044f0_0 .net *"_ivl_20", 0 0, L_0x1b08930;  1 drivers
v0x1b045d0_0 .net *"_ivl_22", 0 0, L_0x1b089f0;  1 drivers
v0x1b046b0_0 .net *"_ivl_24", 0 0, L_0x1b08ad0;  1 drivers
v0x1b04790_0 .net *"_ivl_26", 0 0, L_0x1b08b40;  1 drivers
v0x1b04870_0 .net *"_ivl_28", 0 0, L_0x1b08a60;  1 drivers
v0x1b04950_0 .net *"_ivl_30", 0 0, L_0x1b08d20;  1 drivers
v0x1b04a30_0 .net *"_ivl_32", 0 0, L_0x1b08e70;  1 drivers
v0x1b04b10_0 .net *"_ivl_34", 0 0, L_0x1b08f80;  1 drivers
v0x1b04bf0_0 .net *"_ivl_36", 0 0, L_0x1b091a0;  1 drivers
v0x1b04cd0_0 .net *"_ivl_38", 0 0, L_0x1b09370;  1 drivers
v0x1b04db0_0 .net *"_ivl_4", 0 0, L_0x1b08230;  1 drivers
v0x1b04e90_0 .net *"_ivl_40", 0 0, L_0x1b095a0;  1 drivers
v0x1b04f70_0 .net *"_ivl_42", 0 0, L_0x1b096b0;  1 drivers
v0x1b05050_0 .net *"_ivl_44", 0 0, L_0x1b09940;  1 drivers
v0x1b05130_0 .net *"_ivl_46", 0 0, L_0x1b09a50;  1 drivers
v0x1b05210_0 .net *"_ivl_48", 0 0, L_0x1b09b90;  1 drivers
v0x1b052f0_0 .net *"_ivl_50", 0 0, L_0x1b09c50;  1 drivers
v0x1b053d0_0 .net *"_ivl_52", 0 0, L_0x1b09df0;  1 drivers
v0x1b054b0_0 .net *"_ivl_54", 0 0, L_0x1b09e60;  1 drivers
v0x1b05590_0 .net *"_ivl_56", 0 0, L_0x1b0a060;  1 drivers
v0x1b05670_0 .net *"_ivl_58", 0 0, L_0x1b0a170;  1 drivers
v0x1b05750_0 .net *"_ivl_6", 0 0, L_0x1b082f0;  1 drivers
v0x1b05830_0 .net *"_ivl_60", 0 0, L_0x1b0a2e0;  1 drivers
v0x1b05910_0 .net *"_ivl_62", 0 0, L_0x1b0a3a0;  1 drivers
v0x1b059f0_0 .net *"_ivl_64", 0 0, L_0x1b0a520;  1 drivers
v0x1b05ad0_0 .net *"_ivl_66", 0 0, L_0x1b0a630;  1 drivers
v0x1b05dc0_0 .net *"_ivl_68", 0 0, L_0x1b0a810;  1 drivers
v0x1b05ea0_0 .net *"_ivl_70", 0 0, L_0x1b0a920;  1 drivers
v0x1b05f80_0 .net *"_ivl_72", 0 0, L_0x1b0aac0;  1 drivers
v0x1b06060_0 .net *"_ivl_74", 0 0, L_0x1b0ab80;  1 drivers
v0x1b06140_0 .net *"_ivl_76", 0 0, L_0x1b0ad80;  1 drivers
v0x1b06220_0 .net *"_ivl_78", 0 0, L_0x1b0adf0;  1 drivers
v0x1b06300_0 .net *"_ivl_8", 0 0, L_0x1b08390;  1 drivers
v0x1b063e0_0 .net *"_ivl_80", 0 0, L_0x1b0b050;  1 drivers
v0x1b064c0_0 .net *"_ivl_82", 0 0, L_0x1b0b160;  1 drivers
v0x1b065a0_0 .net *"_ivl_84", 0 0, L_0x1b0b330;  1 drivers
v0x1b06680_0 .net *"_ivl_86", 0 0, L_0x1b0b3a0;  1 drivers
v0x1b06760_0 .net *"_ivl_88", 0 0, L_0x1b0b620;  1 drivers
v0x1b06840_0 .net *"_ivl_90", 0 0, L_0x1b0b690;  1 drivers
v0x1b06920_0 .net "a", 0 0, v0x1b03610_0;  alias, 1 drivers
v0x1b069c0_0 .net "b", 0 0, v0x1b036b0_0;  alias, 1 drivers
v0x1b06ab0_0 .net "c", 0 0, v0x1b03750_0;  alias, 1 drivers
v0x1b06ba0_0 .net "d", 0 0, v0x1b03890_0;  alias, 1 drivers
v0x1b06c90_0 .net "q", 0 0, L_0x1b0b920;  alias, 1 drivers
S_0x1b06df0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ad2320;
 .timescale -12 -12;
E_0x1acce90 .event anyedge, v0x1b07aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b07aa0_0;
    %nor/r;
    %assign/vec4 v0x1b07aa0_0, 0;
    %wait E_0x1acce90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b02dc0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b03890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b03750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b036b0_0, 0;
    %assign/vec4 v0x1b03610_0, 0;
    %wait E_0x1ab69f0;
    %wait E_0x1acd340;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b03890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b03750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b036b0_0, 0;
    %assign/vec4 v0x1b03610_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acd0f0;
    %load/vec4 v0x1b03610_0;
    %load/vec4 v0x1b036b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b03750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b03890_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b03890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b03750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b036b0_0, 0;
    %assign/vec4 v0x1b03610_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b03410;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acd0f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b03890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b03750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b036b0_0, 0;
    %assign/vec4 v0x1b03610_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ad2320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b07780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b07aa0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ad2320;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b07780_0;
    %inv;
    %store/vec4 v0x1b07780_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ad2320;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b037f0_0, v0x1b07c00_0, v0x1b075a0_0, v0x1b07640_0, v0x1b076e0_0, v0x1b07820_0, v0x1b07960_0, v0x1b078c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ad2320;
T_7 ;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ad2320;
T_8 ;
    %wait E_0x1acd0f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b07a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b07a00_0, 4, 32;
    %load/vec4 v0x1b07b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b07a00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b07a00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b07a00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b07960_0;
    %load/vec4 v0x1b07960_0;
    %load/vec4 v0x1b078c0_0;
    %xor;
    %load/vec4 v0x1b07960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b07a00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b07a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b07a00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response26/top_module.sv";
