
---------- Begin Simulation Statistics ----------
final_tick                                 1093456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183188                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   318827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.27                       # Real time elapsed on the host
host_tick_rate                               97020076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2064590                       # Number of instructions simulated
sim_ops                                       3593309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001093                       # Number of seconds simulated
sim_ticks                                  1093456000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               431247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24049                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463245                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237690                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          431247                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           193557                       # Number of indirect misses.
system.cpu.branchPred.lookups                  489195                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11209                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12032                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2369825                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1933842                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24181                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     344845                       # Number of branches committed
system.cpu.commit.bw_lim_events                597209                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          888000                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2064590                       # Number of instructions committed
system.cpu.commit.committedOps                3593309                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2328377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1154477     49.58%     49.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177527      7.62%     57.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       170546      7.32%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228618      9.82%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       597209     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2328377                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76063                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9404                       # Number of function calls committed.
system.cpu.commit.int_insts                   3536496                       # Number of committed integer instructions.
system.cpu.commit.loads                        492165                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20653      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2825759     78.64%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1350      0.04%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37678      1.05%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2957      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11620      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12510      0.35%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7235      0.20%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472591     13.15%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160281      4.46%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19574      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12267      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3593309                       # Class of committed instruction
system.cpu.commit.refs                         664713                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2064590                       # Number of Instructions Simulated
system.cpu.committedOps                       3593309                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.324060                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.324060                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7904                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33307                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48231                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4461                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023227                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4695962                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   294362                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1139501                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24251                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89149                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575443                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2025                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      191741                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      489195                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240378                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2214660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4638                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2832471                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           885                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48502                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178954                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             330518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248899                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036153                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2570490                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1223045     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73265      2.85%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60018      2.33%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76500      2.98%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1137662     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2570490                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    126094                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69462                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    217056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    217056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    217056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    217056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    217056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    217056400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8570800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       592800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       592800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       592400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4784800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4698000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4711200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78196400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78159600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78200400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78230400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1653626400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28576                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   375077                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.509636                       # Inst execution rate
system.cpu.iew.exec_refs                       768982                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     191729                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693482                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607582                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                944                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               565                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202002                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4481264                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                577253                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34315                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4126803                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3341                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8063                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24251                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14438                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39521                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115415                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29453                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8035                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5784522                       # num instructions consuming a value
system.cpu.iew.wb_count                       4104722                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566992                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3279777                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501559                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4111709                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6389165                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3544150                       # number of integer regfile writes
system.cpu.ipc                               0.755253                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755253                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27052      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3255853     78.24%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1388      0.03%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41467      1.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4618      0.11%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1307      0.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7006      0.17%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15650      0.38%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14437      0.35%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7910      0.19%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2465      0.06%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               561673     13.50%     94.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180667      4.34%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25999      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13630      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4161122                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94295                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              190034                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90660                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             139287                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4039775                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10721138                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4014062                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5230005                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4480164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4161122                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1100                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18442                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            340                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1323557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2570490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1165431     45.34%     45.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173548      6.75%     52.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              300107     11.68%     63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338256     13.16%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              593148     23.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2570490                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522190                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      240530                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5043                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607582                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202002                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1554466                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2733641                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  836746                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4921084                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47464                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   344716                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17532                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4306                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12075562                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4621856                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6315822                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1169772                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24251                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174818                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394712                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            164347                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7329923                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20187                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208913                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6212477                       # The number of ROB reads
system.cpu.rob.rob_writes                     9205614                       # The number of ROB writes
system.cpu.timesIdled                            1650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38230                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          703                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            703                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8061                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12191                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       952192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       952192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  952192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13531                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11357289                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29356711                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17657                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23855                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                988                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2098                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2098                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17657                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8468                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49514                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57982                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1441472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10489                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30241                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015013                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121877                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29788     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30241                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20215599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18881654                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3492396                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236746                       # number of overall hits
system.cpu.icache.overall_hits::total          236746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3631                       # number of overall misses
system.cpu.icache.overall_misses::total          3631                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179038400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179038400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179038400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179038400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240377                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49308.289727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49308.289727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49308.289727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49308.289727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144552000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49691.302853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49691.302853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49691.302853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49691.302853                       # average overall mshr miss latency
system.cpu.icache.replacements                   2653                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3631                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179038400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179038400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49308.289727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49308.289727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49691.302853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49691.302853                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.470198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.872597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.470198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            483663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           483663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       672151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672151                       # number of overall hits
system.cpu.dcache.overall_hits::total          672151                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35211                       # number of overall misses
system.cpu.dcache.overall_misses::total         35211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1704432399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1704432399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1704432399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1704432399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       707362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       707362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       707362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       707362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48406.248019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48406.248019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48406.248019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48406.248019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.687023                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1715                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2771                       # number of writebacks
system.cpu.dcache.writebacks::total              2771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579375999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579375999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579375999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242835132                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822211131                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45822.208083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45822.208083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45822.208083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57790.369348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48807.499169                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15822                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599520400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599520400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48357.481029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48357.481029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477550800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477550800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45278.354034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45278.354034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       170422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         170422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104911999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104911999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49162.136364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49162.136364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101825199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101825199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48557.557940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48557.557940                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4202                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4202                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242835132                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242835132                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57790.369348                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57790.369348                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.727661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.975983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.697941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.029720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1431570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1431570                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             940                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4992                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          848                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6780                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            940                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4992                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          848                       # number of overall hits
system.l2cache.overall_hits::total               6780                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1966                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7652                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3354                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12972                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7652                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3354                       # number of overall misses
system.l2cache.overall_misses::total            12972                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133131600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521991200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    233427312                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    888550112                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133131600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521991200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    233427312                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    888550112                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2906                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12644                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4202                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19752                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2906                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12644                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4202                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19752                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676531                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605188                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798191                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656744                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676531                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605188                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798191                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656744                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67716.988810                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68216.309462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69596.694097                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68497.541782                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67716.988810                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68216.309462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69596.694097                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68497.541782                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1347                       # number of writebacks
system.l2cache.writebacks::total                 1347                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7641                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3338                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12945                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7641                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3338                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          586                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13531                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117403600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460553600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206091334                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    784048534                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117403600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460553600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206091334                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34478641                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    818527175                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676531                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604318                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794384                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655377                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676531                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604318                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794384                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685045                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59716.988810                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60273.995550                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61740.962852                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60567.673542                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59716.988810                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60273.995550                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61740.962852                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58837.271331                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60492.733353                       # average overall mshr miss latency
system.l2cache.replacements                      9498                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          586                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34478641                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34478641                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58837.271331                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58837.271331                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          755                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              755                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1343                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1343                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92981200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92981200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2098                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2098                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640133                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640133                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69233.953835                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69233.953835                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82190400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82190400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638704                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638704                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61336.119403                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61336.119403                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          940                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4237                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          848                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6025                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6309                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3354                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11629                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133131600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429010000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    233427312                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795568912                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2906                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4202                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17654                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676531                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598236                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798191                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658718                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67716.988810                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67999.682993                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69596.694097                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68412.495657                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6301                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3338                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11605                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117403600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378363200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206091334                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701858134                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676531                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597478                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794384                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657358                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59716.988810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60048.119346                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61740.962852                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60478.943042                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.299043                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26000                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9498                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.737418                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.800808                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   289.735205                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2366.165099                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.182659                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.415272                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070736                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036478                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1945                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319314                       # Number of tag accesses
system.l2cache.tags.data_accesses              319314                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1093456000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              865984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86208                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86208                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7641                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3338                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1347                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1347                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115070017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447227872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    195373202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34298591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791969681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115070017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115070017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78839935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78839935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78839935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115070017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447227872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    195373202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34298591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             870809616                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1097023600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               74794437                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407872                       # Number of bytes of host memory used
host_op_rate                                129929389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              128706708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2068092                       # Number of instructions simulated
sim_ops                                       3599625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3567600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  762                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                85                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               728                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                240                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             762                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              522                       # Number of indirect misses.
system.cpu.branchPred.lookups                     816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      35                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      5460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3253                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                85                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        435                       # Number of branches committed
system.cpu.commit.bw_lim_events                   803                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2292                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3502                       # Number of instructions committed
system.cpu.commit.committedOps                   6316                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         6235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.012991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.386374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3309     53.07%     53.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1375     22.05%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          515      8.26%     83.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          233      3.74%     87.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          803     12.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         6235                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                      6042                       # Number of committed integer instructions.
system.cpu.commit.loads                           742                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      1.39%      1.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             4811     76.17%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              31      0.49%     78.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.78%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.33%     79.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.51%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.44%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.74%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.89%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.44%     82.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.57%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             614      9.72%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            275      4.35%     96.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      2.03%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      1.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              6316                       # Class of committed instruction
system.cpu.commit.refs                           1089                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3502                       # Number of Instructions Simulated
system.cpu.committedOps                          6316                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.546830                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.546830                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3358                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   9296                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      998                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2010                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     85                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   413                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         949                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         416                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         816                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       577                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          5659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    24                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           5411                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     170                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.091490                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                275                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.606682                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               6864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.495629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.871505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4044     58.92%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      162      2.36%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      199      2.90%     64.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      130      1.89%     66.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2329     33.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 6864                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       919                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      553                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       384800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       140800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       140000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        3074400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  101                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      521                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.866801                       # Inst execution rate
system.cpu.iew.exec_refs                         1360                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1814                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                8609                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   944                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               108                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  7731                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     85                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    18                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               48                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          296                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           95                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             18                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     11561                       # num instructions consuming a value
system.cpu.iew.wb_count                          7674                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.503763                       # average fanout of values written-back
system.cpu.iew.wb_producers                      5824                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.860410                       # insts written-back per cycle
system.cpu.iew.wb_sent                           7692                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    12546                       # number of integer regfile reads
system.cpu.int_regfile_writes                    6228                       # number of integer regfile writes
system.cpu.ipc                               0.392645                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.392645                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               153      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  5774     73.67%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   31      0.40%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.68%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.63%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.41%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.56%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   99      1.26%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  100      1.28%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.51%     81.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.87%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  746      9.52%     91.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 351      4.48%     96.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             222      2.83%     99.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7838                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     734                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1480                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          693                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1374                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   6951                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              21108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         6981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              9527                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       8588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      7838                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                47                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          6864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.419961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3439     50.10%     50.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1223     17.82%     67.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 842     12.27%     80.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 509      7.42%     87.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 851     12.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            6864                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.878798                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         577                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    2377                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                             8919                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2060                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  8565                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    672                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1176                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 25221                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   9052                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               11777                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      2224                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    264                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     85                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   935                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3213                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1427                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            14546                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1044                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        14040                       # The number of ROB reads
system.cpu.rob.rob_writes                       17848                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            69                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 37                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            37                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                37                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      37    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  37                       # Request fanout histogram
system.membus.reqLayer2.occupancy               29202                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy              80398                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                38                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                100                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.070000                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.256432                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       93     93.00%     93.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      7.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  100                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60393                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         3567600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          537                       # number of overall hits
system.cpu.icache.overall_hits::total             537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           40                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           40                       # number of overall misses
system.cpu.icache.overall_misses::total            40                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1837200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1837200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1837200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1837200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.069324                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069324                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.069324                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069324                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        45930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        45930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        45930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        45930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1446800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1446800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1446800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1446800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048527                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048527                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048527                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048527                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51671.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51671.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51671.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51671.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           40                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            40                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1837200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1837200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.069324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        45930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        45930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1446800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1446800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51671.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51671.428571                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.464286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1182                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1183                       # number of overall hits
system.cpu.dcache.overall_hits::total            1183                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           63                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           63                       # number of overall misses
system.cpu.dcache.overall_misses::total            63                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2560800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2560800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2560800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2560800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40647.619048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40647.619048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40647.619048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40647.619048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           35                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1060000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       303193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1363193                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027287                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37857.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37857.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37857.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50532.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40093.911765                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2560800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2560800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.070078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40647.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40647.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37857.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37857.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       303193                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       303193                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50532.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50532.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.088235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.838883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.161117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2526                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                37                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               37                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1337600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       907600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       282397                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2527597                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1337600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       907600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       282397                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2527597                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.596774                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.596774                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        70400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64828.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68313.432432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        70400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64828.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68313.432432                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1185600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       795600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2231597                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1185600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       795600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2231597                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.596774                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.596774                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        62400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56828.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60313.432432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        62400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56828.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60313.432432                       # average overall mshr miss latency
system.l2cache.replacements                        38                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1337600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       907600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       282397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2527597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.596774                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        70400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64828.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68313.432432                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1185600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       795600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2231597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.596774                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        62400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56828.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60313.432432                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    146                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   38                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.842105                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.039690                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1051.400608                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1917.260454                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.173112                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.126135                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009287                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.256690                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468081                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234173                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031769                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1088                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1022                       # Number of tag accesses
system.l2cache.tags.data_accesses                1022                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      3567600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          340845386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          251149232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     71756923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              663751542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     340845386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         340845386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17939231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17939231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17939231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         340845386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         251149232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     71756923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             681690773                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1124028800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9794187                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 17066734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                              126656598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2087560                       # Number of instructions simulated
sim_ops                                       3638653                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27005200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6961                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               945                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6515                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2149                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6961                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4812                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7422                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          797                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     25139                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16866                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               967                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3818                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5753                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19121                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19468                       # Number of instructions committed
system.cpu.commit.committedOps                  39028                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.969230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.496904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26039     64.67%     64.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3387      8.41%     73.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2635      6.54%     79.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2453      6.09%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5753     14.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40267                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2712                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  216                       # Number of function calls committed.
system.cpu.commit.int_insts                     37892                       # Number of committed integer instructions.
system.cpu.commit.loads                          5845                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          297      0.76%      0.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            28268     72.43%     73.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.03%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.58%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            139      0.36%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.57%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.28%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             196      0.50%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.74%     76.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            236      0.60%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.25%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5011     12.84%     89.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2535      6.50%     96.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          834      2.14%     98.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          556      1.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             39028                       # Class of committed instruction
system.cpu.commit.refs                           8936                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19468                       # Number of Instructions Simulated
system.cpu.committedOps                         39028                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.467896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.467896                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           59                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          167                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          289                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16548                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  65215                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11131                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15809                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    972                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1323                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7621                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3845                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7422                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4204                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         31770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          35558                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109934                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2490                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.526684                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.563266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26314     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1030      2.25%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1081      2.36%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1053      2.30%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16305     35.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45783                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3778                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2321                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2520000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       127200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       128400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1194400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1194000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1187600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1190400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20688800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1181                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4631                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.754610                       # Inst execution rate
system.cpu.iew.exec_refs                        11454                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3835                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9971                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8523                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                53                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4333                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               58138                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7619                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1416                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 50946                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    95                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    972                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   173                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2680                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1242                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1026                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     58391                       # num instructions consuming a value
system.cpu.iew.wb_count                         50272                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607833                       # average fanout of values written-back
system.cpu.iew.wb_producers                     35492                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.744627                       # insts written-back per cycle
system.cpu.iew.wb_sent                          50539                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    73368                       # number of integer regfile reads
system.cpu.int_regfile_writes                   39681                       # number of integer regfile writes
system.cpu.ipc                               0.288359                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.288359                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               640      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 37802     72.20%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.02%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   272      0.52%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 209      0.40%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.45%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  134      0.26%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  339      0.65%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  383      0.73%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 258      0.49%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                159      0.30%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6762     12.91%     90.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3367      6.43%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1166      2.23%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            621      1.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  52359                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3551                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7135                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3337                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5506                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  48168                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             143733                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        46935                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             71758                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      57841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     52359                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               364                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            169                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.143634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.553253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26999     58.97%     58.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3586      7.83%     66.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3856      8.42%     75.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4307      9.41%     84.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7035     15.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45783                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.775540                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4229                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              202                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8523                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4333                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21817                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            67513                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11325                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 46650                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    692                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12032                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    482                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   142                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                158663                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  62789                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               73469                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16139                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1354                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    972                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2645                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26844                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5348                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            92385                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2670                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2568                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            165                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        92663                       # The number of ROB reads
system.cpu.rob.rob_writes                      121849                       # The number of ROB writes
system.cpu.timesIdled                             255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1471                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                387                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              353                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           387                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 394                       # Request fanout histogram
system.membus.reqLayer2.occupancy              334834                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             849966                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 725                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            92                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1046                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            726                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1408                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          798                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2206                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               408                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1144                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041958                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200581                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1096     95.80%     95.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1144                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              319200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               661158                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              562800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27005200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3626                       # number of overall hits
system.cpu.icache.overall_hits::total            3626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          578                       # number of overall misses
system.cpu.icache.overall_misses::total           578                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23359600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23359600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23359600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23359600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40414.532872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40414.532872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40414.532872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40414.532872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18319200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18319200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18319200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18319200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.111798                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111798                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.111798                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111798                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38977.021277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38977.021277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38977.021277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38977.021277                       # average overall mshr miss latency
system.cpu.icache.replacements                    469                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           578                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23359600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23359600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40414.532872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40414.532872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18319200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18319200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.111798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38977.021277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38977.021277                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               725                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.456552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8877                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8877                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9868                       # number of overall hits
system.cpu.dcache.overall_hits::total            9868                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          460                       # number of overall misses
system.cpu.dcache.overall_misses::total           460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19285200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19285200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044539                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41924.347826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41924.347826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41924.347826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41924.347826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.dcache.writebacks::total                74                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9180400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9180400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9180400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2395154                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11575554                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41167.713004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41167.713004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41167.713004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55701.255814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43517.120301                       # average overall mshr miss latency
system.cpu.dcache.replacements                    266                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18797600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18797600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41772.444444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41772.444444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8700800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8700800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40848.826291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40848.826291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2395154                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2395154                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55701.255814                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55701.255814                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               66655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.670543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   837.069439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   186.930561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20922                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             233                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             100                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 344                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            233                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            100                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                344                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           123                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               392                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          123                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              392                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15795600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8066000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2278366                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26139966                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15795600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8066000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2278366                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26139966                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          470                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          223                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             736                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          470                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          223                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            736                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.504255                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.551570                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.744186                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.532609                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.504255                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.551570                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.744186                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.532609                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66648.101266                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65577.235772                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71198.937500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66683.586735                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66648.101266                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65577.235772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71198.937500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66683.586735                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             18                       # number of writebacks
system.l2cache.writebacks::total                   18                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          123                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          123                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13907600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7082000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2022366                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23011966                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13907600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7082000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2022366                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23173964                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.504255                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.551570                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.744186                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.532609                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.504255                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.551570                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.744186                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.536685                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58681.856540                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57577.235772                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63198.937500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58703.994898                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58681.856540                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57577.235772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63198.937500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58668.263291                       # average overall mshr miss latency
system.l2cache.replacements                       403                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           74                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           74                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           97                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          385                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15795600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7623600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2278366                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25697566                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          470                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          726                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.504255                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.544601                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.744186                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530303                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66648.101266                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65720.689655                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71198.937500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66746.924675                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          385                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13907600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6695600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2022366                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22625566                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.504255                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.544601                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.744186                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530303                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58681.856540                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57720.689655                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63198.937500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58767.703896                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13861                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4499                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.080907                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.783879                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1136.073812                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1877.888182                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   915.997983                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.256143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009957                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277362                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458469                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223632                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030580                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          986                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          850                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1925                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.240723                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.759277                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12163                       # Number of tag accesses
system.l2cache.tags.data_accesses               12163                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27005200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              236                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              123                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          559299690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          291499415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     75837246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      7109742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              933746093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     559299690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         559299690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        42658451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              42658451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        42658451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         559299690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         291499415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     75837246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      7109742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             976404544                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
