Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,5636
design__instance__area,130862
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,33
design__max_cap_violation__count__corner:nom_tt_025C_3v30,9
power__internal__total,0.014751800335943699
power__switching__total,0.005786609370261431
power__leakage__total,5.797730864287587E-7
power__total,0.020538989454507828
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.739073823060865
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7603685674092467
timing__hold__ws__corner:nom_tt_025C_3v30,0.593860089024346
timing__setup__ws__corner:nom_tt_025C_3v30,6.428195047095107
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.593860
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,6.428195
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,104
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,33
design__max_cap_violation__count__corner:nom_ss_125C_3v00,9
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.198559063700047
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.2406971357022312
timing__hold__ws__corner:nom_ss_125C_3v00,1.479349573602182
timing__setup__ws__corner:nom_ss_125C_3v00,-6.779542452653705
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-108.203930655912
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-6.779542452653705
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.479350
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,65
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-6.779542
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,65
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,33
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,9
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5392116905599621
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5518127222458391
timing__hold__ws__corner:nom_ff_n40C_3v60,0.21665314600021604
timing__setup__ws__corner:nom_ff_n40C_3v60,11.11059187212362
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.216653
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,12.071589
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,223
design__max_fanout_violation__count,33
design__max_cap_violation__count,9
clock__skew__worst_hold,-0.5335408932344006
clock__skew__worst_setup,0.5446688809695445
timing__hold__ws,0.21419377988651078
timing__setup__ws,-8.11405365863461
timing__hold__tns,0.0
timing__setup__tns,-149.56089412479952
timing__hold__wns,0
timing__setup__wns,-8.11405365863461
timing__hold_vio__count,0
timing__hold_r2r__ws,0.214194
timing__hold_r2r_vio__count,0
timing__setup_vio__count,190
timing__setup_r2r__ws,-8.114054
timing__setup_r2r_vio__count,190
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 3.92 707.84 321.44
design__io,45
design__die__area,231396
design__core__area,223686
design__instance__count__stdcell,5636
design__instance__area__stdcell,130862
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.585026
design__instance__utilization__stdcell,0.585026
design__instance__count__class:buffer,9
design__instance__count__class:inverter,247
design__instance__count__class:sequential_cell,698
design__instance__count__class:multi_input_combinational_cell,2597
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,1454
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,175013
design__violations,0
design__instance__count__class:timing_repair_buffer,287
design__instance__count__class:clock_buffer,106
design__instance__count__class:clock_inverter,74
design__instance__count__setup_buffer,61
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,3952
route__net__special,2
route__drc_errors__iter:1,1327
route__wirelength__iter:1,204212
route__drc_errors__iter:2,405
route__wirelength__iter:2,202713
route__drc_errors__iter:3,430
route__wirelength__iter:3,202260
route__drc_errors__iter:4,64
route__wirelength__iter:4,202075
route__drc_errors__iter:5,13
route__wirelength__iter:5,202074
route__drc_errors__iter:6,0
route__wirelength__iter:6,202040
route__drc_errors,0
route__wirelength,202040
route__vias,28430
route__vias__singlecut,28430
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1182.51
design__instance__count__class:fill_cell,5253
timing__unannotated_net__count__corner:nom_tt_025C_3v30,90
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,90
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,90
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,33
design__max_cap_violation__count__corner:min_tt_025C_3v30,7
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7289750120986558
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.747688154774864
timing__hold__ws__corner:min_tt_025C_3v30,0.589903254052675
timing__setup__ws__corner:min_tt_025C_3v30,6.969443885940568
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.589903
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,6.969444
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,90
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,51
design__max_fanout_violation__count__corner:min_ss_125C_3v00,33
design__max_cap_violation__count__corner:min_ss_125C_3v00,7
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.1784153986161514
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.2153673966790342
timing__hold__ws__corner:min_ss_125C_3v00,1.4715029611314239
timing__setup__ws__corner:min_ss_125C_3v00,-5.724663571882891
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-78.56737705029055
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-5.724663571882891
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.471503
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,52
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-5.724664
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,52
timing__unannotated_net__count__corner:min_ss_125C_3v00,90
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,33
design__max_cap_violation__count__corner:min_ff_n40C_3v60,8
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5335408932344006
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5446688809695445
timing__hold__ws__corner:min_ff_n40C_3v60,0.21419377988651078
timing__setup__ws__corner:min_ff_n40C_3v60,11.267593399457478
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.214194
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,12.384226
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,90
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,2
design__max_fanout_violation__count__corner:max_tt_025C_3v30,33
design__max_cap_violation__count__corner:max_tt_025C_3v30,9
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.7512627399483458
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7755515338342142
timing__hold__ws__corner:max_tt_025C_3v30,0.5978768760410422
timing__setup__ws__corner:max_tt_025C_3v30,5.786367104801393
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.597877
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,5.786367
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,90
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,223
design__max_fanout_violation__count__corner:max_ss_125C_3v00,33
design__max_cap_violation__count__corner:max_ss_125C_3v00,9
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.222863844797922
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.2709333944992223
timing__hold__ws__corner:max_ss_125C_3v00,1.4889943033344772
timing__setup__ws__corner:max_ss_125C_3v00,-8.11405365863461
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-149.56089412479952
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-8.11405365863461
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.488994
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,73
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-8.114054
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,73
timing__unannotated_net__count__corner:max_ss_125C_3v00,90
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,33
design__max_cap_violation__count__corner:max_ff_n40C_3v60,9
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5460092532650828
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5603672129371184
timing__hold__ws__corner:max_ff_n40C_3v60,0.21971969310326106
timing__setup__ws__corner:max_ff_n40C_3v60,10.923370961383222
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.219720
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,11.695941
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,90
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,90
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00014405
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000146283
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000300383
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000146283
design_powergrid__voltage__worst,0.000146283
design_powergrid__voltage__worst__net:VPWR,3.29986
design_powergrid__drop__worst,0.000146283
design_powergrid__drop__worst__net:VPWR,0.00014405
design_powergrid__voltage__worst__net:VGND,0.000146283
design_powergrid__drop__worst__net:VGND,0.000146283
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00003009999999999999980258846843383935265592299401760101318359375
ir__drop__worst,0.00014400000000000000364812346997922531954827718436717987060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
