// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/21/2023 02:45:09"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module system (
	clk,
	reset_n,
	ifetch_out,
	mem_addr_out,
	data_from_procr,
	data_to_procr,
	mem_read,
	mem_write);
input 	clk;
input 	reset_n;
output 	ifetch_out;
output 	[31:0] mem_addr_out;
output 	[31:0] data_from_procr;
output 	[31:0] data_to_procr;
output 	mem_read;
output 	mem_write;

// Design Ports Information
// ifetch_out	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[6]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[7]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[8]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[9]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[15]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[16]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[17]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[18]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[19]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[20]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[21]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[22]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[23]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[24]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[25]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[28]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[29]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr_out[31]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[8]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[13]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[15]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[16]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[19]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[20]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[22]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[24]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[25]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[26]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[27]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[28]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[29]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[30]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_procr[31]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[3]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[9]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[12]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[14]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[15]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[16]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[17]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[18]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[20]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[22]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[23]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[24]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[26]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[27]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[28]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[29]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[30]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_procr[31]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \the_processor|RZ|q[30]~93 ;
wire \the_processor|RZ|q[31]~94_combout ;
wire \Equal1~1_combout ;
wire \Equal1~6_combout ;
wire \the_processor|MuxINC_out[1]~1_combout ;
wire \the_processor|MuxINC_out[2]~2_combout ;
wire \the_processor|MuxINC_out[4]~4_combout ;
wire \the_processor|MuxINC_out[7]~7_combout ;
wire \the_processor|MuxINC_out[8]~8_combout ;
wire \the_processor|MuxINC_out[12]~12_combout ;
wire \write_to_data_location~0_combout ;
wire \the_processor|regfile_A_out[2]~2_combout ;
wire \the_processor|regfile_A_out[4]~4_combout ;
wire \the_processor|regfile_A_out[5]~5_combout ;
wire \the_processor|regfile_A_out[8]~8_combout ;
wire \the_processor|regfile_A_out[10]~10_combout ;
wire \the_processor|regfile_A_out[11]~11_combout ;
wire \the_processor|regfile_A_out[12]~12_combout ;
wire \the_processor|regfile_A_out[14]~14_combout ;
wire \the_processor|regfile_A_out[15]~15_combout ;
wire \the_processor|regfile_A_out[24]~24_combout ;
wire \the_processor|regfile_A_out[25]~25_combout ;
wire \the_processor|regfile_A_out[26]~26_combout ;
wire \the_processor|regfile_A_out[27]~27_combout ;
wire \the_processor|regfile_A_out[28]~28_combout ;
wire \the_processor|regfile_A_out[29]~29_combout ;
wire \the_processor|regfile_A_out[30]~30_combout ;
wire \the_processor|regfile_A_out[31]~31_combout ;
wire \the_processor|MuxY_out~2_combout ;
wire \the_processor|MuxY_out~12_combout ;
wire \the_processor|MuxY_out~20_combout ;
wire \the_processor|MuxY_out~21_combout ;
wire \for_data|q[1]~feeder_combout ;
wire \for_data|q[3]~feeder_combout ;
wire \for_data|q[5]~feeder_combout ;
wire \for_data|q[10]~feeder_combout ;
wire \for_data|q[18]~feeder_combout ;
wire \for_data|q[23]~feeder_combout ;
wire \for_data|q[24]~feeder_combout ;
wire \for_data|q[25]~feeder_combout ;
wire \for_data|q[26]~feeder_combout ;
wire \for_data|q[27]~feeder_combout ;
wire \the_processor|RA|q[14]~feeder_combout ;
wire \the_processor|RA|q[27]~feeder_combout ;
wire \the_processor|r1|q[2]~feeder_combout ;
wire \the_processor|r1|q[12]~feeder_combout ;
wire \the_processor|r1|q[20]~feeder_combout ;
wire \the_processor|r1|q[21]~feeder_combout ;
wire \the_processor|IR|q[7]~feeder_combout ;
wire \the_processor|IR|q[30]~feeder_combout ;
wire \ifetch_out~output_o ;
wire \mem_addr_out[0]~output_o ;
wire \mem_addr_out[1]~output_o ;
wire \mem_addr_out[2]~output_o ;
wire \mem_addr_out[3]~output_o ;
wire \mem_addr_out[4]~output_o ;
wire \mem_addr_out[5]~output_o ;
wire \mem_addr_out[6]~output_o ;
wire \mem_addr_out[7]~output_o ;
wire \mem_addr_out[8]~output_o ;
wire \mem_addr_out[9]~output_o ;
wire \mem_addr_out[10]~output_o ;
wire \mem_addr_out[11]~output_o ;
wire \mem_addr_out[12]~output_o ;
wire \mem_addr_out[13]~output_o ;
wire \mem_addr_out[14]~output_o ;
wire \mem_addr_out[15]~output_o ;
wire \mem_addr_out[16]~output_o ;
wire \mem_addr_out[17]~output_o ;
wire \mem_addr_out[18]~output_o ;
wire \mem_addr_out[19]~output_o ;
wire \mem_addr_out[20]~output_o ;
wire \mem_addr_out[21]~output_o ;
wire \mem_addr_out[22]~output_o ;
wire \mem_addr_out[23]~output_o ;
wire \mem_addr_out[24]~output_o ;
wire \mem_addr_out[25]~output_o ;
wire \mem_addr_out[26]~output_o ;
wire \mem_addr_out[27]~output_o ;
wire \mem_addr_out[28]~output_o ;
wire \mem_addr_out[29]~output_o ;
wire \mem_addr_out[30]~output_o ;
wire \mem_addr_out[31]~output_o ;
wire \data_from_procr[0]~output_o ;
wire \data_from_procr[1]~output_o ;
wire \data_from_procr[2]~output_o ;
wire \data_from_procr[3]~output_o ;
wire \data_from_procr[4]~output_o ;
wire \data_from_procr[5]~output_o ;
wire \data_from_procr[6]~output_o ;
wire \data_from_procr[7]~output_o ;
wire \data_from_procr[8]~output_o ;
wire \data_from_procr[9]~output_o ;
wire \data_from_procr[10]~output_o ;
wire \data_from_procr[11]~output_o ;
wire \data_from_procr[12]~output_o ;
wire \data_from_procr[13]~output_o ;
wire \data_from_procr[14]~output_o ;
wire \data_from_procr[15]~output_o ;
wire \data_from_procr[16]~output_o ;
wire \data_from_procr[17]~output_o ;
wire \data_from_procr[18]~output_o ;
wire \data_from_procr[19]~output_o ;
wire \data_from_procr[20]~output_o ;
wire \data_from_procr[21]~output_o ;
wire \data_from_procr[22]~output_o ;
wire \data_from_procr[23]~output_o ;
wire \data_from_procr[24]~output_o ;
wire \data_from_procr[25]~output_o ;
wire \data_from_procr[26]~output_o ;
wire \data_from_procr[27]~output_o ;
wire \data_from_procr[28]~output_o ;
wire \data_from_procr[29]~output_o ;
wire \data_from_procr[30]~output_o ;
wire \data_from_procr[31]~output_o ;
wire \data_to_procr[0]~output_o ;
wire \data_to_procr[1]~output_o ;
wire \data_to_procr[2]~output_o ;
wire \data_to_procr[3]~output_o ;
wire \data_to_procr[4]~output_o ;
wire \data_to_procr[5]~output_o ;
wire \data_to_procr[6]~output_o ;
wire \data_to_procr[7]~output_o ;
wire \data_to_procr[8]~output_o ;
wire \data_to_procr[9]~output_o ;
wire \data_to_procr[10]~output_o ;
wire \data_to_procr[11]~output_o ;
wire \data_to_procr[12]~output_o ;
wire \data_to_procr[13]~output_o ;
wire \data_to_procr[14]~output_o ;
wire \data_to_procr[15]~output_o ;
wire \data_to_procr[16]~output_o ;
wire \data_to_procr[17]~output_o ;
wire \data_to_procr[18]~output_o ;
wire \data_to_procr[19]~output_o ;
wire \data_to_procr[20]~output_o ;
wire \data_to_procr[21]~output_o ;
wire \data_to_procr[22]~output_o ;
wire \data_to_procr[23]~output_o ;
wire \data_to_procr[24]~output_o ;
wire \data_to_procr[25]~output_o ;
wire \data_to_procr[26]~output_o ;
wire \data_to_procr[27]~output_o ;
wire \data_to_procr[28]~output_o ;
wire \data_to_procr[29]~output_o ;
wire \data_to_procr[30]~output_o ;
wire \data_to_procr[31]~output_o ;
wire \mem_read~output_o ;
wire \mem_write~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \the_processor|T2~0_combout ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \the_processor|T2~q ;
wire \the_processor|T3~q ;
wire \the_processor|T4~q ;
wire \the_processor|T5~q ;
wire \the_processor|T1~0_combout ;
wire \the_processor|T1~q ;
wire \the_processor|MuxY_out~0_combout ;
wire \the_processor|r1|q[0]~feeder_combout ;
wire \the_processor|MuxY_out~8_combout ;
wire \the_processor|regfile_B_out[8]~8_combout ;
wire \the_processor|RM|q[8]~feeder_combout ;
wire \for_data|q[8]~feeder_combout ;
wire \Equal1~9_combout ;
wire \data_from_mem[4]~30_combout ;
wire \the_processor|INC_select~1_combout ;
wire \the_processor|regfile_A_out[22]~22_combout ;
wire \the_processor|regfile_A_out[21]~21_combout ;
wire \the_processor|regfile_A_out[20]~20_combout ;
wire \the_processor|regfile_A_out[19]~19_combout ;
wire \the_processor|regfile_B_out[20]~20_combout ;
wire \the_processor|RM|q[20]~feeder_combout ;
wire \for_data|q[20]~feeder_combout ;
wire \data_from_mem[20]~42_combout ;
wire \data_from_mem[18]~40_combout ;
wire \the_processor|MuxY_out~17_combout ;
wire \the_processor|regfile_B_out[17]~17_combout ;
wire \the_processor|RM|q[17]~feeder_combout ;
wire \for_data|q[17]~feeder_combout ;
wire \data_from_mem[17]~39_combout ;
wire \the_processor|regfile_B_out[16]~16_combout ;
wire \the_processor|RM|q[16]~feeder_combout ;
wire \data_from_mem[16]~38_combout ;
wire \the_processor|regfile_A_out[9]~9_combout ;
wire \the_processor|RA|q[9]~feeder_combout ;
wire \data_from_mem[14]~36_combout ;
wire \the_processor|RZ|q[11]~54_combout ;
wire \the_processor|MuxY_out~11_combout ;
wire \the_processor|regfile_B_out[11]~11_combout ;
wire \the_processor|RM|q[11]~feeder_combout ;
wire \for_data|q[11]~feeder_combout ;
wire \data_from_mem[11]~33_combout ;
wire \data_from_mem[10]~32_combout ;
wire \data_from_mem[3]~47_combout ;
wire \the_processor|MuxY_out~3_combout ;
wire \the_processor|regfile_A_out[3]~3_combout ;
wire \the_processor|RZ|q[0]~33 ;
wire \the_processor|RZ|q[1]~34_combout ;
wire \the_processor|MuxY_out~1_combout ;
wire \the_processor|r1|q[1]~feeder_combout ;
wire \the_processor|regfile_A_out[1]~1_combout ;
wire \the_processor|RZ|q[1]~35 ;
wire \the_processor|RZ|q[2]~37 ;
wire \the_processor|RZ|q[3]~39 ;
wire \the_processor|RZ|q[4]~41 ;
wire \the_processor|RZ|q[5]~43 ;
wire \the_processor|RZ|q[6]~44_combout ;
wire \the_processor|regfile_B_out[6]~6_combout ;
wire \for_data|q[6]~feeder_combout ;
wire \data_from_mem[6]~31_combout ;
wire \the_processor|MuxY_out~6_combout ;
wire \the_processor|r1|q[6]~feeder_combout ;
wire \the_processor|regfile_A_out[6]~6_combout ;
wire \the_processor|RZ|q[6]~45 ;
wire \the_processor|RZ|q[7]~46_combout ;
wire \the_processor|regfile_B_out[7]~7_combout ;
wire \the_processor|RM|q[7]~feeder_combout ;
wire \data_from_mem[7]~49_combout ;
wire \the_processor|MuxY_out~7_combout ;
wire \the_processor|r1|q[7]~feeder_combout ;
wire \the_processor|regfile_A_out[7]~7_combout ;
wire \the_processor|RZ|q[7]~47 ;
wire \the_processor|RZ|q[8]~49 ;
wire \the_processor|RZ|q[9]~51 ;
wire \the_processor|RZ|q[10]~53 ;
wire \the_processor|RZ|q[11]~55 ;
wire \the_processor|RZ|q[12]~57 ;
wire \the_processor|RZ|q[13]~58_combout ;
wire \data_from_mem[13]~35_combout ;
wire \the_processor|MuxY_out~13_combout ;
wire \the_processor|r1|q[13]~feeder_combout ;
wire \the_processor|regfile_A_out[13]~13_combout ;
wire \the_processor|RZ|q[13]~59 ;
wire \the_processor|RZ|q[14]~61 ;
wire \the_processor|RZ|q[15]~63 ;
wire \the_processor|RZ|q[16]~64_combout ;
wire \the_processor|MuxY_out~16_combout ;
wire \the_processor|r1|q[16]~feeder_combout ;
wire \the_processor|regfile_A_out[16]~16_combout ;
wire \the_processor|RZ|q[16]~65 ;
wire \the_processor|RZ|q[17]~67 ;
wire \the_processor|RZ|q[18]~68_combout ;
wire \the_processor|MuxY_out~18_combout ;
wire \the_processor|r1|q[18]~feeder_combout ;
wire \the_processor|regfile_A_out[18]~18_combout ;
wire \the_processor|RZ|q[18]~69 ;
wire \the_processor|RZ|q[19]~71 ;
wire \the_processor|RZ|q[20]~73 ;
wire \the_processor|RZ|q[21]~75 ;
wire \the_processor|RZ|q[22]~76_combout ;
wire \the_processor|MuxY_out~22_combout ;
wire \the_processor|r1|q[22]~feeder_combout ;
wire \the_processor|regfile_B_out[22]~22_combout ;
wire \the_processor|RM|q[22]~feeder_combout ;
wire \for_data|q[22]~feeder_combout ;
wire \data_from_mem[22]~44_combout ;
wire \the_processor|regfile_B_out[21]~21_combout ;
wire \the_processor|RM|q[21]~feeder_combout ;
wire \for_data|q[21]~feeder_combout ;
wire \data_from_mem[21]~43_combout ;
wire \the_processor|INC_select~0_combout ;
wire \the_processor|MuxINC_out[31]~15_combout ;
wire \the_processor|MuxINC_out[14]~14_combout ;
wire \the_processor|MuxINC_out[13]~13_combout ;
wire \the_processor|PC|q[12]~57 ;
wire \the_processor|PC|q[13]~59 ;
wire \the_processor|PC|q[14]~61 ;
wire \the_processor|PC|q[15]~63 ;
wire \the_processor|PC|q[16]~64_combout ;
wire \the_processor|PC_en~combout ;
wire \the_processor|PC|q[16]~65 ;
wire \the_processor|PC|q[17]~66_combout ;
wire \the_processor|PC|q[17]~67 ;
wire \the_processor|PC|q[18]~68_combout ;
wire \the_processor|PC|q[18]~69 ;
wire \the_processor|PC|q[19]~70_combout ;
wire \the_processor|PC|q[19]~71 ;
wire \the_processor|PC|q[20]~72_combout ;
wire \the_processor|PC|q[20]~73 ;
wire \the_processor|PC|q[21]~74_combout ;
wire \the_processor|PC|q[21]~75 ;
wire \the_processor|PC|q[22]~76_combout ;
wire \the_processor|PC|q[22]~77 ;
wire \the_processor|PC|q[23]~78_combout ;
wire \the_processor|PC|q[23]~79 ;
wire \the_processor|PC|q[24]~81 ;
wire \the_processor|PC|q[25]~83 ;
wire \the_processor|PC|q[26]~85 ;
wire \the_processor|PC|q[27]~87 ;
wire \the_processor|PC|q[28]~89 ;
wire \the_processor|PC|q[29]~91 ;
wire \the_processor|PC|q[30]~93 ;
wire \the_processor|PC|q[31]~94_combout ;
wire \the_processor|mem_addr_out[31]~31_combout ;
wire \data_from_mem[23]~52_combout ;
wire \the_processor|MuxY_out~23_combout ;
wire \the_processor|r1|q[23]~feeder_combout ;
wire \the_processor|regfile_A_out[23]~23_combout ;
wire \the_processor|RZ|q[22]~77 ;
wire \the_processor|RZ|q[23]~79 ;
wire \the_processor|RZ|q[24]~81 ;
wire \the_processor|RZ|q[25]~83 ;
wire \the_processor|RZ|q[26]~85 ;
wire \the_processor|RZ|q[27]~87 ;
wire \the_processor|RZ|q[28]~88_combout ;
wire \the_processor|PC|q[28]~88_combout ;
wire \the_processor|mem_addr_out[28]~28_combout ;
wire \the_processor|PC|q[27]~86_combout ;
wire \the_processor|RZ|q[27]~86_combout ;
wire \the_processor|mem_addr_out[27]~27_combout ;
wire \the_processor|RZ|q[28]~89 ;
wire \the_processor|RZ|q[29]~90_combout ;
wire \the_processor|PC|q[29]~90_combout ;
wire \the_processor|mem_addr_out[29]~29_combout ;
wire \Equal1~7_combout ;
wire \the_processor|RZ|q[21]~74_combout ;
wire \the_processor|mem_addr_out[21]~21_combout ;
wire \the_processor|RZ|q[20]~72_combout ;
wire \the_processor|mem_addr_out[20]~20_combout ;
wire \the_processor|mem_addr_out[19]~19_combout ;
wire \Equal1~5_combout ;
wire \Equal1~8_combout ;
wire \write_to_data_location~combout ;
wire \data_from_mem[8]~50_combout ;
wire \the_processor|RZ|q[2]~36_combout ;
wire \the_processor|MuxINC_out[0]~0_combout ;
wire \the_processor|PC|q[0]~33 ;
wire \the_processor|PC|q[1]~34_combout ;
wire \the_processor|PC|q[1]~35 ;
wire \the_processor|PC|q[2]~36_combout ;
wire \the_processor|mem_addr_out[2]~2_combout ;
wire \data_from_mem[27]~45_combout ;
wire \the_processor|regfile_A_out[17]~17_combout ;
wire \the_processor|RA|q[17]~feeder_combout ;
wire \the_processor|RZ|q[17]~66_combout ;
wire \the_processor|RZ|q[17]~feeder_combout ;
wire \the_processor|mem_addr_out[17]~17_combout ;
wire \the_processor|mem_addr_out[18]~18_combout ;
wire \the_processor|mem_addr_out[16]~16_combout ;
wire \Equal1~3_combout ;
wire \the_processor|PC|q[2]~37 ;
wire \the_processor|PC|q[3]~39 ;
wire \the_processor|PC|q[4]~40_combout ;
wire \the_processor|mem_addr_out[4]~4_combout ;
wire \the_processor|mem_addr_out[1]~1_combout ;
wire \Equal1~0_combout ;
wire \the_processor|PC|q[13]~58_combout ;
wire \the_processor|mem_addr_out[13]~13_combout ;
wire \the_processor|MuxINC_out[10]~10_combout ;
wire \the_processor|MuxINC_out[9]~9_combout ;
wire \the_processor|MuxINC_out[6]~6_combout ;
wire \the_processor|MuxINC_out[5]~5_combout ;
wire \the_processor|PC|q[4]~41 ;
wire \the_processor|PC|q[5]~43 ;
wire \the_processor|PC|q[6]~45 ;
wire \the_processor|PC|q[7]~46_combout ;
wire \the_processor|PC|q[7]~47 ;
wire \the_processor|PC|q[8]~48_combout ;
wire \the_processor|PC|q[8]~49 ;
wire \the_processor|PC|q[9]~51 ;
wire \the_processor|PC|q[10]~52_combout ;
wire \the_processor|mem_addr_out[10]~10_combout ;
wire \the_processor|RZ|q[14]~60_combout ;
wire \the_processor|PC|q[14]~60_combout ;
wire \the_processor|mem_addr_out[14]~14_combout ;
wire \Equal1~2_combout ;
wire \Equal1~4_combout ;
wire \the_processor|regfile_B_out[2]~2_combout ;
wire \for_data|q[2]~feeder_combout ;
wire \data_from_mem[2]~46_combout ;
wire \data_from_mem[5]~48_combout ;
wire \the_processor|mem_write~0_combout ;
wire \the_processor|r1_write~0_combout ;
wire \the_processor|r1_write~1_combout ;
wire \the_processor|regfile_B_out[0]~0_combout ;
wire \the_processor|RM|q[0]~feeder_combout ;
wire \for_data|q[0]~feeder_combout ;
wire \data_from_mem[0]~28_combout ;
wire \the_processor|mem_write~1_combout ;
wire \the_processor|MuxY_out~9_combout ;
wire \the_processor|regfile_B_out[9]~9_combout ;
wire \the_processor|RB|q[9]~feeder_combout ;
wire \the_processor|RM|q[9]~feeder_combout ;
wire \data_from_mem[9]~51_combout ;
wire \the_processor|MuxINC_out[3]~3_combout ;
wire \the_processor|PC|q[3]~38_combout ;
wire \the_processor|RZ|q[3]~38_combout ;
wire \the_processor|mem_addr_out[3]~3_combout ;
wire \data_from_mem[1]~29_combout ;
wire \the_processor|MuxINC_out[11]~11_combout ;
wire \the_processor|PC|q[10]~53 ;
wire \the_processor|PC|q[11]~55 ;
wire \the_processor|PC|q[12]~56_combout ;
wire \the_processor|RZ|q[12]~56_combout ;
wire \the_processor|mem_addr_out[12]~12_combout ;
wire \data_from_mem[26]~55_combout ;
wire \data_from_mem[25]~54_combout ;
wire \the_processor|Equal1~0_combout ;
wire \the_processor|MuxY_out~31_combout ;
wire \the_processor|r1|q[31]~feeder_combout ;
wire \the_processor|regfile_B_out[31]~31_combout ;
wire \the_processor|RM|q[31]~feeder_combout ;
wire \for_data|q[31]~feeder_combout ;
wire \data_from_mem[31]~59_combout ;
wire \the_processor|IR|q[31]~feeder_combout ;
wire \the_processor|MuxY_out~28_combout ;
wire \the_processor|regfile_B_out[28]~28_combout ;
wire \the_processor|RM|q[28]~feeder_combout ;
wire \data_from_mem[28]~56_combout ;
wire \the_processor|IR|q[28]~feeder_combout ;
wire \the_processor|MuxY_out~29_combout ;
wire \the_processor|r1|q[29]~feeder_combout ;
wire \the_processor|regfile_B_out[29]~29_combout ;
wire \the_processor|RM|q[29]~feeder_combout ;
wire \data_from_mem[29]~57_combout ;
wire \the_processor|Equal0~0_combout ;
wire \the_processor|regfile_A_out[0]~0_combout ;
wire \the_processor|RZ|q[0]~32_combout ;
wire \the_processor|PC|q[0]~32_combout ;
wire \the_processor|mem_addr_out[0]~0_combout ;
wire \the_processor|RZ|q[5]~42_combout ;
wire \the_processor|PC|q[5]~42_combout ;
wire \the_processor|mem_addr_out[5]~5_combout ;
wire \the_processor|PC|q[6]~44_combout ;
wire \the_processor|mem_addr_out[6]~6_combout ;
wire \the_processor|mem_addr_out[7]~7_combout ;
wire \the_processor|RZ|q[8]~48_combout ;
wire \the_processor|mem_addr_out[8]~8_combout ;
wire \the_processor|RZ|q[9]~50_combout ;
wire \the_processor|PC|q[9]~50_combout ;
wire \the_processor|mem_addr_out[9]~9_combout ;
wire \the_processor|PC|q[11]~54_combout ;
wire \the_processor|mem_addr_out[11]~11_combout ;
wire \the_processor|RZ|q[15]~62_combout ;
wire \the_processor|PC|q[15]~62_combout ;
wire \the_processor|mem_addr_out[15]~15_combout ;
wire \the_processor|mem_addr_out[22]~22_combout ;
wire \the_processor|RZ|q[23]~78_combout ;
wire \the_processor|mem_addr_out[23]~23_combout ;
wire \the_processor|RZ|q[24]~80_combout ;
wire \the_processor|PC|q[24]~80_combout ;
wire \the_processor|mem_addr_out[24]~24_combout ;
wire \the_processor|PC|q[25]~82_combout ;
wire \the_processor|RZ|q[25]~82_combout ;
wire \the_processor|mem_addr_out[25]~25_combout ;
wire \the_processor|RZ|q[26]~84_combout ;
wire \the_processor|PC|q[26]~84_combout ;
wire \the_processor|mem_addr_out[26]~26_combout ;
wire \the_processor|PC|q[30]~92_combout ;
wire \the_processor|RZ|q[29]~91 ;
wire \the_processor|RZ|q[30]~92_combout ;
wire \the_processor|mem_addr_out[30]~30_combout ;
wire \the_processor|regfile_B_out[1]~1_combout ;
wire \the_processor|RM|q[1]~feeder_combout ;
wire \the_processor|regfile_B_out[3]~3_combout ;
wire \the_processor|RM|q[3]~feeder_combout ;
wire \the_processor|RZ|q[4]~40_combout ;
wire \the_processor|MuxY_out~4_combout ;
wire \the_processor|regfile_B_out[4]~4_combout ;
wire \the_processor|RM|q[4]~feeder_combout ;
wire \the_processor|MuxY_out~5_combout ;
wire \the_processor|r1|q[5]~feeder_combout ;
wire \the_processor|regfile_B_out[5]~5_combout ;
wire \the_processor|RM|q[5]~feeder_combout ;
wire \the_processor|RZ|q[10]~52_combout ;
wire \the_processor|MuxY_out~10_combout ;
wire \the_processor|r1|q[10]~feeder_combout ;
wire \the_processor|regfile_B_out[10]~10_combout ;
wire \the_processor|RM|q[10]~feeder_combout ;
wire \the_processor|regfile_B_out[12]~12_combout ;
wire \the_processor|RM|q[12]~feeder_combout ;
wire \the_processor|regfile_B_out[13]~13_combout ;
wire \the_processor|RM|q[13]~feeder_combout ;
wire \the_processor|MuxY_out~14_combout ;
wire \the_processor|regfile_B_out[14]~14_combout ;
wire \the_processor|RM|q[14]~feeder_combout ;
wire \data_from_mem[15]~37_combout ;
wire \the_processor|MuxY_out~15_combout ;
wire \the_processor|r1|q[15]~feeder_combout ;
wire \the_processor|regfile_B_out[15]~15_combout ;
wire \the_processor|RM|q[15]~feeder_combout ;
wire \the_processor|regfile_B_out[18]~18_combout ;
wire \the_processor|RZ|q[19]~70_combout ;
wire \data_from_mem[19]~41_combout ;
wire \the_processor|MuxY_out~19_combout ;
wire \the_processor|r1|q[19]~feeder_combout ;
wire \the_processor|regfile_B_out[19]~19_combout ;
wire \the_processor|regfile_B_out[23]~23_combout ;
wire \the_processor|RM|q[23]~feeder_combout ;
wire \data_from_mem[24]~53_combout ;
wire \the_processor|MuxY_out~24_combout ;
wire \the_processor|r1|q[24]~feeder_combout ;
wire \the_processor|regfile_B_out[24]~24_combout ;
wire \the_processor|MuxY_out~25_combout ;
wire \the_processor|r1|q[25]~feeder_combout ;
wire \the_processor|regfile_B_out[25]~25_combout ;
wire \the_processor|MuxY_out~26_combout ;
wire \the_processor|r1|q[26]~feeder_combout ;
wire \the_processor|regfile_B_out[26]~26_combout ;
wire \the_processor|RM|q[26]~feeder_combout ;
wire \the_processor|MuxY_out~27_combout ;
wire \the_processor|r1|q[27]~feeder_combout ;
wire \the_processor|regfile_B_out[27]~27_combout ;
wire \the_processor|RM|q[27]~feeder_combout ;
wire \for_data|q[30]~feeder_combout ;
wire \data_from_mem[30]~58_combout ;
wire \the_processor|MuxY_out~30_combout ;
wire \the_processor|r1|q[30]~feeder_combout ;
wire \the_processor|regfile_B_out[30]~30_combout ;
wire \for_data|q[12]~feeder_combout ;
wire \data_from_mem[12]~34_combout ;
wire \the_processor|mem_read~combout ;
wire \the_processor|mem_write~combout ;
wire [31:0] \the_processor|IR|q ;
wire [31:0] \the_processor|RA|q ;
wire [31:0] \the_processor|RB|q ;
wire [31:0] \the_processor|RM|q ;
wire [31:0] \the_processor|RY|q ;
wire [31:0] \the_processor|RZ|q ;
wire [31:0] \the_processor|r1|q ;
wire [31:0] \for_data|q ;
wire [31:0] \the_processor|PC|q ;


// Location: FF_X27_Y23_N31
dffeas \the_processor|RZ|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[31]~94_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[31] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneiii_lcell_comb \the_processor|RZ|q[30]~92 (
// Equation(s):
// \the_processor|RZ|q[30]~92_combout  = ((\the_processor|RA|q [30] $ (\the_processor|IR|q [21] $ (!\the_processor|RZ|q[29]~91 )))) # (GND)
// \the_processor|RZ|q[30]~93  = CARRY((\the_processor|RA|q [30] & ((\the_processor|IR|q [21]) # (!\the_processor|RZ|q[29]~91 ))) # (!\the_processor|RA|q [30] & (\the_processor|IR|q [21] & !\the_processor|RZ|q[29]~91 )))

	.dataa(\the_processor|RA|q [30]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[29]~91 ),
	.combout(\the_processor|RZ|q[30]~92_combout ),
	.cout(\the_processor|RZ|q[30]~93 ));
// synopsys translate_off
defparam \the_processor|RZ|q[30]~92 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneiii_lcell_comb \the_processor|RZ|q[31]~94 (
// Equation(s):
// \the_processor|RZ|q[31]~94_combout  = \the_processor|RA|q [31] $ (\the_processor|RZ|q[30]~93  $ (\the_processor|IR|q [21]))

	.dataa(\the_processor|RA|q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|IR|q [21]),
	.cin(\the_processor|RZ|q[30]~93 ),
	.combout(\the_processor|RZ|q[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RZ|q[31]~94 .lut_mask = 16'hA55A;
defparam \the_processor|RZ|q[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneiii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\the_processor|mem_addr_out[6]~6_combout  & (!\the_processor|mem_addr_out[9]~9_combout  & (!\the_processor|mem_addr_out[8]~8_combout  & !\the_processor|mem_addr_out[7]~7_combout )))

	.dataa(\the_processor|mem_addr_out[6]~6_combout ),
	.datab(\the_processor|mem_addr_out[9]~9_combout ),
	.datac(\the_processor|mem_addr_out[8]~8_combout ),
	.datad(\the_processor|mem_addr_out[7]~7_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneiii_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!\the_processor|mem_addr_out[26]~26_combout  & (!\the_processor|mem_addr_out[25]~25_combout  & (!\the_processor|mem_addr_out[24]~24_combout  & !\the_processor|mem_addr_out[23]~23_combout )))

	.dataa(\the_processor|mem_addr_out[26]~26_combout ),
	.datab(\the_processor|mem_addr_out[25]~25_combout ),
	.datac(\the_processor|mem_addr_out[24]~24_combout ),
	.datad(\the_processor|mem_addr_out[23]~23_combout ),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \for_data|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[1] .is_wysiwyg = "true";
defparam \for_data|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \for_data|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[3] .is_wysiwyg = "true";
defparam \for_data|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \for_data|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [4]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[4] .is_wysiwyg = "true";
defparam \for_data|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \for_data|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[5] .is_wysiwyg = "true";
defparam \for_data|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \for_data|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[10] .is_wysiwyg = "true";
defparam \for_data|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \for_data|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [13]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[13] .is_wysiwyg = "true";
defparam \for_data|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \for_data|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [14]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[14] .is_wysiwyg = "true";
defparam \for_data|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \for_data|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[18] .is_wysiwyg = "true";
defparam \for_data|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \for_data|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[23] .is_wysiwyg = "true";
defparam \for_data|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \for_data|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[24] .is_wysiwyg = "true";
defparam \for_data|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \for_data|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[25] .is_wysiwyg = "true";
defparam \for_data|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \for_data|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[26] .is_wysiwyg = "true";
defparam \for_data|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \for_data|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[27] .is_wysiwyg = "true";
defparam \for_data|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \the_processor|IR|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[6]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[6] .is_wysiwyg = "true";
defparam \the_processor|IR|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \the_processor|IR|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|IR|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[7] .is_wysiwyg = "true";
defparam \the_processor|IR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneiii_lcell_comb \the_processor|MuxINC_out[1]~1 (
// Equation(s):
// \the_processor|MuxINC_out[1]~1_combout  = (\the_processor|IR|q [7] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [7]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[1]~1 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \the_processor|RA|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[2] .is_wysiwyg = "true";
defparam \the_processor|RA|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneiii_lcell_comb \the_processor|MuxINC_out[2]~2 (
// Equation(s):
// \the_processor|MuxINC_out[2]~2_combout  = ((\the_processor|IR|q [8]) # ((!\the_processor|INC_select~1_combout ) # (!\the_processor|INC_select~0_combout ))) # (!\the_processor|IR|q [1])

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|IR|q [8]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[2]~2 .lut_mask = 16'hDFFF;
defparam \the_processor|MuxINC_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N11
dffeas \the_processor|RA|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[4] .is_wysiwyg = "true";
defparam \the_processor|RA|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneiii_lcell_comb \the_processor|MuxINC_out[4]~4 (
// Equation(s):
// \the_processor|MuxINC_out[4]~4_combout  = (\the_processor|IR|q [10] & (\the_processor|INC_select~1_combout  & (\the_processor|IR|q [1] & \the_processor|INC_select~0_combout )))

	.dataa(\the_processor|IR|q [10]),
	.datab(\the_processor|INC_select~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\the_processor|INC_select~0_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[4]~4 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \the_processor|RA|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[5] .is_wysiwyg = "true";
defparam \the_processor|RA|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \the_processor|IR|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[12]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[12] .is_wysiwyg = "true";
defparam \the_processor|IR|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \the_processor|IR|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[13]~35_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[13] .is_wysiwyg = "true";
defparam \the_processor|IR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneiii_lcell_comb \the_processor|MuxINC_out[7]~7 (
// Equation(s):
// \the_processor|MuxINC_out[7]~7_combout  = (\the_processor|IR|q [1] & (\the_processor|IR|q [13] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|IR|q [13]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[7]~7 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \the_processor|RA|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[8] .is_wysiwyg = "true";
defparam \the_processor|RA|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneiii_lcell_comb \the_processor|MuxINC_out[8]~8 (
// Equation(s):
// \the_processor|MuxINC_out[8]~8_combout  = (\the_processor|IR|q [1] & (\the_processor|IR|q [14] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|IR|q [14]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[8]~8 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \the_processor|IR|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[15]~37_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[15] .is_wysiwyg = "true";
defparam \the_processor|IR|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \the_processor|RA|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[10] .is_wysiwyg = "true";
defparam \the_processor|RA|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \the_processor|RA|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[11] .is_wysiwyg = "true";
defparam \the_processor|RA|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \the_processor|RA|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[12] .is_wysiwyg = "true";
defparam \the_processor|RA|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiii_lcell_comb \the_processor|MuxINC_out[12]~12 (
// Equation(s):
// \the_processor|MuxINC_out[12]~12_combout  = (\the_processor|IR|q [18] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [18]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[12]~12 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \the_processor|IR|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[19]~41_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[19] .is_wysiwyg = "true";
defparam \the_processor|IR|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \the_processor|RA|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RA|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[14] .is_wysiwyg = "true";
defparam \the_processor|RA|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \the_processor|RA|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[15] .is_wysiwyg = "true";
defparam \the_processor|RA|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \the_processor|RA|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|regfile_A_out[24]~24_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[24] .is_wysiwyg = "true";
defparam \the_processor|RA|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \the_processor|RA|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|regfile_A_out[25]~25_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[25] .is_wysiwyg = "true";
defparam \the_processor|RA|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \the_processor|RA|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[26]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[26] .is_wysiwyg = "true";
defparam \the_processor|RA|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \the_processor|RA|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RA|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[27] .is_wysiwyg = "true";
defparam \the_processor|RA|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \the_processor|RA|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[28]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[28] .is_wysiwyg = "true";
defparam \the_processor|RA|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \the_processor|RA|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[29]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[29] .is_wysiwyg = "true";
defparam \the_processor|RA|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \the_processor|RA|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[30]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[30] .is_wysiwyg = "true";
defparam \the_processor|RA|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \the_processor|RA|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[31]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[31] .is_wysiwyg = "true";
defparam \the_processor|RA|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneiii_lcell_comb \write_to_data_location~0 (
// Equation(s):
// \write_to_data_location~0_combout  = (!\the_processor|mem_addr_out[3]~3_combout  & (!\the_processor|mem_addr_out[2]~2_combout  & (\the_processor|mem_addr_out[12]~12_combout  & \the_processor|mem_write~combout )))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\the_processor|mem_addr_out[12]~12_combout ),
	.datad(\the_processor|mem_write~combout ),
	.cin(gnd),
	.combout(\write_to_data_location~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_data_location~0 .lut_mask = 16'h1000;
defparam \write_to_data_location~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \the_processor|IR|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|IR|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[30] .is_wysiwyg = "true";
defparam \the_processor|IR|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \the_processor|r1|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[2] .is_wysiwyg = "true";
defparam \the_processor|r1|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneiii_lcell_comb \the_processor|regfile_A_out[2]~2 (
// Equation(s):
// \the_processor|regfile_A_out[2]~2_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [2]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [2]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[2]~2 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneiii_lcell_comb \the_processor|regfile_A_out[4]~4 (
// Equation(s):
// \the_processor|regfile_A_out[4]~4_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [4]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [4]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[4]~4 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneiii_lcell_comb \the_processor|regfile_A_out[5]~5 (
// Equation(s):
// \the_processor|regfile_A_out[5]~5_combout  = (\the_processor|r1|q [5] & (\the_processor|Equal0~0_combout  & \the_processor|IR|q [27]))

	.dataa(\the_processor|r1|q [5]),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[5]~5 .lut_mask = 16'h8080;
defparam \the_processor|regfile_A_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiii_lcell_comb \the_processor|regfile_A_out[8]~8 (
// Equation(s):
// \the_processor|regfile_A_out[8]~8_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [8]))

	.dataa(\the_processor|Equal0~0_combout ),
	.datab(gnd),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [8]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[8]~8 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiii_lcell_comb \the_processor|regfile_A_out[10]~10 (
// Equation(s):
// \the_processor|regfile_A_out[10]~10_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [10]))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(\the_processor|r1|q [10]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[10]~10 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiii_lcell_comb \the_processor|regfile_A_out[11]~11 (
// Equation(s):
// \the_processor|regfile_A_out[11]~11_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [11] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|r1|q [11]),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[11]~11 .lut_mask = 16'h8080;
defparam \the_processor|regfile_A_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \the_processor|r1|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[12] .is_wysiwyg = "true";
defparam \the_processor|r1|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneiii_lcell_comb \the_processor|regfile_A_out[12]~12 (
// Equation(s):
// \the_processor|regfile_A_out[12]~12_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [12] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|r1|q [12]),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[12]~12 .lut_mask = 16'h8080;
defparam \the_processor|regfile_A_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiii_lcell_comb \the_processor|regfile_A_out[14]~14 (
// Equation(s):
// \the_processor|regfile_A_out[14]~14_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|r1|q [14] & \the_processor|IR|q [27]))

	.dataa(\the_processor|Equal0~0_combout ),
	.datab(\the_processor|r1|q [14]),
	.datac(gnd),
	.datad(\the_processor|IR|q [27]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[14]~14 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneiii_lcell_comb \the_processor|regfile_A_out[15]~15 (
// Equation(s):
// \the_processor|regfile_A_out[15]~15_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [15] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|r1|q [15]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[15]~15 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \the_processor|r1|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[20] .is_wysiwyg = "true";
defparam \the_processor|r1|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \the_processor|r1|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[21] .is_wysiwyg = "true";
defparam \the_processor|r1|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiii_lcell_comb \the_processor|regfile_A_out[24]~24 (
// Equation(s):
// \the_processor|regfile_A_out[24]~24_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|r1|q [24] & \the_processor|IR|q [27]))

	.dataa(\the_processor|Equal0~0_combout ),
	.datab(\the_processor|r1|q [24]),
	.datac(gnd),
	.datad(\the_processor|IR|q [27]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[24]~24 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneiii_lcell_comb \the_processor|regfile_A_out[25]~25 (
// Equation(s):
// \the_processor|regfile_A_out[25]~25_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [25] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|r1|q [25]),
	.datac(gnd),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[25]~25 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneiii_lcell_comb \the_processor|regfile_A_out[26]~26 (
// Equation(s):
// \the_processor|regfile_A_out[26]~26_combout  = (\the_processor|r1|q [26] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\the_processor|r1|q [26]),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[26]~26 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiii_lcell_comb \the_processor|regfile_A_out[27]~27 (
// Equation(s):
// \the_processor|regfile_A_out[27]~27_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|r1|q [27] & \the_processor|IR|q [27]))

	.dataa(\the_processor|Equal0~0_combout ),
	.datab(\the_processor|r1|q [27]),
	.datac(gnd),
	.datad(\the_processor|IR|q [27]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[27]~27 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneiii_lcell_comb \the_processor|regfile_A_out[28]~28 (
// Equation(s):
// \the_processor|regfile_A_out[28]~28_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [28] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|r1|q [28]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[28]~28 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneiii_lcell_comb \the_processor|regfile_A_out[29]~29 (
// Equation(s):
// \the_processor|regfile_A_out[29]~29_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [29]))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(gnd),
	.datad(\the_processor|r1|q [29]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[29]~29 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneiii_lcell_comb \the_processor|regfile_A_out[30]~30 (
// Equation(s):
// \the_processor|regfile_A_out[30]~30_combout  = (\the_processor|r1|q [30] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\the_processor|r1|q [30]),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[30]~30 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneiii_lcell_comb \the_processor|regfile_A_out[31]~31 (
// Equation(s):
// \the_processor|regfile_A_out[31]~31_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [31]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [31]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[31]~31 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \the_processor|IR|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[24]~53_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[24] .is_wysiwyg = "true";
defparam \the_processor|IR|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N7
dffeas \the_processor|RY|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[2] .is_wysiwyg = "true";
defparam \the_processor|RY|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N11
dffeas \the_processor|RY|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[12] .is_wysiwyg = "true";
defparam \the_processor|RY|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \the_processor|RY|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[20] .is_wysiwyg = "true";
defparam \the_processor|RY|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \the_processor|RY|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[21] .is_wysiwyg = "true";
defparam \the_processor|RY|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneiii_lcell_comb \the_processor|MuxY_out~2 (
// Equation(s):
// \the_processor|MuxY_out~2_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & (\data_from_mem[2]~46_combout )) # (!\the_processor|mem_write~1_combout  & ((\the_processor|RZ|q [2]))))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [2]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\data_from_mem[2]~46_combout ),
	.datac(\the_processor|RZ|q [2]),
	.datad(\the_processor|mem_write~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~2 .lut_mask = 16'hD8F0;
defparam \the_processor|MuxY_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneiii_lcell_comb \the_processor|MuxY_out~12 (
// Equation(s):
// \the_processor|MuxY_out~12_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[12]~34_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [12])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [12]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [12]),
	.datad(\data_from_mem[12]~34_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~12 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneiii_lcell_comb \the_processor|MuxY_out~20 (
// Equation(s):
// \the_processor|MuxY_out~20_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[20]~42_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [20])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [20]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [20]),
	.datad(\data_from_mem[20]~42_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~20 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneiii_lcell_comb \the_processor|MuxY_out~21 (
// Equation(s):
// \the_processor|MuxY_out~21_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[21]~43_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [21])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [21]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [21]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[21]~43_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~21 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiii_lcell_comb \for_data|q[1]~feeder (
// Equation(s):
// \for_data|q[1]~feeder_combout  = \the_processor|RM|q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [1]),
	.cin(gnd),
	.combout(\for_data|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[1]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneiii_lcell_comb \for_data|q[3]~feeder (
// Equation(s):
// \for_data|q[3]~feeder_combout  = \the_processor|RM|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [3]),
	.cin(gnd),
	.combout(\for_data|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[3]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneiii_lcell_comb \for_data|q[5]~feeder (
// Equation(s):
// \for_data|q[5]~feeder_combout  = \the_processor|RM|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [5]),
	.cin(gnd),
	.combout(\for_data|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[5]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneiii_lcell_comb \for_data|q[10]~feeder (
// Equation(s):
// \for_data|q[10]~feeder_combout  = \the_processor|RM|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [10]),
	.cin(gnd),
	.combout(\for_data|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[10]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiii_lcell_comb \for_data|q[18]~feeder (
// Equation(s):
// \for_data|q[18]~feeder_combout  = \the_processor|RM|q [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [18]),
	.cin(gnd),
	.combout(\for_data|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[18]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneiii_lcell_comb \for_data|q[23]~feeder (
// Equation(s):
// \for_data|q[23]~feeder_combout  = \the_processor|RM|q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [23]),
	.cin(gnd),
	.combout(\for_data|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[23]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiii_lcell_comb \for_data|q[24]~feeder (
// Equation(s):
// \for_data|q[24]~feeder_combout  = \the_processor|RM|q [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [24]),
	.cin(gnd),
	.combout(\for_data|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[24]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneiii_lcell_comb \for_data|q[25]~feeder (
// Equation(s):
// \for_data|q[25]~feeder_combout  = \the_processor|RM|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [25]),
	.cin(gnd),
	.combout(\for_data|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[25]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneiii_lcell_comb \for_data|q[26]~feeder (
// Equation(s):
// \for_data|q[26]~feeder_combout  = \the_processor|RM|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\the_processor|RM|q [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\for_data|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \for_data|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneiii_lcell_comb \for_data|q[27]~feeder (
// Equation(s):
// \for_data|q[27]~feeder_combout  = \the_processor|RM|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\the_processor|RM|q [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\for_data|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \for_data|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneiii_lcell_comb \the_processor|RA|q[14]~feeder (
// Equation(s):
// \the_processor|RA|q[14]~feeder_combout  = \the_processor|regfile_A_out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|regfile_A_out[14]~14_combout ),
	.cin(gnd),
	.combout(\the_processor|RA|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RA|q[14]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RA|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiii_lcell_comb \the_processor|RA|q[27]~feeder (
// Equation(s):
// \the_processor|RA|q[27]~feeder_combout  = \the_processor|regfile_A_out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|regfile_A_out[27]~27_combout ),
	.cin(gnd),
	.combout(\the_processor|RA|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RA|q[27]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RA|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneiii_lcell_comb \the_processor|r1|q[2]~feeder (
// Equation(s):
// \the_processor|r1|q[2]~feeder_combout  = \the_processor|RY|q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [2]),
	.cin(gnd),
	.combout(\the_processor|r1|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[2]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneiii_lcell_comb \the_processor|r1|q[12]~feeder (
// Equation(s):
// \the_processor|r1|q[12]~feeder_combout  = \the_processor|RY|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [12]),
	.cin(gnd),
	.combout(\the_processor|r1|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[12]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneiii_lcell_comb \the_processor|r1|q[20]~feeder (
// Equation(s):
// \the_processor|r1|q[20]~feeder_combout  = \the_processor|RY|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [20]),
	.cin(gnd),
	.combout(\the_processor|r1|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[20]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneiii_lcell_comb \the_processor|r1|q[21]~feeder (
// Equation(s):
// \the_processor|r1|q[21]~feeder_combout  = \the_processor|RY|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [21]),
	.cin(gnd),
	.combout(\the_processor|r1|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[21]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneiii_lcell_comb \the_processor|IR|q[7]~feeder (
// Equation(s):
// \the_processor|IR|q[7]~feeder_combout  = \data_from_mem[7]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_from_mem[7]~49_combout ),
	.cin(gnd),
	.combout(\the_processor|IR|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|IR|q[7]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|IR|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneiii_lcell_comb \the_processor|IR|q[30]~feeder (
// Equation(s):
// \the_processor|IR|q[30]~feeder_combout  = \data_from_mem[30]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_from_mem[30]~58_combout ),
	.cin(gnd),
	.combout(\the_processor|IR|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|IR|q[30]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|IR|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneiii_io_obuf \ifetch_out~output (
	.i(!\the_processor|T1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ifetch_out~output_o ),
	.obar());
// synopsys translate_off
defparam \ifetch_out~output .bus_hold = "false";
defparam \ifetch_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneiii_io_obuf \mem_addr_out[0]~output (
	.i(\the_processor|mem_addr_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[0]~output .bus_hold = "false";
defparam \mem_addr_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneiii_io_obuf \mem_addr_out[1]~output (
	.i(\the_processor|mem_addr_out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[1]~output .bus_hold = "false";
defparam \mem_addr_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneiii_io_obuf \mem_addr_out[2]~output (
	.i(\the_processor|mem_addr_out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[2]~output .bus_hold = "false";
defparam \mem_addr_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \mem_addr_out[3]~output (
	.i(\the_processor|mem_addr_out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[3]~output .bus_hold = "false";
defparam \mem_addr_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \mem_addr_out[4]~output (
	.i(\the_processor|mem_addr_out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[4]~output .bus_hold = "false";
defparam \mem_addr_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \mem_addr_out[5]~output (
	.i(\the_processor|mem_addr_out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[5]~output .bus_hold = "false";
defparam \mem_addr_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneiii_io_obuf \mem_addr_out[6]~output (
	.i(\the_processor|mem_addr_out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[6]~output .bus_hold = "false";
defparam \mem_addr_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneiii_io_obuf \mem_addr_out[7]~output (
	.i(\the_processor|mem_addr_out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[7]~output .bus_hold = "false";
defparam \mem_addr_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneiii_io_obuf \mem_addr_out[8]~output (
	.i(\the_processor|mem_addr_out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[8]~output .bus_hold = "false";
defparam \mem_addr_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \mem_addr_out[9]~output (
	.i(\the_processor|mem_addr_out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[9]~output .bus_hold = "false";
defparam \mem_addr_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \mem_addr_out[10]~output (
	.i(\the_processor|mem_addr_out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[10]~output .bus_hold = "false";
defparam \mem_addr_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneiii_io_obuf \mem_addr_out[11]~output (
	.i(\the_processor|mem_addr_out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[11]~output .bus_hold = "false";
defparam \mem_addr_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \mem_addr_out[12]~output (
	.i(\the_processor|mem_addr_out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[12]~output .bus_hold = "false";
defparam \mem_addr_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneiii_io_obuf \mem_addr_out[13]~output (
	.i(\the_processor|mem_addr_out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[13]~output .bus_hold = "false";
defparam \mem_addr_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneiii_io_obuf \mem_addr_out[14]~output (
	.i(\the_processor|mem_addr_out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[14]~output .bus_hold = "false";
defparam \mem_addr_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \mem_addr_out[15]~output (
	.i(\the_processor|mem_addr_out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[15]~output .bus_hold = "false";
defparam \mem_addr_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneiii_io_obuf \mem_addr_out[16]~output (
	.i(\the_processor|mem_addr_out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[16]~output .bus_hold = "false";
defparam \mem_addr_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneiii_io_obuf \mem_addr_out[17]~output (
	.i(\the_processor|mem_addr_out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[17]~output .bus_hold = "false";
defparam \mem_addr_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneiii_io_obuf \mem_addr_out[18]~output (
	.i(\the_processor|mem_addr_out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[18]~output .bus_hold = "false";
defparam \mem_addr_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneiii_io_obuf \mem_addr_out[19]~output (
	.i(\the_processor|mem_addr_out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[19]~output .bus_hold = "false";
defparam \mem_addr_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneiii_io_obuf \mem_addr_out[20]~output (
	.i(\the_processor|mem_addr_out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[20]~output .bus_hold = "false";
defparam \mem_addr_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneiii_io_obuf \mem_addr_out[21]~output (
	.i(\the_processor|mem_addr_out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[21]~output .bus_hold = "false";
defparam \mem_addr_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \mem_addr_out[22]~output (
	.i(\the_processor|mem_addr_out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[22]~output .bus_hold = "false";
defparam \mem_addr_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneiii_io_obuf \mem_addr_out[23]~output (
	.i(\the_processor|mem_addr_out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[23]~output .bus_hold = "false";
defparam \mem_addr_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \mem_addr_out[24]~output (
	.i(\the_processor|mem_addr_out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[24]~output .bus_hold = "false";
defparam \mem_addr_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneiii_io_obuf \mem_addr_out[25]~output (
	.i(\the_processor|mem_addr_out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[25]~output .bus_hold = "false";
defparam \mem_addr_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneiii_io_obuf \mem_addr_out[26]~output (
	.i(\the_processor|mem_addr_out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[26]~output .bus_hold = "false";
defparam \mem_addr_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneiii_io_obuf \mem_addr_out[27]~output (
	.i(\the_processor|mem_addr_out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[27]~output .bus_hold = "false";
defparam \mem_addr_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneiii_io_obuf \mem_addr_out[28]~output (
	.i(\the_processor|mem_addr_out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[28]~output .bus_hold = "false";
defparam \mem_addr_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \mem_addr_out[29]~output (
	.i(\the_processor|mem_addr_out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[29]~output .bus_hold = "false";
defparam \mem_addr_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneiii_io_obuf \mem_addr_out[30]~output (
	.i(\the_processor|mem_addr_out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[30]~output .bus_hold = "false";
defparam \mem_addr_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \mem_addr_out[31]~output (
	.i(\the_processor|mem_addr_out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr_out[31]~output .bus_hold = "false";
defparam \mem_addr_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneiii_io_obuf \data_from_procr[0]~output (
	.i(\the_processor|RM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[0]~output .bus_hold = "false";
defparam \data_from_procr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneiii_io_obuf \data_from_procr[1]~output (
	.i(\the_processor|RM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[1]~output .bus_hold = "false";
defparam \data_from_procr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \data_from_procr[2]~output (
	.i(\the_processor|RM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[2]~output .bus_hold = "false";
defparam \data_from_procr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \data_from_procr[3]~output (
	.i(\the_processor|RM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[3]~output .bus_hold = "false";
defparam \data_from_procr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneiii_io_obuf \data_from_procr[4]~output (
	.i(\the_processor|RM|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[4]~output .bus_hold = "false";
defparam \data_from_procr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneiii_io_obuf \data_from_procr[5]~output (
	.i(\the_processor|RM|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[5]~output .bus_hold = "false";
defparam \data_from_procr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \data_from_procr[6]~output (
	.i(\the_processor|RM|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[6]~output .bus_hold = "false";
defparam \data_from_procr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \data_from_procr[7]~output (
	.i(\the_processor|RM|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[7]~output .bus_hold = "false";
defparam \data_from_procr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneiii_io_obuf \data_from_procr[8]~output (
	.i(\the_processor|RM|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[8]~output .bus_hold = "false";
defparam \data_from_procr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \data_from_procr[9]~output (
	.i(\the_processor|RM|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[9]~output .bus_hold = "false";
defparam \data_from_procr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneiii_io_obuf \data_from_procr[10]~output (
	.i(\the_processor|RM|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[10]~output .bus_hold = "false";
defparam \data_from_procr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneiii_io_obuf \data_from_procr[11]~output (
	.i(\the_processor|RM|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[11]~output .bus_hold = "false";
defparam \data_from_procr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneiii_io_obuf \data_from_procr[12]~output (
	.i(\the_processor|RM|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[12]~output .bus_hold = "false";
defparam \data_from_procr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneiii_io_obuf \data_from_procr[13]~output (
	.i(\the_processor|RM|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[13]~output .bus_hold = "false";
defparam \data_from_procr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneiii_io_obuf \data_from_procr[14]~output (
	.i(\the_processor|RM|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[14]~output .bus_hold = "false";
defparam \data_from_procr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneiii_io_obuf \data_from_procr[15]~output (
	.i(\the_processor|RM|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[15]~output .bus_hold = "false";
defparam \data_from_procr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneiii_io_obuf \data_from_procr[16]~output (
	.i(\the_processor|RM|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[16]~output .bus_hold = "false";
defparam \data_from_procr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneiii_io_obuf \data_from_procr[17]~output (
	.i(\the_processor|RM|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[17]~output .bus_hold = "false";
defparam \data_from_procr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneiii_io_obuf \data_from_procr[18]~output (
	.i(\the_processor|RM|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[18]~output .bus_hold = "false";
defparam \data_from_procr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \data_from_procr[19]~output (
	.i(\the_processor|RM|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[19]~output .bus_hold = "false";
defparam \data_from_procr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \data_from_procr[20]~output (
	.i(\the_processor|RM|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[20]~output .bus_hold = "false";
defparam \data_from_procr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \data_from_procr[21]~output (
	.i(\the_processor|RM|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[21]~output .bus_hold = "false";
defparam \data_from_procr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneiii_io_obuf \data_from_procr[22]~output (
	.i(\the_processor|RM|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[22]~output .bus_hold = "false";
defparam \data_from_procr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneiii_io_obuf \data_from_procr[23]~output (
	.i(\the_processor|RM|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[23]~output .bus_hold = "false";
defparam \data_from_procr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneiii_io_obuf \data_from_procr[24]~output (
	.i(\the_processor|RM|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[24]~output .bus_hold = "false";
defparam \data_from_procr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \data_from_procr[25]~output (
	.i(\the_processor|RM|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[25]~output .bus_hold = "false";
defparam \data_from_procr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \data_from_procr[26]~output (
	.i(\the_processor|RM|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[26]~output .bus_hold = "false";
defparam \data_from_procr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \data_from_procr[27]~output (
	.i(\the_processor|RM|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[27]~output .bus_hold = "false";
defparam \data_from_procr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \data_from_procr[28]~output (
	.i(\the_processor|RM|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[28]~output .bus_hold = "false";
defparam \data_from_procr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \data_from_procr[29]~output (
	.i(\the_processor|RM|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[29]~output .bus_hold = "false";
defparam \data_from_procr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneiii_io_obuf \data_from_procr[30]~output (
	.i(\the_processor|RM|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[30]~output .bus_hold = "false";
defparam \data_from_procr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \data_from_procr[31]~output (
	.i(\the_processor|RM|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_from_procr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_from_procr[31]~output .bus_hold = "false";
defparam \data_from_procr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneiii_io_obuf \data_to_procr[0]~output (
	.i(\data_from_mem[0]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[0]~output .bus_hold = "false";
defparam \data_to_procr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneiii_io_obuf \data_to_procr[1]~output (
	.i(\data_from_mem[1]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[1]~output .bus_hold = "false";
defparam \data_to_procr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneiii_io_obuf \data_to_procr[2]~output (
	.i(\data_from_mem[2]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[2]~output .bus_hold = "false";
defparam \data_to_procr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneiii_io_obuf \data_to_procr[3]~output (
	.i(\data_from_mem[3]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[3]~output .bus_hold = "false";
defparam \data_to_procr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \data_to_procr[4]~output (
	.i(\data_from_mem[4]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[4]~output .bus_hold = "false";
defparam \data_to_procr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneiii_io_obuf \data_to_procr[5]~output (
	.i(\data_from_mem[5]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[5]~output .bus_hold = "false";
defparam \data_to_procr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \data_to_procr[6]~output (
	.i(\data_from_mem[6]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[6]~output .bus_hold = "false";
defparam \data_to_procr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneiii_io_obuf \data_to_procr[7]~output (
	.i(\data_from_mem[7]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[7]~output .bus_hold = "false";
defparam \data_to_procr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \data_to_procr[8]~output (
	.i(\data_from_mem[8]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[8]~output .bus_hold = "false";
defparam \data_to_procr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneiii_io_obuf \data_to_procr[9]~output (
	.i(\data_from_mem[9]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[9]~output .bus_hold = "false";
defparam \data_to_procr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneiii_io_obuf \data_to_procr[10]~output (
	.i(\data_from_mem[10]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[10]~output .bus_hold = "false";
defparam \data_to_procr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneiii_io_obuf \data_to_procr[11]~output (
	.i(\data_from_mem[11]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[11]~output .bus_hold = "false";
defparam \data_to_procr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneiii_io_obuf \data_to_procr[12]~output (
	.i(\data_from_mem[12]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[12]~output .bus_hold = "false";
defparam \data_to_procr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneiii_io_obuf \data_to_procr[13]~output (
	.i(\data_from_mem[13]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[13]~output .bus_hold = "false";
defparam \data_to_procr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneiii_io_obuf \data_to_procr[14]~output (
	.i(\data_from_mem[14]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[14]~output .bus_hold = "false";
defparam \data_to_procr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneiii_io_obuf \data_to_procr[15]~output (
	.i(\data_from_mem[15]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[15]~output .bus_hold = "false";
defparam \data_to_procr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneiii_io_obuf \data_to_procr[16]~output (
	.i(\data_from_mem[16]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[16]~output .bus_hold = "false";
defparam \data_to_procr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneiii_io_obuf \data_to_procr[17]~output (
	.i(\data_from_mem[17]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[17]~output .bus_hold = "false";
defparam \data_to_procr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneiii_io_obuf \data_to_procr[18]~output (
	.i(\data_from_mem[18]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[18]~output .bus_hold = "false";
defparam \data_to_procr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneiii_io_obuf \data_to_procr[19]~output (
	.i(\data_from_mem[19]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[19]~output .bus_hold = "false";
defparam \data_to_procr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneiii_io_obuf \data_to_procr[20]~output (
	.i(\data_from_mem[20]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[20]~output .bus_hold = "false";
defparam \data_to_procr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneiii_io_obuf \data_to_procr[21]~output (
	.i(\data_from_mem[21]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[21]~output .bus_hold = "false";
defparam \data_to_procr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneiii_io_obuf \data_to_procr[22]~output (
	.i(\data_from_mem[22]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[22]~output .bus_hold = "false";
defparam \data_to_procr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneiii_io_obuf \data_to_procr[23]~output (
	.i(\data_from_mem[23]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[23]~output .bus_hold = "false";
defparam \data_to_procr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneiii_io_obuf \data_to_procr[24]~output (
	.i(\data_from_mem[24]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[24]~output .bus_hold = "false";
defparam \data_to_procr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneiii_io_obuf \data_to_procr[25]~output (
	.i(\data_from_mem[25]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[25]~output .bus_hold = "false";
defparam \data_to_procr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneiii_io_obuf \data_to_procr[26]~output (
	.i(\data_from_mem[26]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[26]~output .bus_hold = "false";
defparam \data_to_procr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneiii_io_obuf \data_to_procr[27]~output (
	.i(\data_from_mem[27]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[27]~output .bus_hold = "false";
defparam \data_to_procr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneiii_io_obuf \data_to_procr[28]~output (
	.i(\data_from_mem[28]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[28]~output .bus_hold = "false";
defparam \data_to_procr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneiii_io_obuf \data_to_procr[29]~output (
	.i(\data_from_mem[29]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[29]~output .bus_hold = "false";
defparam \data_to_procr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneiii_io_obuf \data_to_procr[30]~output (
	.i(\data_from_mem[30]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[30]~output .bus_hold = "false";
defparam \data_to_procr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneiii_io_obuf \data_to_procr[31]~output (
	.i(\data_from_mem[31]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_to_procr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_to_procr[31]~output .bus_hold = "false";
defparam \data_to_procr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneiii_io_obuf \mem_read~output (
	.i(\the_processor|mem_read~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read~output .bus_hold = "false";
defparam \mem_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneiii_io_obuf \mem_write~output (
	.i(\the_processor|mem_write~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write~output .bus_hold = "false";
defparam \mem_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneiii_lcell_comb \the_processor|T2~0 (
// Equation(s):
// \the_processor|T2~0_combout  = !\the_processor|T1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|T2~0 .lut_mask = 16'h00FF;
defparam \the_processor|T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \the_processor|T2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|T2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|T2 .is_wysiwyg = "true";
defparam \the_processor|T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \the_processor|T3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|T2~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|T3 .is_wysiwyg = "true";
defparam \the_processor|T3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \the_processor|T4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|T3~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|T4 .is_wysiwyg = "true";
defparam \the_processor|T4 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \the_processor|T5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|T4~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|T5 .is_wysiwyg = "true";
defparam \the_processor|T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneiii_lcell_comb \the_processor|T1~0 (
// Equation(s):
// \the_processor|T1~0_combout  = !\the_processor|T5~q 

	.dataa(gnd),
	.datab(\the_processor|T5~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|T1~0 .lut_mask = 16'h3333;
defparam \the_processor|T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \the_processor|T1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|T1~0_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|T1 .is_wysiwyg = "true";
defparam \the_processor|T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneiii_lcell_comb \the_processor|MuxY_out~0 (
// Equation(s):
// \the_processor|MuxY_out~0_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[0]~28_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [0])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [0]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [0]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[0]~28_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~0 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \the_processor|RY|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[0] .is_wysiwyg = "true";
defparam \the_processor|RY|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneiii_lcell_comb \the_processor|r1|q[0]~feeder (
// Equation(s):
// \the_processor|r1|q[0]~feeder_combout  = \the_processor|RY|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [0]),
	.cin(gnd),
	.combout(\the_processor|r1|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[0]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneiii_lcell_comb \the_processor|MuxY_out~8 (
// Equation(s):
// \the_processor|MuxY_out~8_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[8]~50_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [8])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [8]))

	.dataa(\the_processor|RZ|q [8]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[8]~50_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~8 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \the_processor|RY|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[8] .is_wysiwyg = "true";
defparam \the_processor|RY|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \the_processor|r1|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [8]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[8] .is_wysiwyg = "true";
defparam \the_processor|r1|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiii_lcell_comb \the_processor|regfile_B_out[8]~8 (
// Equation(s):
// \the_processor|regfile_B_out[8]~8_combout  = (\the_processor|IR|q [22] & (\the_processor|Equal1~0_combout  & \the_processor|r1|q [8]))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|r1|q [8]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[8]~8 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \the_processor|RB|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[8] .is_wysiwyg = "true";
defparam \the_processor|RB|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiii_lcell_comb \the_processor|RM|q[8]~feeder (
// Equation(s):
// \the_processor|RM|q[8]~feeder_combout  = \the_processor|RB|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [8]),
	.cin(gnd),
	.combout(\the_processor|RM|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[8]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \the_processor|RM|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[8] .is_wysiwyg = "true";
defparam \the_processor|RM|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneiii_lcell_comb \for_data|q[8]~feeder (
// Equation(s):
// \for_data|q[8]~feeder_combout  = \the_processor|RM|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [8]),
	.cin(gnd),
	.combout(\for_data|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[8]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneiii_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (\Equal1~4_combout  & (!\the_processor|mem_addr_out[12]~12_combout  & \Equal1~8_combout ))

	.dataa(gnd),
	.datab(\Equal1~4_combout ),
	.datac(\the_processor|mem_addr_out[12]~12_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h0C00;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneiii_lcell_comb \data_from_mem[4]~30 (
// Equation(s):
// \data_from_mem[4]~30_combout  = (\Equal1~9_combout  & ((!\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (\for_data|q [4]))

	.dataa(\for_data|q [4]),
	.datab(gnd),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[4]~30 .lut_mask = 16'h0FAA;
defparam \data_from_mem[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \the_processor|IR|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[4]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[4] .is_wysiwyg = "true";
defparam \the_processor|IR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneiii_lcell_comb \the_processor|INC_select~1 (
// Equation(s):
// \the_processor|INC_select~1_combout  = (!\the_processor|IR|q [0] & !\the_processor|IR|q [4])

	.dataa(gnd),
	.datab(\the_processor|IR|q [0]),
	.datac(gnd),
	.datad(\the_processor|IR|q [4]),
	.cin(gnd),
	.combout(\the_processor|INC_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|INC_select~1 .lut_mask = 16'h0033;
defparam \the_processor|INC_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneiii_lcell_comb \the_processor|regfile_A_out[22]~22 (
// Equation(s):
// \the_processor|regfile_A_out[22]~22_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [22]))

	.dataa(\the_processor|Equal0~0_combout ),
	.datab(gnd),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[22]~22 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \the_processor|RA|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[22] .is_wysiwyg = "true";
defparam \the_processor|RA|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneiii_lcell_comb \the_processor|regfile_A_out[21]~21 (
// Equation(s):
// \the_processor|regfile_A_out[21]~21_combout  = (\the_processor|r1|q [21] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|r1|q [21]),
	.datab(\the_processor|IR|q [27]),
	.datac(gnd),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[21]~21 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \the_processor|RA|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[21]~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[21] .is_wysiwyg = "true";
defparam \the_processor|RA|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneiii_lcell_comb \the_processor|regfile_A_out[20]~20 (
// Equation(s):
// \the_processor|regfile_A_out[20]~20_combout  = (\the_processor|r1|q [20] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|r1|q [20]),
	.datab(gnd),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[20]~20 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \the_processor|RA|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[20]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[20] .is_wysiwyg = "true";
defparam \the_processor|RA|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneiii_lcell_comb \the_processor|regfile_A_out[19]~19 (
// Equation(s):
// \the_processor|regfile_A_out[19]~19_combout  = (\the_processor|r1|q [19] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|r1|q [19]),
	.datab(\the_processor|IR|q [27]),
	.datac(gnd),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[19]~19 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \the_processor|RA|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[19] .is_wysiwyg = "true";
defparam \the_processor|RA|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneiii_lcell_comb \the_processor|regfile_B_out[20]~20 (
// Equation(s):
// \the_processor|regfile_B_out[20]~20_combout  = (\the_processor|r1|q [20] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(\the_processor|r1|q [20]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[20]~20 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \the_processor|RB|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[20]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[20] .is_wysiwyg = "true";
defparam \the_processor|RB|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneiii_lcell_comb \the_processor|RM|q[20]~feeder (
// Equation(s):
// \the_processor|RM|q[20]~feeder_combout  = \the_processor|RB|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [20]),
	.cin(gnd),
	.combout(\the_processor|RM|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[20]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \the_processor|RM|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[20] .is_wysiwyg = "true";
defparam \the_processor|RM|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiii_lcell_comb \for_data|q[20]~feeder (
// Equation(s):
// \for_data|q[20]~feeder_combout  = \the_processor|RM|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [20]),
	.cin(gnd),
	.combout(\for_data|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[20]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \for_data|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[20] .is_wysiwyg = "true";
defparam \for_data|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneiii_lcell_comb \data_from_mem[20]~42 (
// Equation(s):
// \data_from_mem[20]~42_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [20]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [20]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[20]~42 .lut_mask = 16'h88F0;
defparam \data_from_mem[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \the_processor|IR|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[20]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[20] .is_wysiwyg = "true";
defparam \the_processor|IR|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneiii_lcell_comb \data_from_mem[18]~40 (
// Equation(s):
// \data_from_mem[18]~40_combout  = (\Equal1~9_combout  & (((\the_processor|mem_addr_out[3]~3_combout ) # (!\the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [18]))

	.dataa(\for_data|q [18]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[18]~40 .lut_mask = 16'hCFAA;
defparam \data_from_mem[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \the_processor|IR|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[18]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[18] .is_wysiwyg = "true";
defparam \the_processor|IR|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneiii_lcell_comb \the_processor|MuxY_out~17 (
// Equation(s):
// \the_processor|MuxY_out~17_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[17]~39_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [17])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [17]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [17]),
	.datad(\data_from_mem[17]~39_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~17 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \the_processor|RY|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[17] .is_wysiwyg = "true";
defparam \the_processor|RY|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N9
dffeas \the_processor|r1|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [17]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[17] .is_wysiwyg = "true";
defparam \the_processor|r1|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiii_lcell_comb \the_processor|regfile_B_out[17]~17 (
// Equation(s):
// \the_processor|regfile_B_out[17]~17_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [17] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|r1|q [17]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[17]~17 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \the_processor|RB|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[17]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[17] .is_wysiwyg = "true";
defparam \the_processor|RB|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneiii_lcell_comb \the_processor|RM|q[17]~feeder (
// Equation(s):
// \the_processor|RM|q[17]~feeder_combout  = \the_processor|RB|q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [17]),
	.cin(gnd),
	.combout(\the_processor|RM|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[17]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \the_processor|RM|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[17] .is_wysiwyg = "true";
defparam \the_processor|RM|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiii_lcell_comb \for_data|q[17]~feeder (
// Equation(s):
// \for_data|q[17]~feeder_combout  = \the_processor|RM|q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [17]),
	.cin(gnd),
	.combout(\for_data|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[17]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \for_data|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[17] .is_wysiwyg = "true";
defparam \for_data|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneiii_lcell_comb \data_from_mem[17]~39 (
// Equation(s):
// \data_from_mem[17]~39_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [17]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [17]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[17]~39 .lut_mask = 16'h88F0;
defparam \data_from_mem[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \the_processor|IR|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[17]~39_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[17] .is_wysiwyg = "true";
defparam \the_processor|IR|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiii_lcell_comb \the_processor|regfile_B_out[16]~16 (
// Equation(s):
// \the_processor|regfile_B_out[16]~16_combout  = (\the_processor|r1|q [16] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|r1|q [16]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[16]~16 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \the_processor|RB|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[16]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[16] .is_wysiwyg = "true";
defparam \the_processor|RB|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiii_lcell_comb \the_processor|RM|q[16]~feeder (
// Equation(s):
// \the_processor|RM|q[16]~feeder_combout  = \the_processor|RB|q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [16]),
	.cin(gnd),
	.combout(\the_processor|RM|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[16]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \the_processor|RM|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[16] .is_wysiwyg = "true";
defparam \the_processor|RM|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N27
dffeas \for_data|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [16]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[16] .is_wysiwyg = "true";
defparam \for_data|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneiii_lcell_comb \data_from_mem[16]~38 (
// Equation(s):
// \data_from_mem[16]~38_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [16]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [16]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[16]~38 .lut_mask = 16'h88F0;
defparam \data_from_mem[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \the_processor|IR|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[16]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[16] .is_wysiwyg = "true";
defparam \the_processor|IR|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneiii_lcell_comb \the_processor|regfile_A_out[9]~9 (
// Equation(s):
// \the_processor|regfile_A_out[9]~9_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [9] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|r1|q [9]),
	.datac(gnd),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[9]~9 .lut_mask = 16'h8800;
defparam \the_processor|regfile_A_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneiii_lcell_comb \the_processor|RA|q[9]~feeder (
// Equation(s):
// \the_processor|RA|q[9]~feeder_combout  = \the_processor|regfile_A_out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\the_processor|regfile_A_out[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|RA|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RA|q[9]~feeder .lut_mask = 16'hF0F0;
defparam \the_processor|RA|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \the_processor|RA|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RA|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[9] .is_wysiwyg = "true";
defparam \the_processor|RA|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneiii_lcell_comb \data_from_mem[14]~36 (
// Equation(s):
// \data_from_mem[14]~36_combout  = (\Equal1~9_combout  & (((\the_processor|mem_addr_out[3]~3_combout  & \the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [14]))

	.dataa(\for_data|q [14]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[14]~36 .lut_mask = 16'hC0AA;
defparam \data_from_mem[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \the_processor|IR|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[14]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[14] .is_wysiwyg = "true";
defparam \the_processor|IR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiii_lcell_comb \the_processor|RZ|q[11]~54 (
// Equation(s):
// \the_processor|RZ|q[11]~54_combout  = (\the_processor|RA|q [11] & ((\the_processor|IR|q [17] & (\the_processor|RZ|q[10]~53  & VCC)) # (!\the_processor|IR|q [17] & (!\the_processor|RZ|q[10]~53 )))) # (!\the_processor|RA|q [11] & ((\the_processor|IR|q [17] 
// & (!\the_processor|RZ|q[10]~53 )) # (!\the_processor|IR|q [17] & ((\the_processor|RZ|q[10]~53 ) # (GND)))))
// \the_processor|RZ|q[11]~55  = CARRY((\the_processor|RA|q [11] & (!\the_processor|IR|q [17] & !\the_processor|RZ|q[10]~53 )) # (!\the_processor|RA|q [11] & ((!\the_processor|RZ|q[10]~53 ) # (!\the_processor|IR|q [17]))))

	.dataa(\the_processor|RA|q [11]),
	.datab(\the_processor|IR|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[10]~53 ),
	.combout(\the_processor|RZ|q[11]~54_combout ),
	.cout(\the_processor|RZ|q[11]~55 ));
// synopsys translate_off
defparam \the_processor|RZ|q[11]~54 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \the_processor|RZ|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[11]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[11] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneiii_lcell_comb \the_processor|MuxY_out~11 (
// Equation(s):
// \the_processor|MuxY_out~11_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[11]~33_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [11])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [11]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [11]),
	.datad(\data_from_mem[11]~33_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~11 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \the_processor|RY|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[11] .is_wysiwyg = "true";
defparam \the_processor|RY|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N3
dffeas \the_processor|r1|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [11]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[11] .is_wysiwyg = "true";
defparam \the_processor|r1|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiii_lcell_comb \the_processor|regfile_B_out[11]~11 (
// Equation(s):
// \the_processor|regfile_B_out[11]~11_combout  = (\the_processor|r1|q [11] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|r1|q [11]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[11]~11 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \the_processor|RB|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[11] .is_wysiwyg = "true";
defparam \the_processor|RB|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneiii_lcell_comb \the_processor|RM|q[11]~feeder (
// Equation(s):
// \the_processor|RM|q[11]~feeder_combout  = \the_processor|RB|q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [11]),
	.cin(gnd),
	.combout(\the_processor|RM|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[11]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \the_processor|RM|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[11] .is_wysiwyg = "true";
defparam \the_processor|RM|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneiii_lcell_comb \for_data|q[11]~feeder (
// Equation(s):
// \for_data|q[11]~feeder_combout  = \the_processor|RM|q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [11]),
	.cin(gnd),
	.combout(\for_data|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[11]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N15
dffeas \for_data|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[11] .is_wysiwyg = "true";
defparam \for_data|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneiii_lcell_comb \data_from_mem[11]~33 (
// Equation(s):
// \data_from_mem[11]~33_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [11]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [11]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[11]~33 .lut_mask = 16'h88F0;
defparam \data_from_mem[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \the_processor|IR|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[11]~33_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[11] .is_wysiwyg = "true";
defparam \the_processor|IR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneiii_lcell_comb \data_from_mem[10]~32 (
// Equation(s):
// \data_from_mem[10]~32_combout  = (\Equal1~9_combout  & (((\the_processor|mem_addr_out[3]~3_combout  & \the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [10]))

	.dataa(\for_data|q [10]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[10]~32 .lut_mask = 16'hC0AA;
defparam \data_from_mem[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \the_processor|IR|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[10]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[10] .is_wysiwyg = "true";
defparam \the_processor|IR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneiii_lcell_comb \data_from_mem[3]~47 (
// Equation(s):
// \data_from_mem[3]~47_combout  = (\for_data|q [3] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\for_data|q [3]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[3]~47 .lut_mask = 16'h8AAA;
defparam \data_from_mem[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneiii_lcell_comb \the_processor|MuxY_out~3 (
// Equation(s):
// \the_processor|MuxY_out~3_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[3]~47_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [3])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [3]))

	.dataa(\the_processor|RZ|q [3]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[3]~47_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~3 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \the_processor|RY|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[3] .is_wysiwyg = "true";
defparam \the_processor|RY|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \the_processor|r1|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [3]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[3] .is_wysiwyg = "true";
defparam \the_processor|r1|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiii_lcell_comb \the_processor|regfile_A_out[3]~3 (
// Equation(s):
// \the_processor|regfile_A_out[3]~3_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [3]))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(\the_processor|r1|q [3]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[3]~3 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \the_processor|RA|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[3] .is_wysiwyg = "true";
defparam \the_processor|RA|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiii_lcell_comb \the_processor|RZ|q[0]~32 (
// Equation(s):
// \the_processor|RZ|q[0]~32_combout  = (\the_processor|IR|q [6] & (\the_processor|RA|q [0] $ (VCC))) # (!\the_processor|IR|q [6] & (\the_processor|RA|q [0] & VCC))
// \the_processor|RZ|q[0]~33  = CARRY((\the_processor|IR|q [6] & \the_processor|RA|q [0]))

	.dataa(\the_processor|IR|q [6]),
	.datab(\the_processor|RA|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\the_processor|RZ|q[0]~32_combout ),
	.cout(\the_processor|RZ|q[0]~33 ));
// synopsys translate_off
defparam \the_processor|RZ|q[0]~32 .lut_mask = 16'h6688;
defparam \the_processor|RZ|q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneiii_lcell_comb \the_processor|RZ|q[1]~34 (
// Equation(s):
// \the_processor|RZ|q[1]~34_combout  = (\the_processor|IR|q [7] & ((\the_processor|RA|q [1] & (\the_processor|RZ|q[0]~33  & VCC)) # (!\the_processor|RA|q [1] & (!\the_processor|RZ|q[0]~33 )))) # (!\the_processor|IR|q [7] & ((\the_processor|RA|q [1] & 
// (!\the_processor|RZ|q[0]~33 )) # (!\the_processor|RA|q [1] & ((\the_processor|RZ|q[0]~33 ) # (GND)))))
// \the_processor|RZ|q[1]~35  = CARRY((\the_processor|IR|q [7] & (!\the_processor|RA|q [1] & !\the_processor|RZ|q[0]~33 )) # (!\the_processor|IR|q [7] & ((!\the_processor|RZ|q[0]~33 ) # (!\the_processor|RA|q [1]))))

	.dataa(\the_processor|IR|q [7]),
	.datab(\the_processor|RA|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[0]~33 ),
	.combout(\the_processor|RZ|q[1]~34_combout ),
	.cout(\the_processor|RZ|q[1]~35 ));
// synopsys translate_off
defparam \the_processor|RZ|q[1]~34 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y24_N3
dffeas \the_processor|RZ|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[1]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[1] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneiii_lcell_comb \the_processor|MuxY_out~1 (
// Equation(s):
// \the_processor|MuxY_out~1_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[1]~29_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [1])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [1]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [1]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[1]~29_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~1 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N13
dffeas \the_processor|RY|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[1] .is_wysiwyg = "true";
defparam \the_processor|RY|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneiii_lcell_comb \the_processor|r1|q[1]~feeder (
// Equation(s):
// \the_processor|r1|q[1]~feeder_combout  = \the_processor|RY|q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [1]),
	.cin(gnd),
	.combout(\the_processor|r1|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[1]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N15
dffeas \the_processor|r1|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[1] .is_wysiwyg = "true";
defparam \the_processor|r1|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneiii_lcell_comb \the_processor|regfile_A_out[1]~1 (
// Equation(s):
// \the_processor|regfile_A_out[1]~1_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [1]))

	.dataa(gnd),
	.datab(\the_processor|IR|q [27]),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(\the_processor|r1|q [1]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[1]~1 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \the_processor|RA|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[1] .is_wysiwyg = "true";
defparam \the_processor|RA|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneiii_lcell_comb \the_processor|RZ|q[2]~36 (
// Equation(s):
// \the_processor|RZ|q[2]~36_combout  = ((\the_processor|RA|q [2] $ (\the_processor|IR|q [8] $ (!\the_processor|RZ|q[1]~35 )))) # (GND)
// \the_processor|RZ|q[2]~37  = CARRY((\the_processor|RA|q [2] & ((\the_processor|IR|q [8]) # (!\the_processor|RZ|q[1]~35 ))) # (!\the_processor|RA|q [2] & (\the_processor|IR|q [8] & !\the_processor|RZ|q[1]~35 )))

	.dataa(\the_processor|RA|q [2]),
	.datab(\the_processor|IR|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[1]~35 ),
	.combout(\the_processor|RZ|q[2]~36_combout ),
	.cout(\the_processor|RZ|q[2]~37 ));
// synopsys translate_off
defparam \the_processor|RZ|q[2]~36 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiii_lcell_comb \the_processor|RZ|q[3]~38 (
// Equation(s):
// \the_processor|RZ|q[3]~38_combout  = (\the_processor|IR|q [9] & ((\the_processor|RA|q [3] & (\the_processor|RZ|q[2]~37  & VCC)) # (!\the_processor|RA|q [3] & (!\the_processor|RZ|q[2]~37 )))) # (!\the_processor|IR|q [9] & ((\the_processor|RA|q [3] & 
// (!\the_processor|RZ|q[2]~37 )) # (!\the_processor|RA|q [3] & ((\the_processor|RZ|q[2]~37 ) # (GND)))))
// \the_processor|RZ|q[3]~39  = CARRY((\the_processor|IR|q [9] & (!\the_processor|RA|q [3] & !\the_processor|RZ|q[2]~37 )) # (!\the_processor|IR|q [9] & ((!\the_processor|RZ|q[2]~37 ) # (!\the_processor|RA|q [3]))))

	.dataa(\the_processor|IR|q [9]),
	.datab(\the_processor|RA|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[2]~37 ),
	.combout(\the_processor|RZ|q[3]~38_combout ),
	.cout(\the_processor|RZ|q[3]~39 ));
// synopsys translate_off
defparam \the_processor|RZ|q[3]~38 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneiii_lcell_comb \the_processor|RZ|q[4]~40 (
// Equation(s):
// \the_processor|RZ|q[4]~40_combout  = ((\the_processor|RA|q [4] $ (\the_processor|IR|q [10] $ (!\the_processor|RZ|q[3]~39 )))) # (GND)
// \the_processor|RZ|q[4]~41  = CARRY((\the_processor|RA|q [4] & ((\the_processor|IR|q [10]) # (!\the_processor|RZ|q[3]~39 ))) # (!\the_processor|RA|q [4] & (\the_processor|IR|q [10] & !\the_processor|RZ|q[3]~39 )))

	.dataa(\the_processor|RA|q [4]),
	.datab(\the_processor|IR|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[3]~39 ),
	.combout(\the_processor|RZ|q[4]~40_combout ),
	.cout(\the_processor|RZ|q[4]~41 ));
// synopsys translate_off
defparam \the_processor|RZ|q[4]~40 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiii_lcell_comb \the_processor|RZ|q[5]~42 (
// Equation(s):
// \the_processor|RZ|q[5]~42_combout  = (\the_processor|RA|q [5] & ((\the_processor|IR|q [11] & (\the_processor|RZ|q[4]~41  & VCC)) # (!\the_processor|IR|q [11] & (!\the_processor|RZ|q[4]~41 )))) # (!\the_processor|RA|q [5] & ((\the_processor|IR|q [11] & 
// (!\the_processor|RZ|q[4]~41 )) # (!\the_processor|IR|q [11] & ((\the_processor|RZ|q[4]~41 ) # (GND)))))
// \the_processor|RZ|q[5]~43  = CARRY((\the_processor|RA|q [5] & (!\the_processor|IR|q [11] & !\the_processor|RZ|q[4]~41 )) # (!\the_processor|RA|q [5] & ((!\the_processor|RZ|q[4]~41 ) # (!\the_processor|IR|q [11]))))

	.dataa(\the_processor|RA|q [5]),
	.datab(\the_processor|IR|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[4]~41 ),
	.combout(\the_processor|RZ|q[5]~42_combout ),
	.cout(\the_processor|RZ|q[5]~43 ));
// synopsys translate_off
defparam \the_processor|RZ|q[5]~42 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiii_lcell_comb \the_processor|RZ|q[6]~44 (
// Equation(s):
// \the_processor|RZ|q[6]~44_combout  = ((\the_processor|IR|q [12] $ (\the_processor|RA|q [6] $ (!\the_processor|RZ|q[5]~43 )))) # (GND)
// \the_processor|RZ|q[6]~45  = CARRY((\the_processor|IR|q [12] & ((\the_processor|RA|q [6]) # (!\the_processor|RZ|q[5]~43 ))) # (!\the_processor|IR|q [12] & (\the_processor|RA|q [6] & !\the_processor|RZ|q[5]~43 )))

	.dataa(\the_processor|IR|q [12]),
	.datab(\the_processor|RA|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[5]~43 ),
	.combout(\the_processor|RZ|q[6]~44_combout ),
	.cout(\the_processor|RZ|q[6]~45 ));
// synopsys translate_off
defparam \the_processor|RZ|q[6]~44 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \the_processor|RZ|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[6] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneiii_lcell_comb \the_processor|regfile_B_out[6]~6 (
// Equation(s):
// \the_processor|regfile_B_out[6]~6_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [6] & \the_processor|IR|q [22]))

	.dataa(\the_processor|Equal1~0_combout ),
	.datab(gnd),
	.datac(\the_processor|r1|q [6]),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[6]~6 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \the_processor|RB|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[6] .is_wysiwyg = "true";
defparam \the_processor|RB|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \the_processor|RM|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [6]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[6] .is_wysiwyg = "true";
defparam \the_processor|RM|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneiii_lcell_comb \for_data|q[6]~feeder (
// Equation(s):
// \for_data|q[6]~feeder_combout  = \the_processor|RM|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [6]),
	.cin(gnd),
	.combout(\for_data|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[6]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \for_data|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[6] .is_wysiwyg = "true";
defparam \for_data|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneiii_lcell_comb \data_from_mem[6]~31 (
// Equation(s):
// \data_from_mem[6]~31_combout  = (\Equal1~9_combout  & (!\the_processor|mem_addr_out[3]~3_combout  & ((\the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (((\for_data|q [6]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\for_data|q [6]),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[6]~31 .lut_mask = 16'h50CC;
defparam \data_from_mem[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneiii_lcell_comb \the_processor|MuxY_out~6 (
// Equation(s):
// \the_processor|MuxY_out~6_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[6]~31_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [6])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [6]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [6]),
	.datac(\data_from_mem[6]~31_combout ),
	.datad(\the_processor|IR|q [1]),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~6 .lut_mask = 16'hE4CC;
defparam \the_processor|MuxY_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \the_processor|RY|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[6] .is_wysiwyg = "true";
defparam \the_processor|RY|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneiii_lcell_comb \the_processor|r1|q[6]~feeder (
// Equation(s):
// \the_processor|r1|q[6]~feeder_combout  = \the_processor|RY|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [6]),
	.cin(gnd),
	.combout(\the_processor|r1|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[6]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \the_processor|r1|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[6] .is_wysiwyg = "true";
defparam \the_processor|r1|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneiii_lcell_comb \the_processor|regfile_A_out[6]~6 (
// Equation(s):
// \the_processor|regfile_A_out[6]~6_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [6]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [6]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[6]~6 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N23
dffeas \the_processor|RA|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[6] .is_wysiwyg = "true";
defparam \the_processor|RA|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneiii_lcell_comb \the_processor|RZ|q[7]~46 (
// Equation(s):
// \the_processor|RZ|q[7]~46_combout  = (\the_processor|IR|q [13] & ((\the_processor|RA|q [7] & (\the_processor|RZ|q[6]~45  & VCC)) # (!\the_processor|RA|q [7] & (!\the_processor|RZ|q[6]~45 )))) # (!\the_processor|IR|q [13] & ((\the_processor|RA|q [7] & 
// (!\the_processor|RZ|q[6]~45 )) # (!\the_processor|RA|q [7] & ((\the_processor|RZ|q[6]~45 ) # (GND)))))
// \the_processor|RZ|q[7]~47  = CARRY((\the_processor|IR|q [13] & (!\the_processor|RA|q [7] & !\the_processor|RZ|q[6]~45 )) # (!\the_processor|IR|q [13] & ((!\the_processor|RZ|q[6]~45 ) # (!\the_processor|RA|q [7]))))

	.dataa(\the_processor|IR|q [13]),
	.datab(\the_processor|RA|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[6]~45 ),
	.combout(\the_processor|RZ|q[7]~46_combout ),
	.cout(\the_processor|RZ|q[7]~47 ));
// synopsys translate_off
defparam \the_processor|RZ|q[7]~46 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \the_processor|RZ|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[7]~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[7] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiii_lcell_comb \the_processor|regfile_B_out[7]~7 (
// Equation(s):
// \the_processor|regfile_B_out[7]~7_combout  = (\the_processor|r1|q [7] & (\the_processor|IR|q [22] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|r1|q [7]),
	.datab(\the_processor|IR|q [22]),
	.datac(gnd),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[7]~7 .lut_mask = 16'h8800;
defparam \the_processor|regfile_B_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \the_processor|RB|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[7] .is_wysiwyg = "true";
defparam \the_processor|RB|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiii_lcell_comb \the_processor|RM|q[7]~feeder (
// Equation(s):
// \the_processor|RM|q[7]~feeder_combout  = \the_processor|RB|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [7]),
	.cin(gnd),
	.combout(\the_processor|RM|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[7]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \the_processor|RM|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[7] .is_wysiwyg = "true";
defparam \the_processor|RM|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \for_data|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [7]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[7] .is_wysiwyg = "true";
defparam \for_data|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneiii_lcell_comb \data_from_mem[7]~49 (
// Equation(s):
// \data_from_mem[7]~49_combout  = (\for_data|q [7] & (((\the_processor|mem_addr_out[12]~12_combout ) # (!\Equal1~4_combout )) # (!\Equal1~8_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\for_data|q [7]),
	.datac(\the_processor|mem_addr_out[12]~12_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[7]~49 .lut_mask = 16'hC4CC;
defparam \data_from_mem[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneiii_lcell_comb \the_processor|MuxY_out~7 (
// Equation(s):
// \the_processor|MuxY_out~7_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[7]~49_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [7])))) # (!\the_processor|IR|q [1] & 
// (\the_processor|RZ|q [7]))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|RZ|q [7]),
	.datac(\the_processor|mem_write~1_combout ),
	.datad(\data_from_mem[7]~49_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~7 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \the_processor|RY|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[7] .is_wysiwyg = "true";
defparam \the_processor|RY|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneiii_lcell_comb \the_processor|r1|q[7]~feeder (
// Equation(s):
// \the_processor|r1|q[7]~feeder_combout  = \the_processor|RY|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [7]),
	.cin(gnd),
	.combout(\the_processor|r1|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[7]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \the_processor|r1|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[7] .is_wysiwyg = "true";
defparam \the_processor|r1|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneiii_lcell_comb \the_processor|regfile_A_out[7]~7 (
// Equation(s):
// \the_processor|regfile_A_out[7]~7_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [7]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [7]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[7]~7 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \the_processor|RA|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[7] .is_wysiwyg = "true";
defparam \the_processor|RA|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiii_lcell_comb \the_processor|RZ|q[8]~48 (
// Equation(s):
// \the_processor|RZ|q[8]~48_combout  = ((\the_processor|RA|q [8] $ (\the_processor|IR|q [14] $ (!\the_processor|RZ|q[7]~47 )))) # (GND)
// \the_processor|RZ|q[8]~49  = CARRY((\the_processor|RA|q [8] & ((\the_processor|IR|q [14]) # (!\the_processor|RZ|q[7]~47 ))) # (!\the_processor|RA|q [8] & (\the_processor|IR|q [14] & !\the_processor|RZ|q[7]~47 )))

	.dataa(\the_processor|RA|q [8]),
	.datab(\the_processor|IR|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[7]~47 ),
	.combout(\the_processor|RZ|q[8]~48_combout ),
	.cout(\the_processor|RZ|q[8]~49 ));
// synopsys translate_off
defparam \the_processor|RZ|q[8]~48 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiii_lcell_comb \the_processor|RZ|q[9]~50 (
// Equation(s):
// \the_processor|RZ|q[9]~50_combout  = (\the_processor|IR|q [15] & ((\the_processor|RA|q [9] & (\the_processor|RZ|q[8]~49  & VCC)) # (!\the_processor|RA|q [9] & (!\the_processor|RZ|q[8]~49 )))) # (!\the_processor|IR|q [15] & ((\the_processor|RA|q [9] & 
// (!\the_processor|RZ|q[8]~49 )) # (!\the_processor|RA|q [9] & ((\the_processor|RZ|q[8]~49 ) # (GND)))))
// \the_processor|RZ|q[9]~51  = CARRY((\the_processor|IR|q [15] & (!\the_processor|RA|q [9] & !\the_processor|RZ|q[8]~49 )) # (!\the_processor|IR|q [15] & ((!\the_processor|RZ|q[8]~49 ) # (!\the_processor|RA|q [9]))))

	.dataa(\the_processor|IR|q [15]),
	.datab(\the_processor|RA|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[8]~49 ),
	.combout(\the_processor|RZ|q[9]~50_combout ),
	.cout(\the_processor|RZ|q[9]~51 ));
// synopsys translate_off
defparam \the_processor|RZ|q[9]~50 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiii_lcell_comb \the_processor|RZ|q[10]~52 (
// Equation(s):
// \the_processor|RZ|q[10]~52_combout  = ((\the_processor|RA|q [10] $ (\the_processor|IR|q [16] $ (!\the_processor|RZ|q[9]~51 )))) # (GND)
// \the_processor|RZ|q[10]~53  = CARRY((\the_processor|RA|q [10] & ((\the_processor|IR|q [16]) # (!\the_processor|RZ|q[9]~51 ))) # (!\the_processor|RA|q [10] & (\the_processor|IR|q [16] & !\the_processor|RZ|q[9]~51 )))

	.dataa(\the_processor|RA|q [10]),
	.datab(\the_processor|IR|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[9]~51 ),
	.combout(\the_processor|RZ|q[10]~52_combout ),
	.cout(\the_processor|RZ|q[10]~53 ));
// synopsys translate_off
defparam \the_processor|RZ|q[10]~52 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiii_lcell_comb \the_processor|RZ|q[12]~56 (
// Equation(s):
// \the_processor|RZ|q[12]~56_combout  = ((\the_processor|RA|q [12] $ (\the_processor|IR|q [18] $ (!\the_processor|RZ|q[11]~55 )))) # (GND)
// \the_processor|RZ|q[12]~57  = CARRY((\the_processor|RA|q [12] & ((\the_processor|IR|q [18]) # (!\the_processor|RZ|q[11]~55 ))) # (!\the_processor|RA|q [12] & (\the_processor|IR|q [18] & !\the_processor|RZ|q[11]~55 )))

	.dataa(\the_processor|RA|q [12]),
	.datab(\the_processor|IR|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[11]~55 ),
	.combout(\the_processor|RZ|q[12]~56_combout ),
	.cout(\the_processor|RZ|q[12]~57 ));
// synopsys translate_off
defparam \the_processor|RZ|q[12]~56 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiii_lcell_comb \the_processor|RZ|q[13]~58 (
// Equation(s):
// \the_processor|RZ|q[13]~58_combout  = (\the_processor|IR|q [19] & ((\the_processor|RA|q [13] & (\the_processor|RZ|q[12]~57  & VCC)) # (!\the_processor|RA|q [13] & (!\the_processor|RZ|q[12]~57 )))) # (!\the_processor|IR|q [19] & ((\the_processor|RA|q [13] 
// & (!\the_processor|RZ|q[12]~57 )) # (!\the_processor|RA|q [13] & ((\the_processor|RZ|q[12]~57 ) # (GND)))))
// \the_processor|RZ|q[13]~59  = CARRY((\the_processor|IR|q [19] & (!\the_processor|RA|q [13] & !\the_processor|RZ|q[12]~57 )) # (!\the_processor|IR|q [19] & ((!\the_processor|RZ|q[12]~57 ) # (!\the_processor|RA|q [13]))))

	.dataa(\the_processor|IR|q [19]),
	.datab(\the_processor|RA|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[12]~57 ),
	.combout(\the_processor|RZ|q[13]~58_combout ),
	.cout(\the_processor|RZ|q[13]~59 ));
// synopsys translate_off
defparam \the_processor|RZ|q[13]~58 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \the_processor|RZ|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[13]~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[13] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneiii_lcell_comb \data_from_mem[13]~35 (
// Equation(s):
// \data_from_mem[13]~35_combout  = (\Equal1~9_combout  & (((\the_processor|mem_addr_out[3]~3_combout  & \the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [13]))

	.dataa(\for_data|q [13]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[13]~35 .lut_mask = 16'hC0AA;
defparam \data_from_mem[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneiii_lcell_comb \the_processor|MuxY_out~13 (
// Equation(s):
// \the_processor|MuxY_out~13_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[13]~35_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [13])))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [13]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|RZ|q [13]),
	.datad(\data_from_mem[13]~35_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~13 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \the_processor|RY|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[13] .is_wysiwyg = "true";
defparam \the_processor|RY|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneiii_lcell_comb \the_processor|r1|q[13]~feeder (
// Equation(s):
// \the_processor|r1|q[13]~feeder_combout  = \the_processor|RY|q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [13]),
	.cin(gnd),
	.combout(\the_processor|r1|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[13]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \the_processor|r1|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[13] .is_wysiwyg = "true";
defparam \the_processor|r1|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiii_lcell_comb \the_processor|regfile_A_out[13]~13 (
// Equation(s):
// \the_processor|regfile_A_out[13]~13_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [13]))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(\the_processor|r1|q [13]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[13]~13 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \the_processor|RA|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[13] .is_wysiwyg = "true";
defparam \the_processor|RA|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneiii_lcell_comb \the_processor|RZ|q[14]~60 (
// Equation(s):
// \the_processor|RZ|q[14]~60_combout  = ((\the_processor|RA|q [14] $ (\the_processor|IR|q [20] $ (!\the_processor|RZ|q[13]~59 )))) # (GND)
// \the_processor|RZ|q[14]~61  = CARRY((\the_processor|RA|q [14] & ((\the_processor|IR|q [20]) # (!\the_processor|RZ|q[13]~59 ))) # (!\the_processor|RA|q [14] & (\the_processor|IR|q [20] & !\the_processor|RZ|q[13]~59 )))

	.dataa(\the_processor|RA|q [14]),
	.datab(\the_processor|IR|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[13]~59 ),
	.combout(\the_processor|RZ|q[14]~60_combout ),
	.cout(\the_processor|RZ|q[14]~61 ));
// synopsys translate_off
defparam \the_processor|RZ|q[14]~60 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneiii_lcell_comb \the_processor|RZ|q[15]~62 (
// Equation(s):
// \the_processor|RZ|q[15]~62_combout  = (\the_processor|RA|q [15] & ((\the_processor|IR|q [21] & (\the_processor|RZ|q[14]~61  & VCC)) # (!\the_processor|IR|q [21] & (!\the_processor|RZ|q[14]~61 )))) # (!\the_processor|RA|q [15] & ((\the_processor|IR|q [21] 
// & (!\the_processor|RZ|q[14]~61 )) # (!\the_processor|IR|q [21] & ((\the_processor|RZ|q[14]~61 ) # (GND)))))
// \the_processor|RZ|q[15]~63  = CARRY((\the_processor|RA|q [15] & (!\the_processor|IR|q [21] & !\the_processor|RZ|q[14]~61 )) # (!\the_processor|RA|q [15] & ((!\the_processor|RZ|q[14]~61 ) # (!\the_processor|IR|q [21]))))

	.dataa(\the_processor|RA|q [15]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[14]~61 ),
	.combout(\the_processor|RZ|q[15]~62_combout ),
	.cout(\the_processor|RZ|q[15]~63 ));
// synopsys translate_off
defparam \the_processor|RZ|q[15]~62 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiii_lcell_comb \the_processor|RZ|q[16]~64 (
// Equation(s):
// \the_processor|RZ|q[16]~64_combout  = ((\the_processor|IR|q [21] $ (\the_processor|RA|q [16] $ (!\the_processor|RZ|q[15]~63 )))) # (GND)
// \the_processor|RZ|q[16]~65  = CARRY((\the_processor|IR|q [21] & ((\the_processor|RA|q [16]) # (!\the_processor|RZ|q[15]~63 ))) # (!\the_processor|IR|q [21] & (\the_processor|RA|q [16] & !\the_processor|RZ|q[15]~63 )))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[15]~63 ),
	.combout(\the_processor|RZ|q[16]~64_combout ),
	.cout(\the_processor|RZ|q[16]~65 ));
// synopsys translate_off
defparam \the_processor|RZ|q[16]~64 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \the_processor|RZ|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[16]~64_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[16] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneiii_lcell_comb \the_processor|MuxY_out~16 (
// Equation(s):
// \the_processor|MuxY_out~16_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[16]~38_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [16])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [16]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [16]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[16]~38_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~16 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \the_processor|RY|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[16] .is_wysiwyg = "true";
defparam \the_processor|RY|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneiii_lcell_comb \the_processor|r1|q[16]~feeder (
// Equation(s):
// \the_processor|r1|q[16]~feeder_combout  = \the_processor|RY|q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [16]),
	.cin(gnd),
	.combout(\the_processor|r1|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[16]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \the_processor|r1|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[16] .is_wysiwyg = "true";
defparam \the_processor|r1|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneiii_lcell_comb \the_processor|regfile_A_out[16]~16 (
// Equation(s):
// \the_processor|regfile_A_out[16]~16_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [16] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|IR|q [27]),
	.datab(\the_processor|r1|q [16]),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[16]~16 .lut_mask = 16'h8080;
defparam \the_processor|regfile_A_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \the_processor|RA|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[16]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[16] .is_wysiwyg = "true";
defparam \the_processor|RA|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneiii_lcell_comb \the_processor|RZ|q[17]~66 (
// Equation(s):
// \the_processor|RZ|q[17]~66_combout  = (\the_processor|IR|q [21] & ((\the_processor|RA|q [17] & (\the_processor|RZ|q[16]~65  & VCC)) # (!\the_processor|RA|q [17] & (!\the_processor|RZ|q[16]~65 )))) # (!\the_processor|IR|q [21] & ((\the_processor|RA|q [17] 
// & (!\the_processor|RZ|q[16]~65 )) # (!\the_processor|RA|q [17] & ((\the_processor|RZ|q[16]~65 ) # (GND)))))
// \the_processor|RZ|q[17]~67  = CARRY((\the_processor|IR|q [21] & (!\the_processor|RA|q [17] & !\the_processor|RZ|q[16]~65 )) # (!\the_processor|IR|q [21] & ((!\the_processor|RZ|q[16]~65 ) # (!\the_processor|RA|q [17]))))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[16]~65 ),
	.combout(\the_processor|RZ|q[17]~66_combout ),
	.cout(\the_processor|RZ|q[17]~67 ));
// synopsys translate_off
defparam \the_processor|RZ|q[17]~66 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiii_lcell_comb \the_processor|RZ|q[18]~68 (
// Equation(s):
// \the_processor|RZ|q[18]~68_combout  = ((\the_processor|IR|q [21] $ (\the_processor|RA|q [18] $ (!\the_processor|RZ|q[17]~67 )))) # (GND)
// \the_processor|RZ|q[18]~69  = CARRY((\the_processor|IR|q [21] & ((\the_processor|RA|q [18]) # (!\the_processor|RZ|q[17]~67 ))) # (!\the_processor|IR|q [21] & (\the_processor|RA|q [18] & !\the_processor|RZ|q[17]~67 )))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[17]~67 ),
	.combout(\the_processor|RZ|q[18]~68_combout ),
	.cout(\the_processor|RZ|q[18]~69 ));
// synopsys translate_off
defparam \the_processor|RZ|q[18]~68 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \the_processor|RZ|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[18]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[18] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneiii_lcell_comb \the_processor|MuxY_out~18 (
// Equation(s):
// \the_processor|MuxY_out~18_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[18]~40_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [18])))) # (!\the_processor|IR|q [1] & 
// (\the_processor|RZ|q [18]))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|RZ|q [18]),
	.datac(\the_processor|mem_write~1_combout ),
	.datad(\data_from_mem[18]~40_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~18 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \the_processor|RY|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[18] .is_wysiwyg = "true";
defparam \the_processor|RY|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneiii_lcell_comb \the_processor|r1|q[18]~feeder (
// Equation(s):
// \the_processor|r1|q[18]~feeder_combout  = \the_processor|RY|q [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [18]),
	.cin(gnd),
	.combout(\the_processor|r1|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[18]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \the_processor|r1|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[18] .is_wysiwyg = "true";
defparam \the_processor|r1|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiii_lcell_comb \the_processor|regfile_A_out[18]~18 (
// Equation(s):
// \the_processor|regfile_A_out[18]~18_combout  = (\the_processor|IR|q [27] & (\the_processor|Equal0~0_combout  & \the_processor|r1|q [18]))

	.dataa(\the_processor|IR|q [27]),
	.datab(gnd),
	.datac(\the_processor|Equal0~0_combout ),
	.datad(\the_processor|r1|q [18]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[18]~18 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \the_processor|RA|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[18]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[18] .is_wysiwyg = "true";
defparam \the_processor|RA|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneiii_lcell_comb \the_processor|RZ|q[19]~70 (
// Equation(s):
// \the_processor|RZ|q[19]~70_combout  = (\the_processor|IR|q [21] & ((\the_processor|RA|q [19] & (\the_processor|RZ|q[18]~69  & VCC)) # (!\the_processor|RA|q [19] & (!\the_processor|RZ|q[18]~69 )))) # (!\the_processor|IR|q [21] & ((\the_processor|RA|q [19] 
// & (!\the_processor|RZ|q[18]~69 )) # (!\the_processor|RA|q [19] & ((\the_processor|RZ|q[18]~69 ) # (GND)))))
// \the_processor|RZ|q[19]~71  = CARRY((\the_processor|IR|q [21] & (!\the_processor|RA|q [19] & !\the_processor|RZ|q[18]~69 )) # (!\the_processor|IR|q [21] & ((!\the_processor|RZ|q[18]~69 ) # (!\the_processor|RA|q [19]))))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[18]~69 ),
	.combout(\the_processor|RZ|q[19]~70_combout ),
	.cout(\the_processor|RZ|q[19]~71 ));
// synopsys translate_off
defparam \the_processor|RZ|q[19]~70 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneiii_lcell_comb \the_processor|RZ|q[20]~72 (
// Equation(s):
// \the_processor|RZ|q[20]~72_combout  = ((\the_processor|IR|q [21] $ (\the_processor|RA|q [20] $ (!\the_processor|RZ|q[19]~71 )))) # (GND)
// \the_processor|RZ|q[20]~73  = CARRY((\the_processor|IR|q [21] & ((\the_processor|RA|q [20]) # (!\the_processor|RZ|q[19]~71 ))) # (!\the_processor|IR|q [21] & (\the_processor|RA|q [20] & !\the_processor|RZ|q[19]~71 )))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[19]~71 ),
	.combout(\the_processor|RZ|q[20]~72_combout ),
	.cout(\the_processor|RZ|q[20]~73 ));
// synopsys translate_off
defparam \the_processor|RZ|q[20]~72 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneiii_lcell_comb \the_processor|RZ|q[21]~74 (
// Equation(s):
// \the_processor|RZ|q[21]~74_combout  = (\the_processor|IR|q [21] & ((\the_processor|RA|q [21] & (\the_processor|RZ|q[20]~73  & VCC)) # (!\the_processor|RA|q [21] & (!\the_processor|RZ|q[20]~73 )))) # (!\the_processor|IR|q [21] & ((\the_processor|RA|q [21] 
// & (!\the_processor|RZ|q[20]~73 )) # (!\the_processor|RA|q [21] & ((\the_processor|RZ|q[20]~73 ) # (GND)))))
// \the_processor|RZ|q[21]~75  = CARRY((\the_processor|IR|q [21] & (!\the_processor|RA|q [21] & !\the_processor|RZ|q[20]~73 )) # (!\the_processor|IR|q [21] & ((!\the_processor|RZ|q[20]~73 ) # (!\the_processor|RA|q [21]))))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[20]~73 ),
	.combout(\the_processor|RZ|q[21]~74_combout ),
	.cout(\the_processor|RZ|q[21]~75 ));
// synopsys translate_off
defparam \the_processor|RZ|q[21]~74 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiii_lcell_comb \the_processor|RZ|q[22]~76 (
// Equation(s):
// \the_processor|RZ|q[22]~76_combout  = ((\the_processor|IR|q [21] $ (\the_processor|RA|q [22] $ (!\the_processor|RZ|q[21]~75 )))) # (GND)
// \the_processor|RZ|q[22]~77  = CARRY((\the_processor|IR|q [21] & ((\the_processor|RA|q [22]) # (!\the_processor|RZ|q[21]~75 ))) # (!\the_processor|IR|q [21] & (\the_processor|RA|q [22] & !\the_processor|RZ|q[21]~75 )))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[21]~75 ),
	.combout(\the_processor|RZ|q[22]~76_combout ),
	.cout(\the_processor|RZ|q[22]~77 ));
// synopsys translate_off
defparam \the_processor|RZ|q[22]~76 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \the_processor|RZ|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[22]~76_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[22] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneiii_lcell_comb \the_processor|MuxY_out~22 (
// Equation(s):
// \the_processor|MuxY_out~22_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[22]~44_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [22])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [22]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [22]),
	.datad(\data_from_mem[22]~44_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~22 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \the_processor|RY|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[22] .is_wysiwyg = "true";
defparam \the_processor|RY|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneiii_lcell_comb \the_processor|r1|q[22]~feeder (
// Equation(s):
// \the_processor|r1|q[22]~feeder_combout  = \the_processor|RY|q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\the_processor|RY|q [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|r1|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[22]~feeder .lut_mask = 16'hF0F0;
defparam \the_processor|r1|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \the_processor|r1|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[22] .is_wysiwyg = "true";
defparam \the_processor|r1|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneiii_lcell_comb \the_processor|regfile_B_out[22]~22 (
// Equation(s):
// \the_processor|regfile_B_out[22]~22_combout  = (\the_processor|r1|q [22] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|r1|q [22]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[22]~22 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \the_processor|RB|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[22] .is_wysiwyg = "true";
defparam \the_processor|RB|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneiii_lcell_comb \the_processor|RM|q[22]~feeder (
// Equation(s):
// \the_processor|RM|q[22]~feeder_combout  = \the_processor|RB|q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [22]),
	.cin(gnd),
	.combout(\the_processor|RM|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[22]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \the_processor|RM|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[22] .is_wysiwyg = "true";
defparam \the_processor|RM|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiii_lcell_comb \for_data|q[22]~feeder (
// Equation(s):
// \for_data|q[22]~feeder_combout  = \the_processor|RM|q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [22]),
	.cin(gnd),
	.combout(\for_data|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[22]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \for_data|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[22] .is_wysiwyg = "true";
defparam \for_data|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneiii_lcell_comb \data_from_mem[22]~44 (
// Equation(s):
// \data_from_mem[22]~44_combout  = (\Equal1~9_combout  & (((!\the_processor|mem_addr_out[2]~2_combout )) # (!\the_processor|mem_addr_out[3]~3_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [22]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [22]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[22]~44 .lut_mask = 16'h77F0;
defparam \data_from_mem[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \the_processor|IR|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[22]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[22] .is_wysiwyg = "true";
defparam \the_processor|IR|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneiii_lcell_comb \the_processor|regfile_B_out[21]~21 (
// Equation(s):
// \the_processor|regfile_B_out[21]~21_combout  = (\the_processor|r1|q [21] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(\the_processor|r1|q [21]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[21]~21 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \the_processor|RB|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[21]~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[21] .is_wysiwyg = "true";
defparam \the_processor|RB|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneiii_lcell_comb \the_processor|RM|q[21]~feeder (
// Equation(s):
// \the_processor|RM|q[21]~feeder_combout  = \the_processor|RB|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [21]),
	.cin(gnd),
	.combout(\the_processor|RM|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[21]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \the_processor|RM|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[21] .is_wysiwyg = "true";
defparam \the_processor|RM|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiii_lcell_comb \for_data|q[21]~feeder (
// Equation(s):
// \for_data|q[21]~feeder_combout  = \the_processor|RM|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [21]),
	.cin(gnd),
	.combout(\for_data|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[21]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N7
dffeas \for_data|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[21] .is_wysiwyg = "true";
defparam \for_data|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneiii_lcell_comb \data_from_mem[21]~43 (
// Equation(s):
// \data_from_mem[21]~43_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [21]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [21]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[21]~43 .lut_mask = 16'h88F0;
defparam \data_from_mem[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \the_processor|IR|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[21]~43_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[21] .is_wysiwyg = "true";
defparam \the_processor|IR|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \the_processor|IR|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[3]~47_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[3] .is_wysiwyg = "true";
defparam \the_processor|IR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiii_lcell_comb \the_processor|INC_select~0 (
// Equation(s):
// \the_processor|INC_select~0_combout  = (!\the_processor|IR|q [5] & (!\the_processor|IR|q [3] & (\the_processor|T3~q  & \the_processor|IR|q [2])))

	.dataa(\the_processor|IR|q [5]),
	.datab(\the_processor|IR|q [3]),
	.datac(\the_processor|T3~q ),
	.datad(\the_processor|IR|q [2]),
	.cin(gnd),
	.combout(\the_processor|INC_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|INC_select~0 .lut_mask = 16'h1000;
defparam \the_processor|INC_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneiii_lcell_comb \the_processor|MuxINC_out[31]~15 (
// Equation(s):
// \the_processor|MuxINC_out[31]~15_combout  = (\the_processor|IR|q [1] & (\the_processor|INC_select~1_combout  & (\the_processor|IR|q [21] & \the_processor|INC_select~0_combout )))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|INC_select~1_combout ),
	.datac(\the_processor|IR|q [21]),
	.datad(\the_processor|INC_select~0_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[31]~15 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiii_lcell_comb \the_processor|MuxINC_out[14]~14 (
// Equation(s):
// \the_processor|MuxINC_out[14]~14_combout  = (\the_processor|INC_select~0_combout  & (\the_processor|IR|q [20] & (\the_processor|IR|q [1] & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|INC_select~0_combout ),
	.datab(\the_processor|IR|q [20]),
	.datac(\the_processor|IR|q [1]),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[14]~14 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneiii_lcell_comb \the_processor|MuxINC_out[13]~13 (
// Equation(s):
// \the_processor|MuxINC_out[13]~13_combout  = (\the_processor|IR|q [19] & (\the_processor|INC_select~1_combout  & (\the_processor|IR|q [1] & \the_processor|INC_select~0_combout )))

	.dataa(\the_processor|IR|q [19]),
	.datab(\the_processor|INC_select~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\the_processor|INC_select~0_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[13]~13 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneiii_lcell_comb \the_processor|PC|q[12]~56 (
// Equation(s):
// \the_processor|PC|q[12]~56_combout  = ((\the_processor|MuxINC_out[12]~12_combout  $ (\the_processor|PC|q [12] $ (!\the_processor|PC|q[11]~55 )))) # (GND)
// \the_processor|PC|q[12]~57  = CARRY((\the_processor|MuxINC_out[12]~12_combout  & ((\the_processor|PC|q [12]) # (!\the_processor|PC|q[11]~55 ))) # (!\the_processor|MuxINC_out[12]~12_combout  & (\the_processor|PC|q [12] & !\the_processor|PC|q[11]~55 )))

	.dataa(\the_processor|MuxINC_out[12]~12_combout ),
	.datab(\the_processor|PC|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[11]~55 ),
	.combout(\the_processor|PC|q[12]~56_combout ),
	.cout(\the_processor|PC|q[12]~57 ));
// synopsys translate_off
defparam \the_processor|PC|q[12]~56 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneiii_lcell_comb \the_processor|PC|q[13]~58 (
// Equation(s):
// \the_processor|PC|q[13]~58_combout  = (\the_processor|PC|q [13] & ((\the_processor|MuxINC_out[13]~13_combout  & (\the_processor|PC|q[12]~57  & VCC)) # (!\the_processor|MuxINC_out[13]~13_combout  & (!\the_processor|PC|q[12]~57 )))) # (!\the_processor|PC|q 
// [13] & ((\the_processor|MuxINC_out[13]~13_combout  & (!\the_processor|PC|q[12]~57 )) # (!\the_processor|MuxINC_out[13]~13_combout  & ((\the_processor|PC|q[12]~57 ) # (GND)))))
// \the_processor|PC|q[13]~59  = CARRY((\the_processor|PC|q [13] & (!\the_processor|MuxINC_out[13]~13_combout  & !\the_processor|PC|q[12]~57 )) # (!\the_processor|PC|q [13] & ((!\the_processor|PC|q[12]~57 ) # (!\the_processor|MuxINC_out[13]~13_combout ))))

	.dataa(\the_processor|PC|q [13]),
	.datab(\the_processor|MuxINC_out[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[12]~57 ),
	.combout(\the_processor|PC|q[13]~58_combout ),
	.cout(\the_processor|PC|q[13]~59 ));
// synopsys translate_off
defparam \the_processor|PC|q[13]~58 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneiii_lcell_comb \the_processor|PC|q[14]~60 (
// Equation(s):
// \the_processor|PC|q[14]~60_combout  = ((\the_processor|PC|q [14] $ (\the_processor|MuxINC_out[14]~14_combout  $ (!\the_processor|PC|q[13]~59 )))) # (GND)
// \the_processor|PC|q[14]~61  = CARRY((\the_processor|PC|q [14] & ((\the_processor|MuxINC_out[14]~14_combout ) # (!\the_processor|PC|q[13]~59 ))) # (!\the_processor|PC|q [14] & (\the_processor|MuxINC_out[14]~14_combout  & !\the_processor|PC|q[13]~59 )))

	.dataa(\the_processor|PC|q [14]),
	.datab(\the_processor|MuxINC_out[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[13]~59 ),
	.combout(\the_processor|PC|q[14]~60_combout ),
	.cout(\the_processor|PC|q[14]~61 ));
// synopsys translate_off
defparam \the_processor|PC|q[14]~60 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneiii_lcell_comb \the_processor|PC|q[15]~62 (
// Equation(s):
// \the_processor|PC|q[15]~62_combout  = (\the_processor|PC|q [15] & ((\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q[14]~61  & VCC)) # (!\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[14]~61 )))) # (!\the_processor|PC|q 
// [15] & ((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[14]~61 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q[14]~61 ) # (GND)))))
// \the_processor|PC|q[15]~63  = CARRY((\the_processor|PC|q [15] & (!\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[14]~61 )) # (!\the_processor|PC|q [15] & ((!\the_processor|PC|q[14]~61 ) # (!\the_processor|MuxINC_out[31]~15_combout ))))

	.dataa(\the_processor|PC|q [15]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[14]~61 ),
	.combout(\the_processor|PC|q[15]~62_combout ),
	.cout(\the_processor|PC|q[15]~63 ));
// synopsys translate_off
defparam \the_processor|PC|q[15]~62 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiii_lcell_comb \the_processor|PC|q[16]~64 (
// Equation(s):
// \the_processor|PC|q[16]~64_combout  = ((\the_processor|MuxINC_out[31]~15_combout  $ (\the_processor|PC|q [16] $ (!\the_processor|PC|q[15]~63 )))) # (GND)
// \the_processor|PC|q[16]~65  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [16]) # (!\the_processor|PC|q[15]~63 ))) # (!\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q [16] & !\the_processor|PC|q[15]~63 )))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[15]~63 ),
	.combout(\the_processor|PC|q[16]~64_combout ),
	.cout(\the_processor|PC|q[16]~65 ));
// synopsys translate_off
defparam \the_processor|PC|q[16]~64 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneiii_lcell_comb \the_processor|PC_en (
// Equation(s):
// \the_processor|PC_en~combout  = ((\the_processor|IR|q [1] & (\the_processor|INC_select~1_combout  & \the_processor|INC_select~0_combout ))) # (!\the_processor|T1~q )

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|INC_select~1_combout ),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|INC_select~0_combout ),
	.cin(gnd),
	.combout(\the_processor|PC_en~combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|PC_en .lut_mask = 16'h8F0F;
defparam \the_processor|PC_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \the_processor|PC|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[16]~64_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[16] .is_wysiwyg = "true";
defparam \the_processor|PC|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiii_lcell_comb \the_processor|PC|q[17]~66 (
// Equation(s):
// \the_processor|PC|q[17]~66_combout  = (\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [17] & (\the_processor|PC|q[16]~65  & VCC)) # (!\the_processor|PC|q [17] & (!\the_processor|PC|q[16]~65 )))) # 
// (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [17] & (!\the_processor|PC|q[16]~65 )) # (!\the_processor|PC|q [17] & ((\the_processor|PC|q[16]~65 ) # (GND)))))
// \the_processor|PC|q[17]~67  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q [17] & !\the_processor|PC|q[16]~65 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((!\the_processor|PC|q[16]~65 ) # (!\the_processor|PC|q [17]))))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[16]~65 ),
	.combout(\the_processor|PC|q[17]~66_combout ),
	.cout(\the_processor|PC|q[17]~67 ));
// synopsys translate_off
defparam \the_processor|PC|q[17]~66 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \the_processor|PC|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[17]~66_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[17] .is_wysiwyg = "true";
defparam \the_processor|PC|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiii_lcell_comb \the_processor|PC|q[18]~68 (
// Equation(s):
// \the_processor|PC|q[18]~68_combout  = ((\the_processor|MuxINC_out[31]~15_combout  $ (\the_processor|PC|q [18] $ (!\the_processor|PC|q[17]~67 )))) # (GND)
// \the_processor|PC|q[18]~69  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [18]) # (!\the_processor|PC|q[17]~67 ))) # (!\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q [18] & !\the_processor|PC|q[17]~67 )))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[17]~67 ),
	.combout(\the_processor|PC|q[18]~68_combout ),
	.cout(\the_processor|PC|q[18]~69 ));
// synopsys translate_off
defparam \the_processor|PC|q[18]~68 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \the_processor|PC|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[18]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[18] .is_wysiwyg = "true";
defparam \the_processor|PC|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiii_lcell_comb \the_processor|PC|q[19]~70 (
// Equation(s):
// \the_processor|PC|q[19]~70_combout  = (\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [19] & (\the_processor|PC|q[18]~69  & VCC)) # (!\the_processor|PC|q [19] & (!\the_processor|PC|q[18]~69 )))) # 
// (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [19] & (!\the_processor|PC|q[18]~69 )) # (!\the_processor|PC|q [19] & ((\the_processor|PC|q[18]~69 ) # (GND)))))
// \the_processor|PC|q[19]~71  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q [19] & !\the_processor|PC|q[18]~69 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((!\the_processor|PC|q[18]~69 ) # (!\the_processor|PC|q [19]))))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[18]~69 ),
	.combout(\the_processor|PC|q[19]~70_combout ),
	.cout(\the_processor|PC|q[19]~71 ));
// synopsys translate_off
defparam \the_processor|PC|q[19]~70 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \the_processor|PC|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[19]~70_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[19] .is_wysiwyg = "true";
defparam \the_processor|PC|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneiii_lcell_comb \the_processor|PC|q[20]~72 (
// Equation(s):
// \the_processor|PC|q[20]~72_combout  = ((\the_processor|MuxINC_out[31]~15_combout  $ (\the_processor|PC|q [20] $ (!\the_processor|PC|q[19]~71 )))) # (GND)
// \the_processor|PC|q[20]~73  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [20]) # (!\the_processor|PC|q[19]~71 ))) # (!\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q [20] & !\the_processor|PC|q[19]~71 )))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[19]~71 ),
	.combout(\the_processor|PC|q[20]~72_combout ),
	.cout(\the_processor|PC|q[20]~73 ));
// synopsys translate_off
defparam \the_processor|PC|q[20]~72 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \the_processor|PC|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[20]~72_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[20] .is_wysiwyg = "true";
defparam \the_processor|PC|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiii_lcell_comb \the_processor|PC|q[21]~74 (
// Equation(s):
// \the_processor|PC|q[21]~74_combout  = (\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [21] & (\the_processor|PC|q[20]~73  & VCC)) # (!\the_processor|PC|q [21] & (!\the_processor|PC|q[20]~73 )))) # 
// (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [21] & (!\the_processor|PC|q[20]~73 )) # (!\the_processor|PC|q [21] & ((\the_processor|PC|q[20]~73 ) # (GND)))))
// \the_processor|PC|q[21]~75  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q [21] & !\the_processor|PC|q[20]~73 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((!\the_processor|PC|q[20]~73 ) # (!\the_processor|PC|q [21]))))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[20]~73 ),
	.combout(\the_processor|PC|q[21]~74_combout ),
	.cout(\the_processor|PC|q[21]~75 ));
// synopsys translate_off
defparam \the_processor|PC|q[21]~74 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \the_processor|PC|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[21]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[21] .is_wysiwyg = "true";
defparam \the_processor|PC|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiii_lcell_comb \the_processor|PC|q[22]~76 (
// Equation(s):
// \the_processor|PC|q[22]~76_combout  = ((\the_processor|MuxINC_out[31]~15_combout  $ (\the_processor|PC|q [22] $ (!\the_processor|PC|q[21]~75 )))) # (GND)
// \the_processor|PC|q[22]~77  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [22]) # (!\the_processor|PC|q[21]~75 ))) # (!\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q [22] & !\the_processor|PC|q[21]~75 )))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[21]~75 ),
	.combout(\the_processor|PC|q[22]~76_combout ),
	.cout(\the_processor|PC|q[22]~77 ));
// synopsys translate_off
defparam \the_processor|PC|q[22]~76 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \the_processor|PC|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[22]~76_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[22] .is_wysiwyg = "true";
defparam \the_processor|PC|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneiii_lcell_comb \the_processor|PC|q[23]~78 (
// Equation(s):
// \the_processor|PC|q[23]~78_combout  = (\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [23] & (\the_processor|PC|q[22]~77  & VCC)) # (!\the_processor|PC|q [23] & (!\the_processor|PC|q[22]~77 )))) # 
// (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q [23] & (!\the_processor|PC|q[22]~77 )) # (!\the_processor|PC|q [23] & ((\the_processor|PC|q[22]~77 ) # (GND)))))
// \the_processor|PC|q[23]~79  = CARRY((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q [23] & !\the_processor|PC|q[22]~77 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((!\the_processor|PC|q[22]~77 ) # (!\the_processor|PC|q [23]))))

	.dataa(\the_processor|MuxINC_out[31]~15_combout ),
	.datab(\the_processor|PC|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[22]~77 ),
	.combout(\the_processor|PC|q[23]~78_combout ),
	.cout(\the_processor|PC|q[23]~79 ));
// synopsys translate_off
defparam \the_processor|PC|q[23]~78 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \the_processor|PC|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[23]~78_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[23] .is_wysiwyg = "true";
defparam \the_processor|PC|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiii_lcell_comb \the_processor|PC|q[24]~80 (
// Equation(s):
// \the_processor|PC|q[24]~80_combout  = ((\the_processor|PC|q [24] $ (\the_processor|MuxINC_out[31]~15_combout  $ (!\the_processor|PC|q[23]~79 )))) # (GND)
// \the_processor|PC|q[24]~81  = CARRY((\the_processor|PC|q [24] & ((\the_processor|MuxINC_out[31]~15_combout ) # (!\the_processor|PC|q[23]~79 ))) # (!\the_processor|PC|q [24] & (\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[23]~79 )))

	.dataa(\the_processor|PC|q [24]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[23]~79 ),
	.combout(\the_processor|PC|q[24]~80_combout ),
	.cout(\the_processor|PC|q[24]~81 ));
// synopsys translate_off
defparam \the_processor|PC|q[24]~80 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneiii_lcell_comb \the_processor|PC|q[25]~82 (
// Equation(s):
// \the_processor|PC|q[25]~82_combout  = (\the_processor|PC|q [25] & ((\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q[24]~81  & VCC)) # (!\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[24]~81 )))) # (!\the_processor|PC|q 
// [25] & ((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[24]~81 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q[24]~81 ) # (GND)))))
// \the_processor|PC|q[25]~83  = CARRY((\the_processor|PC|q [25] & (!\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[24]~81 )) # (!\the_processor|PC|q [25] & ((!\the_processor|PC|q[24]~81 ) # (!\the_processor|MuxINC_out[31]~15_combout ))))

	.dataa(\the_processor|PC|q [25]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[24]~81 ),
	.combout(\the_processor|PC|q[25]~82_combout ),
	.cout(\the_processor|PC|q[25]~83 ));
// synopsys translate_off
defparam \the_processor|PC|q[25]~82 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiii_lcell_comb \the_processor|PC|q[26]~84 (
// Equation(s):
// \the_processor|PC|q[26]~84_combout  = ((\the_processor|PC|q [26] $ (\the_processor|MuxINC_out[31]~15_combout  $ (!\the_processor|PC|q[25]~83 )))) # (GND)
// \the_processor|PC|q[26]~85  = CARRY((\the_processor|PC|q [26] & ((\the_processor|MuxINC_out[31]~15_combout ) # (!\the_processor|PC|q[25]~83 ))) # (!\the_processor|PC|q [26] & (\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[25]~83 )))

	.dataa(\the_processor|PC|q [26]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[25]~83 ),
	.combout(\the_processor|PC|q[26]~84_combout ),
	.cout(\the_processor|PC|q[26]~85 ));
// synopsys translate_off
defparam \the_processor|PC|q[26]~84 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiii_lcell_comb \the_processor|PC|q[27]~86 (
// Equation(s):
// \the_processor|PC|q[27]~86_combout  = (\the_processor|PC|q [27] & ((\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q[26]~85  & VCC)) # (!\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[26]~85 )))) # (!\the_processor|PC|q 
// [27] & ((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[26]~85 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q[26]~85 ) # (GND)))))
// \the_processor|PC|q[27]~87  = CARRY((\the_processor|PC|q [27] & (!\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[26]~85 )) # (!\the_processor|PC|q [27] & ((!\the_processor|PC|q[26]~85 ) # (!\the_processor|MuxINC_out[31]~15_combout ))))

	.dataa(\the_processor|PC|q [27]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[26]~85 ),
	.combout(\the_processor|PC|q[27]~86_combout ),
	.cout(\the_processor|PC|q[27]~87 ));
// synopsys translate_off
defparam \the_processor|PC|q[27]~86 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiii_lcell_comb \the_processor|PC|q[28]~88 (
// Equation(s):
// \the_processor|PC|q[28]~88_combout  = ((\the_processor|PC|q [28] $ (\the_processor|MuxINC_out[31]~15_combout  $ (!\the_processor|PC|q[27]~87 )))) # (GND)
// \the_processor|PC|q[28]~89  = CARRY((\the_processor|PC|q [28] & ((\the_processor|MuxINC_out[31]~15_combout ) # (!\the_processor|PC|q[27]~87 ))) # (!\the_processor|PC|q [28] & (\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[27]~87 )))

	.dataa(\the_processor|PC|q [28]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[27]~87 ),
	.combout(\the_processor|PC|q[28]~88_combout ),
	.cout(\the_processor|PC|q[28]~89 ));
// synopsys translate_off
defparam \the_processor|PC|q[28]~88 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiii_lcell_comb \the_processor|PC|q[29]~90 (
// Equation(s):
// \the_processor|PC|q[29]~90_combout  = (\the_processor|PC|q [29] & ((\the_processor|MuxINC_out[31]~15_combout  & (\the_processor|PC|q[28]~89  & VCC)) # (!\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[28]~89 )))) # (!\the_processor|PC|q 
// [29] & ((\the_processor|MuxINC_out[31]~15_combout  & (!\the_processor|PC|q[28]~89 )) # (!\the_processor|MuxINC_out[31]~15_combout  & ((\the_processor|PC|q[28]~89 ) # (GND)))))
// \the_processor|PC|q[29]~91  = CARRY((\the_processor|PC|q [29] & (!\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[28]~89 )) # (!\the_processor|PC|q [29] & ((!\the_processor|PC|q[28]~89 ) # (!\the_processor|MuxINC_out[31]~15_combout ))))

	.dataa(\the_processor|PC|q [29]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[28]~89 ),
	.combout(\the_processor|PC|q[29]~90_combout ),
	.cout(\the_processor|PC|q[29]~91 ));
// synopsys translate_off
defparam \the_processor|PC|q[29]~90 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneiii_lcell_comb \the_processor|PC|q[30]~92 (
// Equation(s):
// \the_processor|PC|q[30]~92_combout  = ((\the_processor|PC|q [30] $ (\the_processor|MuxINC_out[31]~15_combout  $ (!\the_processor|PC|q[29]~91 )))) # (GND)
// \the_processor|PC|q[30]~93  = CARRY((\the_processor|PC|q [30] & ((\the_processor|MuxINC_out[31]~15_combout ) # (!\the_processor|PC|q[29]~91 ))) # (!\the_processor|PC|q [30] & (\the_processor|MuxINC_out[31]~15_combout  & !\the_processor|PC|q[29]~91 )))

	.dataa(\the_processor|PC|q [30]),
	.datab(\the_processor|MuxINC_out[31]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[29]~91 ),
	.combout(\the_processor|PC|q[30]~92_combout ),
	.cout(\the_processor|PC|q[30]~93 ));
// synopsys translate_off
defparam \the_processor|PC|q[30]~92 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiii_lcell_comb \the_processor|PC|q[31]~94 (
// Equation(s):
// \the_processor|PC|q[31]~94_combout  = \the_processor|PC|q [31] $ (\the_processor|PC|q[30]~93  $ (\the_processor|MuxINC_out[31]~15_combout ))

	.dataa(\the_processor|PC|q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|MuxINC_out[31]~15_combout ),
	.cin(\the_processor|PC|q[30]~93 ),
	.combout(\the_processor|PC|q[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|PC|q[31]~94 .lut_mask = 16'hA55A;
defparam \the_processor|PC|q[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \the_processor|PC|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[31]~94_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[31] .is_wysiwyg = "true";
defparam \the_processor|PC|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneiii_lcell_comb \the_processor|mem_addr_out[31]~31 (
// Equation(s):
// \the_processor|mem_addr_out[31]~31_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [31])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [31])))

	.dataa(\the_processor|RZ|q [31]),
	.datab(\the_processor|PC|q [31]),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[31]~31 .lut_mask = 16'hAACC;
defparam \the_processor|mem_addr_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneiii_lcell_comb \data_from_mem[23]~52 (
// Equation(s):
// \data_from_mem[23]~52_combout  = (\for_data|q [23] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~4_combout ) # (!\Equal1~8_combout ))))

	.dataa(\for_data|q [23]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[23]~52 .lut_mask = 16'h8AAA;
defparam \data_from_mem[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneiii_lcell_comb \the_processor|MuxY_out~23 (
// Equation(s):
// \the_processor|MuxY_out~23_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[23]~52_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [23])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [23]))

	.dataa(\the_processor|RZ|q [23]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[23]~52_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~23 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \the_processor|RY|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[23] .is_wysiwyg = "true";
defparam \the_processor|RY|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneiii_lcell_comb \the_processor|r1|q[23]~feeder (
// Equation(s):
// \the_processor|r1|q[23]~feeder_combout  = \the_processor|RY|q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [23]),
	.cin(gnd),
	.combout(\the_processor|r1|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[23]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \the_processor|r1|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[23] .is_wysiwyg = "true";
defparam \the_processor|r1|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneiii_lcell_comb \the_processor|regfile_A_out[23]~23 (
// Equation(s):
// \the_processor|regfile_A_out[23]~23_combout  = (\the_processor|IR|q [27] & (\the_processor|r1|q [23] & \the_processor|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\the_processor|IR|q [27]),
	.datac(\the_processor|r1|q [23]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[23]~23 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \the_processor|RA|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[23] .is_wysiwyg = "true";
defparam \the_processor|RA|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneiii_lcell_comb \the_processor|RZ|q[23]~78 (
// Equation(s):
// \the_processor|RZ|q[23]~78_combout  = (\the_processor|IR|q [21] & ((\the_processor|RA|q [23] & (\the_processor|RZ|q[22]~77  & VCC)) # (!\the_processor|RA|q [23] & (!\the_processor|RZ|q[22]~77 )))) # (!\the_processor|IR|q [21] & ((\the_processor|RA|q [23] 
// & (!\the_processor|RZ|q[22]~77 )) # (!\the_processor|RA|q [23] & ((\the_processor|RZ|q[22]~77 ) # (GND)))))
// \the_processor|RZ|q[23]~79  = CARRY((\the_processor|IR|q [21] & (!\the_processor|RA|q [23] & !\the_processor|RZ|q[22]~77 )) # (!\the_processor|IR|q [21] & ((!\the_processor|RZ|q[22]~77 ) # (!\the_processor|RA|q [23]))))

	.dataa(\the_processor|IR|q [21]),
	.datab(\the_processor|RA|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[22]~77 ),
	.combout(\the_processor|RZ|q[23]~78_combout ),
	.cout(\the_processor|RZ|q[23]~79 ));
// synopsys translate_off
defparam \the_processor|RZ|q[23]~78 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneiii_lcell_comb \the_processor|RZ|q[24]~80 (
// Equation(s):
// \the_processor|RZ|q[24]~80_combout  = ((\the_processor|RA|q [24] $ (\the_processor|IR|q [21] $ (!\the_processor|RZ|q[23]~79 )))) # (GND)
// \the_processor|RZ|q[24]~81  = CARRY((\the_processor|RA|q [24] & ((\the_processor|IR|q [21]) # (!\the_processor|RZ|q[23]~79 ))) # (!\the_processor|RA|q [24] & (\the_processor|IR|q [21] & !\the_processor|RZ|q[23]~79 )))

	.dataa(\the_processor|RA|q [24]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[23]~79 ),
	.combout(\the_processor|RZ|q[24]~80_combout ),
	.cout(\the_processor|RZ|q[24]~81 ));
// synopsys translate_off
defparam \the_processor|RZ|q[24]~80 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneiii_lcell_comb \the_processor|RZ|q[25]~82 (
// Equation(s):
// \the_processor|RZ|q[25]~82_combout  = (\the_processor|RA|q [25] & ((\the_processor|IR|q [21] & (\the_processor|RZ|q[24]~81  & VCC)) # (!\the_processor|IR|q [21] & (!\the_processor|RZ|q[24]~81 )))) # (!\the_processor|RA|q [25] & ((\the_processor|IR|q [21] 
// & (!\the_processor|RZ|q[24]~81 )) # (!\the_processor|IR|q [21] & ((\the_processor|RZ|q[24]~81 ) # (GND)))))
// \the_processor|RZ|q[25]~83  = CARRY((\the_processor|RA|q [25] & (!\the_processor|IR|q [21] & !\the_processor|RZ|q[24]~81 )) # (!\the_processor|RA|q [25] & ((!\the_processor|RZ|q[24]~81 ) # (!\the_processor|IR|q [21]))))

	.dataa(\the_processor|RA|q [25]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[24]~81 ),
	.combout(\the_processor|RZ|q[25]~82_combout ),
	.cout(\the_processor|RZ|q[25]~83 ));
// synopsys translate_off
defparam \the_processor|RZ|q[25]~82 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneiii_lcell_comb \the_processor|RZ|q[26]~84 (
// Equation(s):
// \the_processor|RZ|q[26]~84_combout  = ((\the_processor|RA|q [26] $ (\the_processor|IR|q [21] $ (!\the_processor|RZ|q[25]~83 )))) # (GND)
// \the_processor|RZ|q[26]~85  = CARRY((\the_processor|RA|q [26] & ((\the_processor|IR|q [21]) # (!\the_processor|RZ|q[25]~83 ))) # (!\the_processor|RA|q [26] & (\the_processor|IR|q [21] & !\the_processor|RZ|q[25]~83 )))

	.dataa(\the_processor|RA|q [26]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[25]~83 ),
	.combout(\the_processor|RZ|q[26]~84_combout ),
	.cout(\the_processor|RZ|q[26]~85 ));
// synopsys translate_off
defparam \the_processor|RZ|q[26]~84 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiii_lcell_comb \the_processor|RZ|q[27]~86 (
// Equation(s):
// \the_processor|RZ|q[27]~86_combout  = (\the_processor|RA|q [27] & ((\the_processor|IR|q [21] & (\the_processor|RZ|q[26]~85  & VCC)) # (!\the_processor|IR|q [21] & (!\the_processor|RZ|q[26]~85 )))) # (!\the_processor|RA|q [27] & ((\the_processor|IR|q [21] 
// & (!\the_processor|RZ|q[26]~85 )) # (!\the_processor|IR|q [21] & ((\the_processor|RZ|q[26]~85 ) # (GND)))))
// \the_processor|RZ|q[27]~87  = CARRY((\the_processor|RA|q [27] & (!\the_processor|IR|q [21] & !\the_processor|RZ|q[26]~85 )) # (!\the_processor|RA|q [27] & ((!\the_processor|RZ|q[26]~85 ) # (!\the_processor|IR|q [21]))))

	.dataa(\the_processor|RA|q [27]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[26]~85 ),
	.combout(\the_processor|RZ|q[27]~86_combout ),
	.cout(\the_processor|RZ|q[27]~87 ));
// synopsys translate_off
defparam \the_processor|RZ|q[27]~86 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiii_lcell_comb \the_processor|RZ|q[28]~88 (
// Equation(s):
// \the_processor|RZ|q[28]~88_combout  = ((\the_processor|RA|q [28] $ (\the_processor|IR|q [21] $ (!\the_processor|RZ|q[27]~87 )))) # (GND)
// \the_processor|RZ|q[28]~89  = CARRY((\the_processor|RA|q [28] & ((\the_processor|IR|q [21]) # (!\the_processor|RZ|q[27]~87 ))) # (!\the_processor|RA|q [28] & (\the_processor|IR|q [21] & !\the_processor|RZ|q[27]~87 )))

	.dataa(\the_processor|RA|q [28]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[27]~87 ),
	.combout(\the_processor|RZ|q[28]~88_combout ),
	.cout(\the_processor|RZ|q[28]~89 ));
// synopsys translate_off
defparam \the_processor|RZ|q[28]~88 .lut_mask = 16'h698E;
defparam \the_processor|RZ|q[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \the_processor|RZ|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[28]~88_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[28] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \the_processor|PC|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[28]~88_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[28] .is_wysiwyg = "true";
defparam \the_processor|PC|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneiii_lcell_comb \the_processor|mem_addr_out[28]~28 (
// Equation(s):
// \the_processor|mem_addr_out[28]~28_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [28])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [28])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [28]),
	.datac(\the_processor|PC|q [28]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[28]~28 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \the_processor|PC|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[27]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[27] .is_wysiwyg = "true";
defparam \the_processor|PC|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \the_processor|RZ|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[27]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[27] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneiii_lcell_comb \the_processor|mem_addr_out[27]~27 (
// Equation(s):
// \the_processor|mem_addr_out[27]~27_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [27]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [27]))

	.dataa(gnd),
	.datab(\the_processor|PC|q [27]),
	.datac(\the_processor|RZ|q [27]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[27]~27 .lut_mask = 16'hF0CC;
defparam \the_processor|mem_addr_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiii_lcell_comb \the_processor|RZ|q[29]~90 (
// Equation(s):
// \the_processor|RZ|q[29]~90_combout  = (\the_processor|RA|q [29] & ((\the_processor|IR|q [21] & (\the_processor|RZ|q[28]~89  & VCC)) # (!\the_processor|IR|q [21] & (!\the_processor|RZ|q[28]~89 )))) # (!\the_processor|RA|q [29] & ((\the_processor|IR|q [21] 
// & (!\the_processor|RZ|q[28]~89 )) # (!\the_processor|IR|q [21] & ((\the_processor|RZ|q[28]~89 ) # (GND)))))
// \the_processor|RZ|q[29]~91  = CARRY((\the_processor|RA|q [29] & (!\the_processor|IR|q [21] & !\the_processor|RZ|q[28]~89 )) # (!\the_processor|RA|q [29] & ((!\the_processor|RZ|q[28]~89 ) # (!\the_processor|IR|q [21]))))

	.dataa(\the_processor|RA|q [29]),
	.datab(\the_processor|IR|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|RZ|q[28]~89 ),
	.combout(\the_processor|RZ|q[29]~90_combout ),
	.cout(\the_processor|RZ|q[29]~91 ));
// synopsys translate_off
defparam \the_processor|RZ|q[29]~90 .lut_mask = 16'h9617;
defparam \the_processor|RZ|q[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \the_processor|RZ|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[29]~90_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[29] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \the_processor|PC|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[29]~90_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[29] .is_wysiwyg = "true";
defparam \the_processor|PC|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneiii_lcell_comb \the_processor|mem_addr_out[29]~29 (
// Equation(s):
// \the_processor|mem_addr_out[29]~29_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [29])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [29])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [29]),
	.datac(\the_processor|PC|q [29]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[29]~29 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneiii_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (!\the_processor|mem_addr_out[30]~30_combout  & (!\the_processor|mem_addr_out[28]~28_combout  & (!\the_processor|mem_addr_out[27]~27_combout  & !\the_processor|mem_addr_out[29]~29_combout )))

	.dataa(\the_processor|mem_addr_out[30]~30_combout ),
	.datab(\the_processor|mem_addr_out[28]~28_combout ),
	.datac(\the_processor|mem_addr_out[27]~27_combout ),
	.datad(\the_processor|mem_addr_out[29]~29_combout ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0001;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \the_processor|RZ|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[21]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[21] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneiii_lcell_comb \the_processor|mem_addr_out[21]~21 (
// Equation(s):
// \the_processor|mem_addr_out[21]~21_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [21])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [21])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [21]),
	.datac(\the_processor|PC|q [21]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[21]~21 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \the_processor|RZ|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[20]~72_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[20] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneiii_lcell_comb \the_processor|mem_addr_out[20]~20 (
// Equation(s):
// \the_processor|mem_addr_out[20]~20_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [20]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [20]))

	.dataa(\the_processor|PC|q [20]),
	.datab(gnd),
	.datac(\the_processor|RZ|q [20]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[20]~20 .lut_mask = 16'hF0AA;
defparam \the_processor|mem_addr_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneiii_lcell_comb \the_processor|mem_addr_out[19]~19 (
// Equation(s):
// \the_processor|mem_addr_out[19]~19_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [19])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [19])))

	.dataa(\the_processor|RZ|q [19]),
	.datab(gnd),
	.datac(\the_processor|PC|q [19]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[19]~19 .lut_mask = 16'hAAF0;
defparam \the_processor|mem_addr_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneiii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\the_processor|mem_addr_out[22]~22_combout  & (!\the_processor|mem_addr_out[21]~21_combout  & (!\the_processor|mem_addr_out[20]~20_combout  & !\the_processor|mem_addr_out[19]~19_combout )))

	.dataa(\the_processor|mem_addr_out[22]~22_combout ),
	.datab(\the_processor|mem_addr_out[21]~21_combout ),
	.datac(\the_processor|mem_addr_out[20]~20_combout ),
	.datad(\the_processor|mem_addr_out[19]~19_combout ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneiii_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (\Equal1~6_combout  & (!\the_processor|mem_addr_out[31]~31_combout  & (\Equal1~7_combout  & \Equal1~5_combout )))

	.dataa(\Equal1~6_combout ),
	.datab(\the_processor|mem_addr_out[31]~31_combout ),
	.datac(\Equal1~7_combout ),
	.datad(\Equal1~5_combout ),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h2000;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneiii_lcell_comb write_to_data_location(
// Equation(s):
// \write_to_data_location~combout  = (\write_to_data_location~0_combout  & (\Equal1~8_combout  & \Equal1~4_combout ))

	.dataa(\write_to_data_location~0_combout ),
	.datab(\Equal1~8_combout ),
	.datac(gnd),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\write_to_data_location~combout ),
	.cout());
// synopsys translate_off
defparam write_to_data_location.lut_mask = 16'h8800;
defparam write_to_data_location.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \for_data|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[8] .is_wysiwyg = "true";
defparam \for_data|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneiii_lcell_comb \data_from_mem[8]~50 (
// Equation(s):
// \data_from_mem[8]~50_combout  = (\for_data|q [8] & (((\the_processor|mem_addr_out[12]~12_combout ) # (!\Equal1~4_combout )) # (!\Equal1~8_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\for_data|q [8]),
	.datac(\the_processor|mem_addr_out[12]~12_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[8]~50 .lut_mask = 16'hC4CC;
defparam \data_from_mem[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \the_processor|IR|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[8]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[8] .is_wysiwyg = "true";
defparam \the_processor|IR|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \the_processor|RZ|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[2]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[2] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneiii_lcell_comb \the_processor|MuxINC_out[0]~0 (
// Equation(s):
// \the_processor|MuxINC_out[0]~0_combout  = (\the_processor|IR|q [6] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [6]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[0]~0 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneiii_lcell_comb \the_processor|PC|q[0]~32 (
// Equation(s):
// \the_processor|PC|q[0]~32_combout  = (\the_processor|PC|q [0] & (\the_processor|MuxINC_out[0]~0_combout  $ (VCC))) # (!\the_processor|PC|q [0] & (\the_processor|MuxINC_out[0]~0_combout  & VCC))
// \the_processor|PC|q[0]~33  = CARRY((\the_processor|PC|q [0] & \the_processor|MuxINC_out[0]~0_combout ))

	.dataa(\the_processor|PC|q [0]),
	.datab(\the_processor|MuxINC_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\the_processor|PC|q[0]~32_combout ),
	.cout(\the_processor|PC|q[0]~33 ));
// synopsys translate_off
defparam \the_processor|PC|q[0]~32 .lut_mask = 16'h6688;
defparam \the_processor|PC|q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneiii_lcell_comb \the_processor|PC|q[1]~34 (
// Equation(s):
// \the_processor|PC|q[1]~34_combout  = (\the_processor|MuxINC_out[1]~1_combout  & ((\the_processor|PC|q [1] & (\the_processor|PC|q[0]~33  & VCC)) # (!\the_processor|PC|q [1] & (!\the_processor|PC|q[0]~33 )))) # (!\the_processor|MuxINC_out[1]~1_combout  & 
// ((\the_processor|PC|q [1] & (!\the_processor|PC|q[0]~33 )) # (!\the_processor|PC|q [1] & ((\the_processor|PC|q[0]~33 ) # (GND)))))
// \the_processor|PC|q[1]~35  = CARRY((\the_processor|MuxINC_out[1]~1_combout  & (!\the_processor|PC|q [1] & !\the_processor|PC|q[0]~33 )) # (!\the_processor|MuxINC_out[1]~1_combout  & ((!\the_processor|PC|q[0]~33 ) # (!\the_processor|PC|q [1]))))

	.dataa(\the_processor|MuxINC_out[1]~1_combout ),
	.datab(\the_processor|PC|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[0]~33 ),
	.combout(\the_processor|PC|q[1]~34_combout ),
	.cout(\the_processor|PC|q[1]~35 ));
// synopsys translate_off
defparam \the_processor|PC|q[1]~34 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \the_processor|PC|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[1]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[1] .is_wysiwyg = "true";
defparam \the_processor|PC|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneiii_lcell_comb \the_processor|PC|q[2]~36 (
// Equation(s):
// \the_processor|PC|q[2]~36_combout  = ((\the_processor|MuxINC_out[2]~2_combout  $ (\the_processor|PC|q [2] $ (!\the_processor|PC|q[1]~35 )))) # (GND)
// \the_processor|PC|q[2]~37  = CARRY((\the_processor|MuxINC_out[2]~2_combout  & ((\the_processor|PC|q [2]) # (!\the_processor|PC|q[1]~35 ))) # (!\the_processor|MuxINC_out[2]~2_combout  & (\the_processor|PC|q [2] & !\the_processor|PC|q[1]~35 )))

	.dataa(\the_processor|MuxINC_out[2]~2_combout ),
	.datab(\the_processor|PC|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[1]~35 ),
	.combout(\the_processor|PC|q[2]~36_combout ),
	.cout(\the_processor|PC|q[2]~37 ));
// synopsys translate_off
defparam \the_processor|PC|q[2]~36 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \the_processor|PC|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[2]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[2] .is_wysiwyg = "true";
defparam \the_processor|PC|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneiii_lcell_comb \the_processor|mem_addr_out[2]~2 (
// Equation(s):
// \the_processor|mem_addr_out[2]~2_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [2])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [2])))

	.dataa(gnd),
	.datab(\the_processor|T1~q ),
	.datac(\the_processor|RZ|q [2]),
	.datad(\the_processor|PC|q [2]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[2]~2 .lut_mask = 16'hF3C0;
defparam \the_processor|mem_addr_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneiii_lcell_comb \data_from_mem[27]~45 (
// Equation(s):
// \data_from_mem[27]~45_combout  = (\Equal1~9_combout  & (((!\the_processor|mem_addr_out[3]~3_combout  & \the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [27]))

	.dataa(\for_data|q [27]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[27]~45 .lut_mask = 16'h30AA;
defparam \data_from_mem[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \the_processor|IR|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[27]~45_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[27] .is_wysiwyg = "true";
defparam \the_processor|IR|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiii_lcell_comb \the_processor|regfile_A_out[17]~17 (
// Equation(s):
// \the_processor|regfile_A_out[17]~17_combout  = (\the_processor|r1|q [17] & (\the_processor|IR|q [27] & \the_processor|Equal0~0_combout ))

	.dataa(\the_processor|r1|q [17]),
	.datab(gnd),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[17]~17 .lut_mask = 16'hA000;
defparam \the_processor|regfile_A_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneiii_lcell_comb \the_processor|RA|q[17]~feeder (
// Equation(s):
// \the_processor|RA|q[17]~feeder_combout  = \the_processor|regfile_A_out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|regfile_A_out[17]~17_combout ),
	.cin(gnd),
	.combout(\the_processor|RA|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RA|q[17]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RA|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \the_processor|RA|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RA|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[17] .is_wysiwyg = "true";
defparam \the_processor|RA|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneiii_lcell_comb \the_processor|RZ|q[17]~feeder (
// Equation(s):
// \the_processor|RZ|q[17]~feeder_combout  = \the_processor|RZ|q[17]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RZ|q[17]~66_combout ),
	.cin(gnd),
	.combout(\the_processor|RZ|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RZ|q[17]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RZ|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \the_processor|RZ|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[17] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneiii_lcell_comb \the_processor|mem_addr_out[17]~17 (
// Equation(s):
// \the_processor|mem_addr_out[17]~17_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [17]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [17]))

	.dataa(\the_processor|PC|q [17]),
	.datab(\the_processor|RZ|q [17]),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[17]~17 .lut_mask = 16'hCCAA;
defparam \the_processor|mem_addr_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneiii_lcell_comb \the_processor|mem_addr_out[18]~18 (
// Equation(s):
// \the_processor|mem_addr_out[18]~18_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [18]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [18]))

	.dataa(\the_processor|PC|q [18]),
	.datab(gnd),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|RZ|q [18]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[18]~18 .lut_mask = 16'hFA0A;
defparam \the_processor|mem_addr_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneiii_lcell_comb \the_processor|mem_addr_out[16]~16 (
// Equation(s):
// \the_processor|mem_addr_out[16]~16_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [16]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [16]))

	.dataa(\the_processor|PC|q [16]),
	.datab(\the_processor|RZ|q [16]),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[16]~16 .lut_mask = 16'hCCAA;
defparam \the_processor|mem_addr_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneiii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\the_processor|mem_addr_out[15]~15_combout  & (!\the_processor|mem_addr_out[17]~17_combout  & (!\the_processor|mem_addr_out[18]~18_combout  & !\the_processor|mem_addr_out[16]~16_combout )))

	.dataa(\the_processor|mem_addr_out[15]~15_combout ),
	.datab(\the_processor|mem_addr_out[17]~17_combout ),
	.datac(\the_processor|mem_addr_out[18]~18_combout ),
	.datad(\the_processor|mem_addr_out[16]~16_combout ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneiii_lcell_comb \the_processor|PC|q[3]~38 (
// Equation(s):
// \the_processor|PC|q[3]~38_combout  = (\the_processor|PC|q [3] & ((\the_processor|MuxINC_out[3]~3_combout  & (\the_processor|PC|q[2]~37  & VCC)) # (!\the_processor|MuxINC_out[3]~3_combout  & (!\the_processor|PC|q[2]~37 )))) # (!\the_processor|PC|q [3] & 
// ((\the_processor|MuxINC_out[3]~3_combout  & (!\the_processor|PC|q[2]~37 )) # (!\the_processor|MuxINC_out[3]~3_combout  & ((\the_processor|PC|q[2]~37 ) # (GND)))))
// \the_processor|PC|q[3]~39  = CARRY((\the_processor|PC|q [3] & (!\the_processor|MuxINC_out[3]~3_combout  & !\the_processor|PC|q[2]~37 )) # (!\the_processor|PC|q [3] & ((!\the_processor|PC|q[2]~37 ) # (!\the_processor|MuxINC_out[3]~3_combout ))))

	.dataa(\the_processor|PC|q [3]),
	.datab(\the_processor|MuxINC_out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[2]~37 ),
	.combout(\the_processor|PC|q[3]~38_combout ),
	.cout(\the_processor|PC|q[3]~39 ));
// synopsys translate_off
defparam \the_processor|PC|q[3]~38 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneiii_lcell_comb \the_processor|PC|q[4]~40 (
// Equation(s):
// \the_processor|PC|q[4]~40_combout  = ((\the_processor|MuxINC_out[4]~4_combout  $ (\the_processor|PC|q [4] $ (!\the_processor|PC|q[3]~39 )))) # (GND)
// \the_processor|PC|q[4]~41  = CARRY((\the_processor|MuxINC_out[4]~4_combout  & ((\the_processor|PC|q [4]) # (!\the_processor|PC|q[3]~39 ))) # (!\the_processor|MuxINC_out[4]~4_combout  & (\the_processor|PC|q [4] & !\the_processor|PC|q[3]~39 )))

	.dataa(\the_processor|MuxINC_out[4]~4_combout ),
	.datab(\the_processor|PC|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[3]~39 ),
	.combout(\the_processor|PC|q[4]~40_combout ),
	.cout(\the_processor|PC|q[4]~41 ));
// synopsys translate_off
defparam \the_processor|PC|q[4]~40 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \the_processor|PC|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[4]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[4] .is_wysiwyg = "true";
defparam \the_processor|PC|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneiii_lcell_comb \the_processor|mem_addr_out[4]~4 (
// Equation(s):
// \the_processor|mem_addr_out[4]~4_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [4])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [4])))

	.dataa(\the_processor|RZ|q [4]),
	.datab(gnd),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|PC|q [4]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[4]~4 .lut_mask = 16'hAFA0;
defparam \the_processor|mem_addr_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneiii_lcell_comb \the_processor|mem_addr_out[1]~1 (
// Equation(s):
// \the_processor|mem_addr_out[1]~1_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [1])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [1])))

	.dataa(\the_processor|RZ|q [1]),
	.datab(gnd),
	.datac(\the_processor|PC|q [1]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[1]~1 .lut_mask = 16'hAAF0;
defparam \the_processor|mem_addr_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneiii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\the_processor|mem_addr_out[5]~5_combout  & (!\the_processor|mem_addr_out[4]~4_combout  & (!\the_processor|mem_addr_out[1]~1_combout  & !\the_processor|mem_addr_out[0]~0_combout )))

	.dataa(\the_processor|mem_addr_out[5]~5_combout ),
	.datab(\the_processor|mem_addr_out[4]~4_combout ),
	.datac(\the_processor|mem_addr_out[1]~1_combout ),
	.datad(\the_processor|mem_addr_out[0]~0_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \the_processor|PC|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[13]~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[13] .is_wysiwyg = "true";
defparam \the_processor|PC|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneiii_lcell_comb \the_processor|mem_addr_out[13]~13 (
// Equation(s):
// \the_processor|mem_addr_out[13]~13_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [13])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [13])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [13]),
	.datac(\the_processor|PC|q [13]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[13]~13 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiii_lcell_comb \the_processor|MuxINC_out[10]~10 (
// Equation(s):
// \the_processor|MuxINC_out[10]~10_combout  = (\the_processor|IR|q [1] & (\the_processor|IR|q [16] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|IR|q [16]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[10]~10 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneiii_lcell_comb \the_processor|MuxINC_out[9]~9 (
// Equation(s):
// \the_processor|MuxINC_out[9]~9_combout  = (\the_processor|IR|q [15] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [15]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[9]~9 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneiii_lcell_comb \the_processor|MuxINC_out[6]~6 (
// Equation(s):
// \the_processor|MuxINC_out[6]~6_combout  = (\the_processor|IR|q [12] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [12]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[6]~6 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiii_lcell_comb \the_processor|MuxINC_out[5]~5 (
// Equation(s):
// \the_processor|MuxINC_out[5]~5_combout  = (\the_processor|IR|q [11] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [11]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[5]~5 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneiii_lcell_comb \the_processor|PC|q[5]~42 (
// Equation(s):
// \the_processor|PC|q[5]~42_combout  = (\the_processor|PC|q [5] & ((\the_processor|MuxINC_out[5]~5_combout  & (\the_processor|PC|q[4]~41  & VCC)) # (!\the_processor|MuxINC_out[5]~5_combout  & (!\the_processor|PC|q[4]~41 )))) # (!\the_processor|PC|q [5] & 
// ((\the_processor|MuxINC_out[5]~5_combout  & (!\the_processor|PC|q[4]~41 )) # (!\the_processor|MuxINC_out[5]~5_combout  & ((\the_processor|PC|q[4]~41 ) # (GND)))))
// \the_processor|PC|q[5]~43  = CARRY((\the_processor|PC|q [5] & (!\the_processor|MuxINC_out[5]~5_combout  & !\the_processor|PC|q[4]~41 )) # (!\the_processor|PC|q [5] & ((!\the_processor|PC|q[4]~41 ) # (!\the_processor|MuxINC_out[5]~5_combout ))))

	.dataa(\the_processor|PC|q [5]),
	.datab(\the_processor|MuxINC_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[4]~41 ),
	.combout(\the_processor|PC|q[5]~42_combout ),
	.cout(\the_processor|PC|q[5]~43 ));
// synopsys translate_off
defparam \the_processor|PC|q[5]~42 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneiii_lcell_comb \the_processor|PC|q[6]~44 (
// Equation(s):
// \the_processor|PC|q[6]~44_combout  = ((\the_processor|PC|q [6] $ (\the_processor|MuxINC_out[6]~6_combout  $ (!\the_processor|PC|q[5]~43 )))) # (GND)
// \the_processor|PC|q[6]~45  = CARRY((\the_processor|PC|q [6] & ((\the_processor|MuxINC_out[6]~6_combout ) # (!\the_processor|PC|q[5]~43 ))) # (!\the_processor|PC|q [6] & (\the_processor|MuxINC_out[6]~6_combout  & !\the_processor|PC|q[5]~43 )))

	.dataa(\the_processor|PC|q [6]),
	.datab(\the_processor|MuxINC_out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[5]~43 ),
	.combout(\the_processor|PC|q[6]~44_combout ),
	.cout(\the_processor|PC|q[6]~45 ));
// synopsys translate_off
defparam \the_processor|PC|q[6]~44 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneiii_lcell_comb \the_processor|PC|q[7]~46 (
// Equation(s):
// \the_processor|PC|q[7]~46_combout  = (\the_processor|MuxINC_out[7]~7_combout  & ((\the_processor|PC|q [7] & (\the_processor|PC|q[6]~45  & VCC)) # (!\the_processor|PC|q [7] & (!\the_processor|PC|q[6]~45 )))) # (!\the_processor|MuxINC_out[7]~7_combout  & 
// ((\the_processor|PC|q [7] & (!\the_processor|PC|q[6]~45 )) # (!\the_processor|PC|q [7] & ((\the_processor|PC|q[6]~45 ) # (GND)))))
// \the_processor|PC|q[7]~47  = CARRY((\the_processor|MuxINC_out[7]~7_combout  & (!\the_processor|PC|q [7] & !\the_processor|PC|q[6]~45 )) # (!\the_processor|MuxINC_out[7]~7_combout  & ((!\the_processor|PC|q[6]~45 ) # (!\the_processor|PC|q [7]))))

	.dataa(\the_processor|MuxINC_out[7]~7_combout ),
	.datab(\the_processor|PC|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[6]~45 ),
	.combout(\the_processor|PC|q[7]~46_combout ),
	.cout(\the_processor|PC|q[7]~47 ));
// synopsys translate_off
defparam \the_processor|PC|q[7]~46 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \the_processor|PC|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[7]~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[7] .is_wysiwyg = "true";
defparam \the_processor|PC|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneiii_lcell_comb \the_processor|PC|q[8]~48 (
// Equation(s):
// \the_processor|PC|q[8]~48_combout  = ((\the_processor|MuxINC_out[8]~8_combout  $ (\the_processor|PC|q [8] $ (!\the_processor|PC|q[7]~47 )))) # (GND)
// \the_processor|PC|q[8]~49  = CARRY((\the_processor|MuxINC_out[8]~8_combout  & ((\the_processor|PC|q [8]) # (!\the_processor|PC|q[7]~47 ))) # (!\the_processor|MuxINC_out[8]~8_combout  & (\the_processor|PC|q [8] & !\the_processor|PC|q[7]~47 )))

	.dataa(\the_processor|MuxINC_out[8]~8_combout ),
	.datab(\the_processor|PC|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[7]~47 ),
	.combout(\the_processor|PC|q[8]~48_combout ),
	.cout(\the_processor|PC|q[8]~49 ));
// synopsys translate_off
defparam \the_processor|PC|q[8]~48 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \the_processor|PC|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[8]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[8] .is_wysiwyg = "true";
defparam \the_processor|PC|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneiii_lcell_comb \the_processor|PC|q[9]~50 (
// Equation(s):
// \the_processor|PC|q[9]~50_combout  = (\the_processor|PC|q [9] & ((\the_processor|MuxINC_out[9]~9_combout  & (\the_processor|PC|q[8]~49  & VCC)) # (!\the_processor|MuxINC_out[9]~9_combout  & (!\the_processor|PC|q[8]~49 )))) # (!\the_processor|PC|q [9] & 
// ((\the_processor|MuxINC_out[9]~9_combout  & (!\the_processor|PC|q[8]~49 )) # (!\the_processor|MuxINC_out[9]~9_combout  & ((\the_processor|PC|q[8]~49 ) # (GND)))))
// \the_processor|PC|q[9]~51  = CARRY((\the_processor|PC|q [9] & (!\the_processor|MuxINC_out[9]~9_combout  & !\the_processor|PC|q[8]~49 )) # (!\the_processor|PC|q [9] & ((!\the_processor|PC|q[8]~49 ) # (!\the_processor|MuxINC_out[9]~9_combout ))))

	.dataa(\the_processor|PC|q [9]),
	.datab(\the_processor|MuxINC_out[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[8]~49 ),
	.combout(\the_processor|PC|q[9]~50_combout ),
	.cout(\the_processor|PC|q[9]~51 ));
// synopsys translate_off
defparam \the_processor|PC|q[9]~50 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneiii_lcell_comb \the_processor|PC|q[10]~52 (
// Equation(s):
// \the_processor|PC|q[10]~52_combout  = ((\the_processor|PC|q [10] $ (\the_processor|MuxINC_out[10]~10_combout  $ (!\the_processor|PC|q[9]~51 )))) # (GND)
// \the_processor|PC|q[10]~53  = CARRY((\the_processor|PC|q [10] & ((\the_processor|MuxINC_out[10]~10_combout ) # (!\the_processor|PC|q[9]~51 ))) # (!\the_processor|PC|q [10] & (\the_processor|MuxINC_out[10]~10_combout  & !\the_processor|PC|q[9]~51 )))

	.dataa(\the_processor|PC|q [10]),
	.datab(\the_processor|MuxINC_out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[9]~51 ),
	.combout(\the_processor|PC|q[10]~52_combout ),
	.cout(\the_processor|PC|q[10]~53 ));
// synopsys translate_off
defparam \the_processor|PC|q[10]~52 .lut_mask = 16'h698E;
defparam \the_processor|PC|q[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \the_processor|PC|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[10]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[10] .is_wysiwyg = "true";
defparam \the_processor|PC|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneiii_lcell_comb \the_processor|mem_addr_out[10]~10 (
// Equation(s):
// \the_processor|mem_addr_out[10]~10_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [10])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [10])))

	.dataa(\the_processor|RZ|q [10]),
	.datab(gnd),
	.datac(\the_processor|PC|q [10]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[10]~10 .lut_mask = 16'hAAF0;
defparam \the_processor|mem_addr_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \the_processor|RZ|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[14]~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[14] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \the_processor|PC|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[14]~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[14] .is_wysiwyg = "true";
defparam \the_processor|PC|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneiii_lcell_comb \the_processor|mem_addr_out[14]~14 (
// Equation(s):
// \the_processor|mem_addr_out[14]~14_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [14])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [14])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [14]),
	.datac(\the_processor|PC|q [14]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[14]~14 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneiii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\the_processor|mem_addr_out[11]~11_combout  & (!\the_processor|mem_addr_out[13]~13_combout  & (!\the_processor|mem_addr_out[10]~10_combout  & !\the_processor|mem_addr_out[14]~14_combout )))

	.dataa(\the_processor|mem_addr_out[11]~11_combout ),
	.datab(\the_processor|mem_addr_out[13]~13_combout ),
	.datac(\the_processor|mem_addr_out[10]~10_combout ),
	.datad(\the_processor|mem_addr_out[14]~14_combout ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneiii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~3_combout  & (\Equal1~0_combout  & \Equal1~2_combout )))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneiii_lcell_comb \the_processor|regfile_B_out[2]~2 (
// Equation(s):
// \the_processor|regfile_B_out[2]~2_combout  = (\the_processor|r1|q [2] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(\the_processor|r1|q [2]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[2]~2 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \the_processor|RB|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[2] .is_wysiwyg = "true";
defparam \the_processor|RB|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \the_processor|RM|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [2]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[2] .is_wysiwyg = "true";
defparam \the_processor|RM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiii_lcell_comb \for_data|q[2]~feeder (
// Equation(s):
// \for_data|q[2]~feeder_combout  = \the_processor|RM|q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [2]),
	.cin(gnd),
	.combout(\for_data|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[2]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \for_data|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[2] .is_wysiwyg = "true";
defparam \for_data|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneiii_lcell_comb \data_from_mem[2]~46 (
// Equation(s):
// \data_from_mem[2]~46_combout  = (\for_data|q [2]) # ((!\the_processor|mem_addr_out[12]~12_combout  & (\Equal1~4_combout  & \Equal1~8_combout )))

	.dataa(\the_processor|mem_addr_out[12]~12_combout ),
	.datab(\Equal1~4_combout ),
	.datac(\for_data|q [2]),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[2]~46 .lut_mask = 16'hF4F0;
defparam \data_from_mem[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \the_processor|IR|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[2]~46_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[2] .is_wysiwyg = "true";
defparam \the_processor|IR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiii_lcell_comb \data_from_mem[5]~48 (
// Equation(s):
// \data_from_mem[5]~48_combout  = (\for_data|q [5] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\for_data|q [5]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[5]~48 .lut_mask = 16'h8AAA;
defparam \data_from_mem[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \the_processor|IR|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[5]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[5] .is_wysiwyg = "true";
defparam \the_processor|IR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneiii_lcell_comb \the_processor|mem_write~0 (
// Equation(s):
// \the_processor|mem_write~0_combout  = (\the_processor|IR|q [2] & (!\the_processor|IR|q [5] & !\the_processor|IR|q [3]))

	.dataa(gnd),
	.datab(\the_processor|IR|q [2]),
	.datac(\the_processor|IR|q [5]),
	.datad(\the_processor|IR|q [3]),
	.cin(gnd),
	.combout(\the_processor|mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_write~0 .lut_mask = 16'h000C;
defparam \the_processor|mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneiii_lcell_comb \the_processor|r1_write~0 (
// Equation(s):
// \the_processor|r1_write~0_combout  = (\the_processor|T5~q  & ((\the_processor|IR|q [4] & (\the_processor|IR|q [0] & \the_processor|IR|q [1])) # (!\the_processor|IR|q [4] & (!\the_processor|IR|q [0] & !\the_processor|IR|q [1]))))

	.dataa(\the_processor|IR|q [4]),
	.datab(\the_processor|IR|q [0]),
	.datac(\the_processor|T5~q ),
	.datad(\the_processor|IR|q [1]),
	.cin(gnd),
	.combout(\the_processor|r1_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1_write~0 .lut_mask = 16'h8010;
defparam \the_processor|r1_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneiii_lcell_comb \the_processor|r1_write~1 (
// Equation(s):
// \the_processor|r1_write~1_combout  = (\the_processor|IR|q [22] & (\the_processor|Equal1~0_combout  & (\the_processor|mem_write~0_combout  & \the_processor|r1_write~0_combout )))

	.dataa(\the_processor|IR|q [22]),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|mem_write~0_combout ),
	.datad(\the_processor|r1_write~0_combout ),
	.cin(gnd),
	.combout(\the_processor|r1_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1_write~1 .lut_mask = 16'h8000;
defparam \the_processor|r1_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \the_processor|r1|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[0] .is_wysiwyg = "true";
defparam \the_processor|r1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiii_lcell_comb \the_processor|regfile_B_out[0]~0 (
// Equation(s):
// \the_processor|regfile_B_out[0]~0_combout  = (\the_processor|IR|q [22] & (\the_processor|Equal1~0_combout  & \the_processor|r1|q [0]))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|r1|q [0]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[0]~0 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \the_processor|RB|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[0] .is_wysiwyg = "true";
defparam \the_processor|RB|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiii_lcell_comb \the_processor|RM|q[0]~feeder (
// Equation(s):
// \the_processor|RM|q[0]~feeder_combout  = \the_processor|RB|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [0]),
	.cin(gnd),
	.combout(\the_processor|RM|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[0]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \the_processor|RM|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[0] .is_wysiwyg = "true";
defparam \the_processor|RM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneiii_lcell_comb \for_data|q[0]~feeder (
// Equation(s):
// \for_data|q[0]~feeder_combout  = \the_processor|RM|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [0]),
	.cin(gnd),
	.combout(\for_data|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[0]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \for_data|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[0] .is_wysiwyg = "true";
defparam \for_data|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneiii_lcell_comb \data_from_mem[0]~28 (
// Equation(s):
// \data_from_mem[0]~28_combout  = (\Equal1~9_combout  & ((!\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (\for_data|q [0]))

	.dataa(gnd),
	.datab(\for_data|q [0]),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[0]~28 .lut_mask = 16'h0FCC;
defparam \data_from_mem[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \the_processor|IR|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[0]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[0] .is_wysiwyg = "true";
defparam \the_processor|IR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneiii_lcell_comb \the_processor|mem_write~1 (
// Equation(s):
// \the_processor|mem_write~1_combout  = (\the_processor|IR|q [4] & (\the_processor|IR|q [0] & (\the_processor|T4~q  & \the_processor|mem_write~0_combout )))

	.dataa(\the_processor|IR|q [4]),
	.datab(\the_processor|IR|q [0]),
	.datac(\the_processor|T4~q ),
	.datad(\the_processor|mem_write~0_combout ),
	.cin(gnd),
	.combout(\the_processor|mem_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_write~1 .lut_mask = 16'h8000;
defparam \the_processor|mem_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneiii_lcell_comb \the_processor|MuxY_out~9 (
// Equation(s):
// \the_processor|MuxY_out~9_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[9]~51_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [9])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [9]))

	.dataa(\the_processor|RZ|q [9]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[9]~51_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~9 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \the_processor|RY|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[9] .is_wysiwyg = "true";
defparam \the_processor|RY|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \the_processor|r1|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [9]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[9] .is_wysiwyg = "true";
defparam \the_processor|r1|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiii_lcell_comb \the_processor|regfile_B_out[9]~9 (
// Equation(s):
// \the_processor|regfile_B_out[9]~9_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [9] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(\the_processor|r1|q [9]),
	.datac(gnd),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[9]~9 .lut_mask = 16'h8800;
defparam \the_processor|regfile_B_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiii_lcell_comb \the_processor|RB|q[9]~feeder (
// Equation(s):
// \the_processor|RB|q[9]~feeder_combout  = \the_processor|regfile_B_out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|regfile_B_out[9]~9_combout ),
	.cin(gnd),
	.combout(\the_processor|RB|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RB|q[9]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RB|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \the_processor|RB|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RB|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[9] .is_wysiwyg = "true";
defparam \the_processor|RB|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiii_lcell_comb \the_processor|RM|q[9]~feeder (
// Equation(s):
// \the_processor|RM|q[9]~feeder_combout  = \the_processor|RB|q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [9]),
	.cin(gnd),
	.combout(\the_processor|RM|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[9]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \the_processor|RM|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[9] .is_wysiwyg = "true";
defparam \the_processor|RM|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \for_data|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [9]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[9] .is_wysiwyg = "true";
defparam \for_data|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneiii_lcell_comb \data_from_mem[9]~51 (
// Equation(s):
// \data_from_mem[9]~51_combout  = (\for_data|q [9] & (((\the_processor|mem_addr_out[12]~12_combout ) # (!\Equal1~4_combout )) # (!\Equal1~8_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\for_data|q [9]),
	.datac(\the_processor|mem_addr_out[12]~12_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[9]~51 .lut_mask = 16'hC4CC;
defparam \data_from_mem[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \the_processor|IR|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[9]~51_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[9] .is_wysiwyg = "true";
defparam \the_processor|IR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneiii_lcell_comb \the_processor|MuxINC_out[3]~3 (
// Equation(s):
// \the_processor|MuxINC_out[3]~3_combout  = (\the_processor|INC_select~0_combout  & (\the_processor|IR|q [1] & (\the_processor|IR|q [9] & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|INC_select~0_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|IR|q [9]),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[3]~3 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \the_processor|PC|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[3]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[3] .is_wysiwyg = "true";
defparam \the_processor|PC|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N7
dffeas \the_processor|RZ|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[3]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[3] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneiii_lcell_comb \the_processor|mem_addr_out[3]~3 (
// Equation(s):
// \the_processor|mem_addr_out[3]~3_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [3]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [3]))

	.dataa(gnd),
	.datab(\the_processor|T1~q ),
	.datac(\the_processor|PC|q [3]),
	.datad(\the_processor|RZ|q [3]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[3]~3 .lut_mask = 16'hFC30;
defparam \the_processor|mem_addr_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneiii_lcell_comb \data_from_mem[1]~29 (
// Equation(s):
// \data_from_mem[1]~29_combout  = (\Equal1~9_combout  & ((\the_processor|mem_addr_out[3]~3_combout  $ (!\the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (\for_data|q [1]))

	.dataa(\for_data|q [1]),
	.datab(\the_processor|mem_addr_out[3]~3_combout ),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[1]~29 .lut_mask = 16'hC3AA;
defparam \data_from_mem[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \the_processor|IR|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[1]~29_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[1] .is_wysiwyg = "true";
defparam \the_processor|IR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiii_lcell_comb \the_processor|MuxINC_out[11]~11 (
// Equation(s):
// \the_processor|MuxINC_out[11]~11_combout  = (\the_processor|IR|q [17] & (\the_processor|IR|q [1] & (\the_processor|INC_select~0_combout  & \the_processor|INC_select~1_combout )))

	.dataa(\the_processor|IR|q [17]),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|INC_select~0_combout ),
	.datad(\the_processor|INC_select~1_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxINC_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxINC_out[11]~11 .lut_mask = 16'h8000;
defparam \the_processor|MuxINC_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneiii_lcell_comb \the_processor|PC|q[11]~54 (
// Equation(s):
// \the_processor|PC|q[11]~54_combout  = (\the_processor|PC|q [11] & ((\the_processor|MuxINC_out[11]~11_combout  & (\the_processor|PC|q[10]~53  & VCC)) # (!\the_processor|MuxINC_out[11]~11_combout  & (!\the_processor|PC|q[10]~53 )))) # (!\the_processor|PC|q 
// [11] & ((\the_processor|MuxINC_out[11]~11_combout  & (!\the_processor|PC|q[10]~53 )) # (!\the_processor|MuxINC_out[11]~11_combout  & ((\the_processor|PC|q[10]~53 ) # (GND)))))
// \the_processor|PC|q[11]~55  = CARRY((\the_processor|PC|q [11] & (!\the_processor|MuxINC_out[11]~11_combout  & !\the_processor|PC|q[10]~53 )) # (!\the_processor|PC|q [11] & ((!\the_processor|PC|q[10]~53 ) # (!\the_processor|MuxINC_out[11]~11_combout ))))

	.dataa(\the_processor|PC|q [11]),
	.datab(\the_processor|MuxINC_out[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\the_processor|PC|q[10]~53 ),
	.combout(\the_processor|PC|q[11]~54_combout ),
	.cout(\the_processor|PC|q[11]~55 ));
// synopsys translate_off
defparam \the_processor|PC|q[11]~54 .lut_mask = 16'h9617;
defparam \the_processor|PC|q[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \the_processor|PC|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[12]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[12] .is_wysiwyg = "true";
defparam \the_processor|PC|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N25
dffeas \the_processor|RZ|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[12]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[12] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiii_lcell_comb \the_processor|mem_addr_out[12]~12 (
// Equation(s):
// \the_processor|mem_addr_out[12]~12_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [12]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [12]))

	.dataa(\the_processor|T1~q ),
	.datab(\the_processor|PC|q [12]),
	.datac(gnd),
	.datad(\the_processor|RZ|q [12]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[12]~12 .lut_mask = 16'hEE44;
defparam \the_processor|mem_addr_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneiii_lcell_comb \data_from_mem[26]~55 (
// Equation(s):
// \data_from_mem[26]~55_combout  = (\for_data|q [26] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~4_combout ) # (!\Equal1~8_combout ))))

	.dataa(\for_data|q [26]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[26]~55 .lut_mask = 16'h8AAA;
defparam \data_from_mem[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \the_processor|IR|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[26]~55_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[26] .is_wysiwyg = "true";
defparam \the_processor|IR|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneiii_lcell_comb \data_from_mem[25]~54 (
// Equation(s):
// \data_from_mem[25]~54_combout  = (\for_data|q [25] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~4_combout ) # (!\Equal1~8_combout ))))

	.dataa(\for_data|q [25]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[25]~54 .lut_mask = 16'h8AAA;
defparam \data_from_mem[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \the_processor|IR|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[25]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[25] .is_wysiwyg = "true";
defparam \the_processor|IR|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \the_processor|IR|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[23]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[23] .is_wysiwyg = "true";
defparam \the_processor|IR|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneiii_lcell_comb \the_processor|Equal1~0 (
// Equation(s):
// \the_processor|Equal1~0_combout  = (!\the_processor|IR|q [24] & (!\the_processor|IR|q [26] & (!\the_processor|IR|q [25] & !\the_processor|IR|q [23])))

	.dataa(\the_processor|IR|q [24]),
	.datab(\the_processor|IR|q [26]),
	.datac(\the_processor|IR|q [25]),
	.datad(\the_processor|IR|q [23]),
	.cin(gnd),
	.combout(\the_processor|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|Equal1~0 .lut_mask = 16'h0001;
defparam \the_processor|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneiii_lcell_comb \the_processor|MuxY_out~31 (
// Equation(s):
// \the_processor|MuxY_out~31_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[31]~59_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [31])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [31]))

	.dataa(\the_processor|RZ|q [31]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[31]~59_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~31 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \the_processor|RY|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[31] .is_wysiwyg = "true";
defparam \the_processor|RY|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneiii_lcell_comb \the_processor|r1|q[31]~feeder (
// Equation(s):
// \the_processor|r1|q[31]~feeder_combout  = \the_processor|RY|q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [31]),
	.cin(gnd),
	.combout(\the_processor|r1|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[31]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \the_processor|r1|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[31] .is_wysiwyg = "true";
defparam \the_processor|r1|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneiii_lcell_comb \the_processor|regfile_B_out[31]~31 (
// Equation(s):
// \the_processor|regfile_B_out[31]~31_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|IR|q [22] & \the_processor|r1|q [31]))

	.dataa(gnd),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|IR|q [22]),
	.datad(\the_processor|r1|q [31]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[31]~31 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \the_processor|RB|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[31]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[31] .is_wysiwyg = "true";
defparam \the_processor|RB|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneiii_lcell_comb \the_processor|RM|q[31]~feeder (
// Equation(s):
// \the_processor|RM|q[31]~feeder_combout  = \the_processor|RB|q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [31]),
	.cin(gnd),
	.combout(\the_processor|RM|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[31]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \the_processor|RM|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[31] .is_wysiwyg = "true";
defparam \the_processor|RM|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneiii_lcell_comb \for_data|q[31]~feeder (
// Equation(s):
// \for_data|q[31]~feeder_combout  = \the_processor|RM|q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [31]),
	.cin(gnd),
	.combout(\for_data|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[31]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \for_data|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[31] .is_wysiwyg = "true";
defparam \for_data|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneiii_lcell_comb \data_from_mem[31]~59 (
// Equation(s):
// \data_from_mem[31]~59_combout  = (\for_data|q [31] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\the_processor|mem_addr_out[12]~12_combout ),
	.datab(\for_data|q [31]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[31]~59 .lut_mask = 16'h8CCC;
defparam \data_from_mem[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneiii_lcell_comb \the_processor|IR|q[31]~feeder (
// Equation(s):
// \the_processor|IR|q[31]~feeder_combout  = \data_from_mem[31]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_from_mem[31]~59_combout ),
	.cin(gnd),
	.combout(\the_processor|IR|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|IR|q[31]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|IR|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \the_processor|IR|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|IR|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[31] .is_wysiwyg = "true";
defparam \the_processor|IR|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneiii_lcell_comb \the_processor|MuxY_out~28 (
// Equation(s):
// \the_processor|MuxY_out~28_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[28]~56_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [28])))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [28]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|RZ|q [28]),
	.datad(\data_from_mem[28]~56_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~28 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \the_processor|RY|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[28] .is_wysiwyg = "true";
defparam \the_processor|RY|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \the_processor|r1|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [28]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[28] .is_wysiwyg = "true";
defparam \the_processor|r1|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneiii_lcell_comb \the_processor|regfile_B_out[28]~28 (
// Equation(s):
// \the_processor|regfile_B_out[28]~28_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [28] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|r1|q [28]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[28]~28 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \the_processor|RB|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[28]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[28] .is_wysiwyg = "true";
defparam \the_processor|RB|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneiii_lcell_comb \the_processor|RM|q[28]~feeder (
// Equation(s):
// \the_processor|RM|q[28]~feeder_combout  = \the_processor|RB|q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\the_processor|RB|q [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|RM|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \the_processor|RM|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \the_processor|RM|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[28] .is_wysiwyg = "true";
defparam \the_processor|RM|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \for_data|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [28]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[28] .is_wysiwyg = "true";
defparam \for_data|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneiii_lcell_comb \data_from_mem[28]~56 (
// Equation(s):
// \data_from_mem[28]~56_combout  = (\for_data|q [28] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\the_processor|mem_addr_out[12]~12_combout ),
	.datab(\for_data|q [28]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[28]~56 .lut_mask = 16'h8CCC;
defparam \data_from_mem[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneiii_lcell_comb \the_processor|IR|q[28]~feeder (
// Equation(s):
// \the_processor|IR|q[28]~feeder_combout  = \data_from_mem[28]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_from_mem[28]~56_combout ),
	.cin(gnd),
	.combout(\the_processor|IR|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|IR|q[28]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|IR|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \the_processor|IR|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|IR|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[28] .is_wysiwyg = "true";
defparam \the_processor|IR|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneiii_lcell_comb \the_processor|MuxY_out~29 (
// Equation(s):
// \the_processor|MuxY_out~29_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[29]~57_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [29])))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [29]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|RZ|q [29]),
	.datad(\data_from_mem[29]~57_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~29 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \the_processor|RY|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[29] .is_wysiwyg = "true";
defparam \the_processor|RY|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneiii_lcell_comb \the_processor|r1|q[29]~feeder (
// Equation(s):
// \the_processor|r1|q[29]~feeder_combout  = \the_processor|RY|q [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [29]),
	.cin(gnd),
	.combout(\the_processor|r1|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[29]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \the_processor|r1|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[29] .is_wysiwyg = "true";
defparam \the_processor|r1|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneiii_lcell_comb \the_processor|regfile_B_out[29]~29 (
// Equation(s):
// \the_processor|regfile_B_out[29]~29_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [29] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|r1|q [29]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[29]~29 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \the_processor|RB|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[29]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[29] .is_wysiwyg = "true";
defparam \the_processor|RB|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiii_lcell_comb \the_processor|RM|q[29]~feeder (
// Equation(s):
// \the_processor|RM|q[29]~feeder_combout  = \the_processor|RB|q [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [29]),
	.cin(gnd),
	.combout(\the_processor|RM|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[29]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N5
dffeas \the_processor|RM|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[29] .is_wysiwyg = "true";
defparam \the_processor|RM|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N17
dffeas \for_data|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [29]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[29] .is_wysiwyg = "true";
defparam \for_data|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneiii_lcell_comb \data_from_mem[29]~57 (
// Equation(s):
// \data_from_mem[29]~57_combout  = (\for_data|q [29] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\the_processor|mem_addr_out[12]~12_combout ),
	.datab(\for_data|q [29]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[29]~57 .lut_mask = 16'h8CCC;
defparam \data_from_mem[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \the_processor|IR|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_from_mem[29]~57_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\the_processor|T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|IR|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|IR|q[29] .is_wysiwyg = "true";
defparam \the_processor|IR|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneiii_lcell_comb \the_processor|Equal0~0 (
// Equation(s):
// \the_processor|Equal0~0_combout  = (!\the_processor|IR|q [30] & (!\the_processor|IR|q [31] & (!\the_processor|IR|q [28] & !\the_processor|IR|q [29])))

	.dataa(\the_processor|IR|q [30]),
	.datab(\the_processor|IR|q [31]),
	.datac(\the_processor|IR|q [28]),
	.datad(\the_processor|IR|q [29]),
	.cin(gnd),
	.combout(\the_processor|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|Equal0~0 .lut_mask = 16'h0001;
defparam \the_processor|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneiii_lcell_comb \the_processor|regfile_A_out[0]~0 (
// Equation(s):
// \the_processor|regfile_A_out[0]~0_combout  = (\the_processor|Equal0~0_combout  & (\the_processor|IR|q [27] & \the_processor|r1|q [0]))

	.dataa(gnd),
	.datab(\the_processor|Equal0~0_combout ),
	.datac(\the_processor|IR|q [27]),
	.datad(\the_processor|r1|q [0]),
	.cin(gnd),
	.combout(\the_processor|regfile_A_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_A_out[0]~0 .lut_mask = 16'hC000;
defparam \the_processor|regfile_A_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N5
dffeas \the_processor|RA|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_A_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RA|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RA|q[0] .is_wysiwyg = "true";
defparam \the_processor|RA|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \the_processor|RZ|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[0]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[0] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N1
dffeas \the_processor|PC|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[0]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[0] .is_wysiwyg = "true";
defparam \the_processor|PC|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneiii_lcell_comb \the_processor|mem_addr_out[0]~0 (
// Equation(s):
// \the_processor|mem_addr_out[0]~0_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [0])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [0])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [0]),
	.datac(\the_processor|PC|q [0]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[0]~0 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \the_processor|RZ|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[5]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[5] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \the_processor|PC|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[5]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[5] .is_wysiwyg = "true";
defparam \the_processor|PC|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneiii_lcell_comb \the_processor|mem_addr_out[5]~5 (
// Equation(s):
// \the_processor|mem_addr_out[5]~5_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [5])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [5])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [5]),
	.datac(\the_processor|PC|q [5]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[5]~5 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N13
dffeas \the_processor|PC|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[6] .is_wysiwyg = "true";
defparam \the_processor|PC|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneiii_lcell_comb \the_processor|mem_addr_out[6]~6 (
// Equation(s):
// \the_processor|mem_addr_out[6]~6_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [6]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [6]))

	.dataa(gnd),
	.datab(\the_processor|PC|q [6]),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|RZ|q [6]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[6]~6 .lut_mask = 16'hFC0C;
defparam \the_processor|mem_addr_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneiii_lcell_comb \the_processor|mem_addr_out[7]~7 (
// Equation(s):
// \the_processor|mem_addr_out[7]~7_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [7])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [7])))

	.dataa(\the_processor|RZ|q [7]),
	.datab(gnd),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|PC|q [7]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[7]~7 .lut_mask = 16'hAFA0;
defparam \the_processor|mem_addr_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \the_processor|RZ|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[8]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[8] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneiii_lcell_comb \the_processor|mem_addr_out[8]~8 (
// Equation(s):
// \the_processor|mem_addr_out[8]~8_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [8])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [8])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [8]),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|PC|q [8]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[8]~8 .lut_mask = 16'hCFC0;
defparam \the_processor|mem_addr_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \the_processor|RZ|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[9]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[9] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \the_processor|PC|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[9]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[9] .is_wysiwyg = "true";
defparam \the_processor|PC|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiii_lcell_comb \the_processor|mem_addr_out[9]~9 (
// Equation(s):
// \the_processor|mem_addr_out[9]~9_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [9])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [9])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [9]),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|PC|q [9]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[9]~9 .lut_mask = 16'hCFC0;
defparam \the_processor|mem_addr_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \the_processor|PC|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[11]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[11] .is_wysiwyg = "true";
defparam \the_processor|PC|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneiii_lcell_comb \the_processor|mem_addr_out[11]~11 (
// Equation(s):
// \the_processor|mem_addr_out[11]~11_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [11])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [11])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [11]),
	.datac(\the_processor|PC|q [11]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[11]~11 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \the_processor|RZ|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[15]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[15] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N31
dffeas \the_processor|PC|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[15]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[15] .is_wysiwyg = "true";
defparam \the_processor|PC|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneiii_lcell_comb \the_processor|mem_addr_out[15]~15 (
// Equation(s):
// \the_processor|mem_addr_out[15]~15_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [15])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [15])))

	.dataa(\the_processor|RZ|q [15]),
	.datab(gnd),
	.datac(\the_processor|T1~q ),
	.datad(\the_processor|PC|q [15]),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[15]~15 .lut_mask = 16'hAFA0;
defparam \the_processor|mem_addr_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneiii_lcell_comb \the_processor|mem_addr_out[22]~22 (
// Equation(s):
// \the_processor|mem_addr_out[22]~22_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [22]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [22]))

	.dataa(\the_processor|PC|q [22]),
	.datab(\the_processor|RZ|q [22]),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[22]~22 .lut_mask = 16'hCCAA;
defparam \the_processor|mem_addr_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \the_processor|RZ|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[23]~78_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[23] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneiii_lcell_comb \the_processor|mem_addr_out[23]~23 (
// Equation(s):
// \the_processor|mem_addr_out[23]~23_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [23])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [23])))

	.dataa(\the_processor|RZ|q [23]),
	.datab(gnd),
	.datac(\the_processor|PC|q [23]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[23]~23 .lut_mask = 16'hAAF0;
defparam \the_processor|mem_addr_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \the_processor|RZ|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[24]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[24] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \the_processor|PC|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[24]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[24] .is_wysiwyg = "true";
defparam \the_processor|PC|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneiii_lcell_comb \the_processor|mem_addr_out[24]~24 (
// Equation(s):
// \the_processor|mem_addr_out[24]~24_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [24])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [24])))

	.dataa(\the_processor|RZ|q [24]),
	.datab(\the_processor|PC|q [24]),
	.datac(gnd),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[24]~24 .lut_mask = 16'hAACC;
defparam \the_processor|mem_addr_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \the_processor|PC|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[25]~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[25] .is_wysiwyg = "true";
defparam \the_processor|PC|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \the_processor|RZ|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[25]~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[25] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneiii_lcell_comb \the_processor|mem_addr_out[25]~25 (
// Equation(s):
// \the_processor|mem_addr_out[25]~25_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [25]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [25]))

	.dataa(\the_processor|PC|q [25]),
	.datab(gnd),
	.datac(\the_processor|RZ|q [25]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[25]~25 .lut_mask = 16'hF0AA;
defparam \the_processor|mem_addr_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \the_processor|RZ|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[26]~84_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[26] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \the_processor|PC|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[26]~84_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[26] .is_wysiwyg = "true";
defparam \the_processor|PC|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneiii_lcell_comb \the_processor|mem_addr_out[26]~26 (
// Equation(s):
// \the_processor|mem_addr_out[26]~26_combout  = (\the_processor|T1~q  & (\the_processor|RZ|q [26])) # (!\the_processor|T1~q  & ((\the_processor|PC|q [26])))

	.dataa(gnd),
	.datab(\the_processor|RZ|q [26]),
	.datac(\the_processor|PC|q [26]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[26]~26 .lut_mask = 16'hCCF0;
defparam \the_processor|mem_addr_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \the_processor|PC|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|PC|q[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|PC_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|PC|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|PC|q[30] .is_wysiwyg = "true";
defparam \the_processor|PC|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \the_processor|RZ|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[30] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneiii_lcell_comb \the_processor|mem_addr_out[30]~30 (
// Equation(s):
// \the_processor|mem_addr_out[30]~30_combout  = (\the_processor|T1~q  & ((\the_processor|RZ|q [30]))) # (!\the_processor|T1~q  & (\the_processor|PC|q [30]))

	.dataa(gnd),
	.datab(\the_processor|PC|q [30]),
	.datac(\the_processor|RZ|q [30]),
	.datad(\the_processor|T1~q ),
	.cin(gnd),
	.combout(\the_processor|mem_addr_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_addr_out[30]~30 .lut_mask = 16'hF0CC;
defparam \the_processor|mem_addr_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiii_lcell_comb \the_processor|regfile_B_out[1]~1 (
// Equation(s):
// \the_processor|regfile_B_out[1]~1_combout  = (\the_processor|IR|q [22] & (\the_processor|Equal1~0_combout  & \the_processor|r1|q [1]))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|r1|q [1]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[1]~1 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \the_processor|RB|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[1] .is_wysiwyg = "true";
defparam \the_processor|RB|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiii_lcell_comb \the_processor|RM|q[1]~feeder (
// Equation(s):
// \the_processor|RM|q[1]~feeder_combout  = \the_processor|RB|q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [1]),
	.cin(gnd),
	.combout(\the_processor|RM|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[1]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \the_processor|RM|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[1] .is_wysiwyg = "true";
defparam \the_processor|RM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiii_lcell_comb \the_processor|regfile_B_out[3]~3 (
// Equation(s):
// \the_processor|regfile_B_out[3]~3_combout  = (\the_processor|IR|q [22] & (\the_processor|Equal1~0_combout  & \the_processor|r1|q [3]))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|r1|q [3]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[3]~3 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \the_processor|RB|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[3] .is_wysiwyg = "true";
defparam \the_processor|RB|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiii_lcell_comb \the_processor|RM|q[3]~feeder (
// Equation(s):
// \the_processor|RM|q[3]~feeder_combout  = \the_processor|RB|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [3]),
	.cin(gnd),
	.combout(\the_processor|RM|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[3]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \the_processor|RM|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[3] .is_wysiwyg = "true";
defparam \the_processor|RM|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \the_processor|RZ|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[4]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[4] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneiii_lcell_comb \the_processor|MuxY_out~4 (
// Equation(s):
// \the_processor|MuxY_out~4_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[4]~30_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [4])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [4]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [4]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[4]~30_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~4 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N31
dffeas \the_processor|RY|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[4] .is_wysiwyg = "true";
defparam \the_processor|RY|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \the_processor|r1|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [4]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[4] .is_wysiwyg = "true";
defparam \the_processor|r1|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneiii_lcell_comb \the_processor|regfile_B_out[4]~4 (
// Equation(s):
// \the_processor|regfile_B_out[4]~4_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [4] & \the_processor|IR|q [22]))

	.dataa(\the_processor|Equal1~0_combout ),
	.datab(gnd),
	.datac(\the_processor|r1|q [4]),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[4]~4 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \the_processor|RB|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[4] .is_wysiwyg = "true";
defparam \the_processor|RB|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneiii_lcell_comb \the_processor|RM|q[4]~feeder (
// Equation(s):
// \the_processor|RM|q[4]~feeder_combout  = \the_processor|RB|q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [4]),
	.cin(gnd),
	.combout(\the_processor|RM|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[4]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \the_processor|RM|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[4] .is_wysiwyg = "true";
defparam \the_processor|RM|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneiii_lcell_comb \the_processor|MuxY_out~5 (
// Equation(s):
// \the_processor|MuxY_out~5_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[5]~48_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [5])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [5]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [5]),
	.datad(\data_from_mem[5]~48_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~5 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N5
dffeas \the_processor|RY|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[5] .is_wysiwyg = "true";
defparam \the_processor|RY|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneiii_lcell_comb \the_processor|r1|q[5]~feeder (
// Equation(s):
// \the_processor|r1|q[5]~feeder_combout  = \the_processor|RY|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [5]),
	.cin(gnd),
	.combout(\the_processor|r1|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[5]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \the_processor|r1|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[5] .is_wysiwyg = "true";
defparam \the_processor|r1|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiii_lcell_comb \the_processor|regfile_B_out[5]~5 (
// Equation(s):
// \the_processor|regfile_B_out[5]~5_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [5] & \the_processor|IR|q [22]))

	.dataa(\the_processor|Equal1~0_combout ),
	.datab(gnd),
	.datac(\the_processor|r1|q [5]),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[5]~5 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \the_processor|RB|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[5] .is_wysiwyg = "true";
defparam \the_processor|RB|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneiii_lcell_comb \the_processor|RM|q[5]~feeder (
// Equation(s):
// \the_processor|RM|q[5]~feeder_combout  = \the_processor|RB|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [5]),
	.cin(gnd),
	.combout(\the_processor|RM|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[5]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \the_processor|RM|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[5] .is_wysiwyg = "true";
defparam \the_processor|RM|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \the_processor|RZ|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[10]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[10] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneiii_lcell_comb \the_processor|MuxY_out~10 (
// Equation(s):
// \the_processor|MuxY_out~10_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & (\data_from_mem[10]~32_combout )) # (!\the_processor|mem_write~1_combout  & ((\the_processor|RZ|q [10]))))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [10]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\data_from_mem[10]~32_combout ),
	.datad(\the_processor|RZ|q [10]),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~10 .lut_mask = 16'hF780;
defparam \the_processor|MuxY_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \the_processor|RY|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[10] .is_wysiwyg = "true";
defparam \the_processor|RY|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneiii_lcell_comb \the_processor|r1|q[10]~feeder (
// Equation(s):
// \the_processor|r1|q[10]~feeder_combout  = \the_processor|RY|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [10]),
	.cin(gnd),
	.combout(\the_processor|r1|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[10]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \the_processor|r1|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[10] .is_wysiwyg = "true";
defparam \the_processor|r1|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneiii_lcell_comb \the_processor|regfile_B_out[10]~10 (
// Equation(s):
// \the_processor|regfile_B_out[10]~10_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [10] & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|r1|q [10]),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[10]~10 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \the_processor|RB|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[10] .is_wysiwyg = "true";
defparam \the_processor|RB|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneiii_lcell_comb \the_processor|RM|q[10]~feeder (
// Equation(s):
// \the_processor|RM|q[10]~feeder_combout  = \the_processor|RB|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [10]),
	.cin(gnd),
	.combout(\the_processor|RM|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[10]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \the_processor|RM|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[10] .is_wysiwyg = "true";
defparam \the_processor|RM|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneiii_lcell_comb \the_processor|regfile_B_out[12]~12 (
// Equation(s):
// \the_processor|regfile_B_out[12]~12_combout  = (\the_processor|r1|q [12] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(\the_processor|r1|q [12]),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(gnd),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[12]~12 .lut_mask = 16'h8800;
defparam \the_processor|regfile_B_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \the_processor|RB|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[12] .is_wysiwyg = "true";
defparam \the_processor|RB|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneiii_lcell_comb \the_processor|RM|q[12]~feeder (
// Equation(s):
// \the_processor|RM|q[12]~feeder_combout  = \the_processor|RB|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [12]),
	.cin(gnd),
	.combout(\the_processor|RM|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[12]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \the_processor|RM|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[12] .is_wysiwyg = "true";
defparam \the_processor|RM|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneiii_lcell_comb \the_processor|regfile_B_out[13]~13 (
// Equation(s):
// \the_processor|regfile_B_out[13]~13_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [13] & \the_processor|IR|q [22]))

	.dataa(\the_processor|Equal1~0_combout ),
	.datab(\the_processor|r1|q [13]),
	.datac(\the_processor|IR|q [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[13]~13 .lut_mask = 16'h8080;
defparam \the_processor|regfile_B_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \the_processor|RB|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[13] .is_wysiwyg = "true";
defparam \the_processor|RB|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneiii_lcell_comb \the_processor|RM|q[13]~feeder (
// Equation(s):
// \the_processor|RM|q[13]~feeder_combout  = \the_processor|RB|q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [13]),
	.cin(gnd),
	.combout(\the_processor|RM|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[13]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \the_processor|RM|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[13] .is_wysiwyg = "true";
defparam \the_processor|RM|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneiii_lcell_comb \the_processor|MuxY_out~14 (
// Equation(s):
// \the_processor|MuxY_out~14_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[14]~36_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [14])))) # (!\the_processor|IR|q [1] & 
// (\the_processor|RZ|q [14]))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|RZ|q [14]),
	.datac(\the_processor|mem_write~1_combout ),
	.datad(\data_from_mem[14]~36_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~14 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \the_processor|RY|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[14] .is_wysiwyg = "true";
defparam \the_processor|RY|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \the_processor|r1|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RY|q [14]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[14] .is_wysiwyg = "true";
defparam \the_processor|r1|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneiii_lcell_comb \the_processor|regfile_B_out[14]~14 (
// Equation(s):
// \the_processor|regfile_B_out[14]~14_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|r1|q [14] & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|r1|q [14]),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[14]~14 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \the_processor|RB|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[14] .is_wysiwyg = "true";
defparam \the_processor|RB|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneiii_lcell_comb \the_processor|RM|q[14]~feeder (
// Equation(s):
// \the_processor|RM|q[14]~feeder_combout  = \the_processor|RB|q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [14]),
	.cin(gnd),
	.combout(\the_processor|RM|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[14]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \the_processor|RM|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[14] .is_wysiwyg = "true";
defparam \the_processor|RM|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \for_data|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [15]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[15] .is_wysiwyg = "true";
defparam \for_data|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneiii_lcell_comb \data_from_mem[15]~37 (
// Equation(s):
// \data_from_mem[15]~37_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & (\the_processor|mem_addr_out[2]~2_combout ))) # (!\Equal1~9_combout  & (((\for_data|q [15]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\for_data|q [15]),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[15]~37 .lut_mask = 16'h88F0;
defparam \data_from_mem[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneiii_lcell_comb \the_processor|MuxY_out~15 (
// Equation(s):
// \the_processor|MuxY_out~15_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[15]~37_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [15])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [15]))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|RZ|q [15]),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[15]~37_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~15 .lut_mask = 16'hEC4C;
defparam \the_processor|MuxY_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \the_processor|RY|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[15] .is_wysiwyg = "true";
defparam \the_processor|RY|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneiii_lcell_comb \the_processor|r1|q[15]~feeder (
// Equation(s):
// \the_processor|r1|q[15]~feeder_combout  = \the_processor|RY|q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [15]),
	.cin(gnd),
	.combout(\the_processor|r1|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[15]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \the_processor|r1|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[15] .is_wysiwyg = "true";
defparam \the_processor|r1|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneiii_lcell_comb \the_processor|regfile_B_out[15]~15 (
// Equation(s):
// \the_processor|regfile_B_out[15]~15_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [15] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(\the_processor|r1|q [15]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[15]~15 .lut_mask = 16'h8080;
defparam \the_processor|regfile_B_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \the_processor|RB|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[15] .is_wysiwyg = "true";
defparam \the_processor|RB|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneiii_lcell_comb \the_processor|RM|q[15]~feeder (
// Equation(s):
// \the_processor|RM|q[15]~feeder_combout  = \the_processor|RB|q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [15]),
	.cin(gnd),
	.combout(\the_processor|RM|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[15]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \the_processor|RM|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[15] .is_wysiwyg = "true";
defparam \the_processor|RM|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneiii_lcell_comb \the_processor|regfile_B_out[18]~18 (
// Equation(s):
// \the_processor|regfile_B_out[18]~18_combout  = (\the_processor|r1|q [18] & (\the_processor|IR|q [22] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|r1|q [18]),
	.datab(gnd),
	.datac(\the_processor|IR|q [22]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[18]~18 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \the_processor|RB|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[18]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[18] .is_wysiwyg = "true";
defparam \the_processor|RB|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \the_processor|RM|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [18]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[18] .is_wysiwyg = "true";
defparam \the_processor|RM|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \the_processor|RZ|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RZ|q[19]~70_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RZ|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RZ|q[19] .is_wysiwyg = "true";
defparam \the_processor|RZ|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \for_data|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RM|q [19]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[19] .is_wysiwyg = "true";
defparam \for_data|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneiii_lcell_comb \data_from_mem[19]~41 (
// Equation(s):
// \data_from_mem[19]~41_combout  = (\Equal1~9_combout  & (\the_processor|mem_addr_out[3]~3_combout  & ((\the_processor|mem_addr_out[2]~2_combout )))) # (!\Equal1~9_combout  & (((\for_data|q [19]))))

	.dataa(\the_processor|mem_addr_out[3]~3_combout ),
	.datab(\for_data|q [19]),
	.datac(\the_processor|mem_addr_out[2]~2_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[19]~41 .lut_mask = 16'hA0CC;
defparam \data_from_mem[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneiii_lcell_comb \the_processor|MuxY_out~19 (
// Equation(s):
// \the_processor|MuxY_out~19_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[19]~41_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [19])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [19]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [19]),
	.datad(\data_from_mem[19]~41_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~19 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \the_processor|RY|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[19] .is_wysiwyg = "true";
defparam \the_processor|RY|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneiii_lcell_comb \the_processor|r1|q[19]~feeder (
// Equation(s):
// \the_processor|r1|q[19]~feeder_combout  = \the_processor|RY|q [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [19]),
	.cin(gnd),
	.combout(\the_processor|r1|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[19]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \the_processor|r1|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[19] .is_wysiwyg = "true";
defparam \the_processor|r1|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiii_lcell_comb \the_processor|regfile_B_out[19]~19 (
// Equation(s):
// \the_processor|regfile_B_out[19]~19_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [19] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(\the_processor|r1|q [19]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[19]~19 .lut_mask = 16'h8080;
defparam \the_processor|regfile_B_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \the_processor|RB|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[19] .is_wysiwyg = "true";
defparam \the_processor|RB|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \the_processor|RM|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [19]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[19] .is_wysiwyg = "true";
defparam \the_processor|RM|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneiii_lcell_comb \the_processor|regfile_B_out[23]~23 (
// Equation(s):
// \the_processor|regfile_B_out[23]~23_combout  = (\the_processor|r1|q [23] & (\the_processor|Equal1~0_combout  & \the_processor|IR|q [22]))

	.dataa(gnd),
	.datab(\the_processor|r1|q [23]),
	.datac(\the_processor|Equal1~0_combout ),
	.datad(\the_processor|IR|q [22]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[23]~23 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \the_processor|RB|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[23] .is_wysiwyg = "true";
defparam \the_processor|RB|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneiii_lcell_comb \the_processor|RM|q[23]~feeder (
// Equation(s):
// \the_processor|RM|q[23]~feeder_combout  = \the_processor|RB|q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [23]),
	.cin(gnd),
	.combout(\the_processor|RM|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[23]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \the_processor|RM|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[23] .is_wysiwyg = "true";
defparam \the_processor|RM|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneiii_lcell_comb \data_from_mem[24]~53 (
// Equation(s):
// \data_from_mem[24]~53_combout  = (\for_data|q [24] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~4_combout ) # (!\Equal1~8_combout ))))

	.dataa(\for_data|q [24]),
	.datab(\the_processor|mem_addr_out[12]~12_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\data_from_mem[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[24]~53 .lut_mask = 16'h8AAA;
defparam \data_from_mem[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneiii_lcell_comb \the_processor|MuxY_out~24 (
// Equation(s):
// \the_processor|MuxY_out~24_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[24]~53_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [24])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [24]))

	.dataa(\the_processor|RZ|q [24]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[24]~53_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~24 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \the_processor|RY|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[24] .is_wysiwyg = "true";
defparam \the_processor|RY|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneiii_lcell_comb \the_processor|r1|q[24]~feeder (
// Equation(s):
// \the_processor|r1|q[24]~feeder_combout  = \the_processor|RY|q [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [24]),
	.cin(gnd),
	.combout(\the_processor|r1|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[24]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \the_processor|r1|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[24] .is_wysiwyg = "true";
defparam \the_processor|r1|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiii_lcell_comb \the_processor|regfile_B_out[24]~24 (
// Equation(s):
// \the_processor|regfile_B_out[24]~24_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [24] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|r1|q [24]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[24]~24 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \the_processor|RB|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[24]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[24] .is_wysiwyg = "true";
defparam \the_processor|RB|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \the_processor|RM|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [24]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[24] .is_wysiwyg = "true";
defparam \the_processor|RM|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneiii_lcell_comb \the_processor|MuxY_out~25 (
// Equation(s):
// \the_processor|MuxY_out~25_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[25]~54_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [25])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [25]))

	.dataa(\the_processor|RZ|q [25]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|IR|q [1]),
	.datad(\data_from_mem[25]~54_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~25 .lut_mask = 16'hEA2A;
defparam \the_processor|MuxY_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \the_processor|RY|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[25] .is_wysiwyg = "true";
defparam \the_processor|RY|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneiii_lcell_comb \the_processor|r1|q[25]~feeder (
// Equation(s):
// \the_processor|r1|q[25]~feeder_combout  = \the_processor|RY|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [25]),
	.cin(gnd),
	.combout(\the_processor|r1|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[25]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \the_processor|r1|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[25] .is_wysiwyg = "true";
defparam \the_processor|r1|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneiii_lcell_comb \the_processor|regfile_B_out[25]~25 (
// Equation(s):
// \the_processor|regfile_B_out[25]~25_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [25] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(gnd),
	.datac(\the_processor|r1|q [25]),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[25]~25 .lut_mask = 16'hA000;
defparam \the_processor|regfile_B_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \the_processor|RB|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[25]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[25] .is_wysiwyg = "true";
defparam \the_processor|RB|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \the_processor|RM|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [25]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[25] .is_wysiwyg = "true";
defparam \the_processor|RM|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneiii_lcell_comb \the_processor|MuxY_out~26 (
// Equation(s):
// \the_processor|MuxY_out~26_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[26]~55_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [26])))) # (!\the_processor|mem_write~1_combout  & 
// (\the_processor|RZ|q [26]))

	.dataa(\the_processor|RZ|q [26]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\data_from_mem[26]~55_combout ),
	.datad(\the_processor|IR|q [1]),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~26 .lut_mask = 16'hE2AA;
defparam \the_processor|MuxY_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \the_processor|RY|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[26] .is_wysiwyg = "true";
defparam \the_processor|RY|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneiii_lcell_comb \the_processor|r1|q[26]~feeder (
// Equation(s):
// \the_processor|r1|q[26]~feeder_combout  = \the_processor|RY|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [26]),
	.cin(gnd),
	.combout(\the_processor|r1|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[26]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \the_processor|r1|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[26] .is_wysiwyg = "true";
defparam \the_processor|r1|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneiii_lcell_comb \the_processor|regfile_B_out[26]~26 (
// Equation(s):
// \the_processor|regfile_B_out[26]~26_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|IR|q [22] & \the_processor|r1|q [26]))

	.dataa(gnd),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|IR|q [22]),
	.datad(\the_processor|r1|q [26]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[26]~26 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \the_processor|RB|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[26]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[26] .is_wysiwyg = "true";
defparam \the_processor|RB|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneiii_lcell_comb \the_processor|RM|q[26]~feeder (
// Equation(s):
// \the_processor|RM|q[26]~feeder_combout  = \the_processor|RB|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [26]),
	.cin(gnd),
	.combout(\the_processor|RM|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[26]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \the_processor|RM|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[26] .is_wysiwyg = "true";
defparam \the_processor|RM|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneiii_lcell_comb \the_processor|MuxY_out~27 (
// Equation(s):
// \the_processor|MuxY_out~27_combout  = (\the_processor|mem_write~1_combout  & ((\the_processor|IR|q [1] & ((\data_from_mem[27]~45_combout ))) # (!\the_processor|IR|q [1] & (\the_processor|RZ|q [27])))) # (!\the_processor|mem_write~1_combout  & 
// (((\the_processor|RZ|q [27]))))

	.dataa(\the_processor|mem_write~1_combout ),
	.datab(\the_processor|IR|q [1]),
	.datac(\the_processor|RZ|q [27]),
	.datad(\data_from_mem[27]~45_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~27 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \the_processor|RY|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[27] .is_wysiwyg = "true";
defparam \the_processor|RY|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneiii_lcell_comb \the_processor|r1|q[27]~feeder (
// Equation(s):
// \the_processor|r1|q[27]~feeder_combout  = \the_processor|RY|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [27]),
	.cin(gnd),
	.combout(\the_processor|r1|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[27]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \the_processor|r1|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[27] .is_wysiwyg = "true";
defparam \the_processor|r1|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiii_lcell_comb \the_processor|regfile_B_out[27]~27 (
// Equation(s):
// \the_processor|regfile_B_out[27]~27_combout  = (\the_processor|IR|q [22] & (\the_processor|r1|q [27] & \the_processor|Equal1~0_combout ))

	.dataa(\the_processor|IR|q [22]),
	.datab(\the_processor|r1|q [27]),
	.datac(gnd),
	.datad(\the_processor|Equal1~0_combout ),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[27]~27 .lut_mask = 16'h8800;
defparam \the_processor|regfile_B_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \the_processor|RB|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[27]~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[27] .is_wysiwyg = "true";
defparam \the_processor|RB|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiii_lcell_comb \the_processor|RM|q[27]~feeder (
// Equation(s):
// \the_processor|RM|q[27]~feeder_combout  = \the_processor|RB|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RB|q [27]),
	.cin(gnd),
	.combout(\the_processor|RM|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|RM|q[27]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|RM|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \the_processor|RM|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|RM|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[27] .is_wysiwyg = "true";
defparam \the_processor|RM|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneiii_lcell_comb \for_data|q[30]~feeder (
// Equation(s):
// \for_data|q[30]~feeder_combout  = \the_processor|RM|q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [30]),
	.cin(gnd),
	.combout(\for_data|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[30]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \for_data|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[30] .is_wysiwyg = "true";
defparam \for_data|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneiii_lcell_comb \data_from_mem[30]~58 (
// Equation(s):
// \data_from_mem[30]~58_combout  = (\for_data|q [30] & ((\the_processor|mem_addr_out[12]~12_combout ) # ((!\Equal1~8_combout ) # (!\Equal1~4_combout ))))

	.dataa(\the_processor|mem_addr_out[12]~12_combout ),
	.datab(\for_data|q [30]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~8_combout ),
	.cin(gnd),
	.combout(\data_from_mem[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[30]~58 .lut_mask = 16'h8CCC;
defparam \data_from_mem[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneiii_lcell_comb \the_processor|MuxY_out~30 (
// Equation(s):
// \the_processor|MuxY_out~30_combout  = (\the_processor|IR|q [1] & ((\the_processor|mem_write~1_combout  & ((\data_from_mem[30]~58_combout ))) # (!\the_processor|mem_write~1_combout  & (\the_processor|RZ|q [30])))) # (!\the_processor|IR|q [1] & 
// (((\the_processor|RZ|q [30]))))

	.dataa(\the_processor|IR|q [1]),
	.datab(\the_processor|mem_write~1_combout ),
	.datac(\the_processor|RZ|q [30]),
	.datad(\data_from_mem[30]~58_combout ),
	.cin(gnd),
	.combout(\the_processor|MuxY_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|MuxY_out~30 .lut_mask = 16'hF870;
defparam \the_processor|MuxY_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \the_processor|RY|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|MuxY_out~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RY|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RY|q[30] .is_wysiwyg = "true";
defparam \the_processor|RY|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneiii_lcell_comb \the_processor|r1|q[30]~feeder (
// Equation(s):
// \the_processor|r1|q[30]~feeder_combout  = \the_processor|RY|q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RY|q [30]),
	.cin(gnd),
	.combout(\the_processor|r1|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|r1|q[30]~feeder .lut_mask = 16'hFF00;
defparam \the_processor|r1|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \the_processor|r1|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|r1|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_processor|r1_write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|r1|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|r1|q[30] .is_wysiwyg = "true";
defparam \the_processor|r1|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneiii_lcell_comb \the_processor|regfile_B_out[30]~30 (
// Equation(s):
// \the_processor|regfile_B_out[30]~30_combout  = (\the_processor|Equal1~0_combout  & (\the_processor|IR|q [22] & \the_processor|r1|q [30]))

	.dataa(gnd),
	.datab(\the_processor|Equal1~0_combout ),
	.datac(\the_processor|IR|q [22]),
	.datad(\the_processor|r1|q [30]),
	.cin(gnd),
	.combout(\the_processor|regfile_B_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|regfile_B_out[30]~30 .lut_mask = 16'hC000;
defparam \the_processor|regfile_B_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \the_processor|RB|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\the_processor|regfile_B_out[30]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RB|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RB|q[30] .is_wysiwyg = "true";
defparam \the_processor|RB|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \the_processor|RM|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\the_processor|RB|q [30]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_processor|RM|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \the_processor|RM|q[30] .is_wysiwyg = "true";
defparam \the_processor|RM|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneiii_lcell_comb \for_data|q[12]~feeder (
// Equation(s):
// \for_data|q[12]~feeder_combout  = \the_processor|RM|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|RM|q [12]),
	.cin(gnd),
	.combout(\for_data|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \for_data|q[12]~feeder .lut_mask = 16'hFF00;
defparam \for_data|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \for_data|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\for_data|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_data_location~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\for_data|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \for_data|q[12] .is_wysiwyg = "true";
defparam \for_data|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneiii_lcell_comb \data_from_mem[12]~34 (
// Equation(s):
// \data_from_mem[12]~34_combout  = (\Equal1~9_combout  & (((\the_processor|mem_addr_out[2]~2_combout  & \the_processor|mem_addr_out[3]~3_combout )))) # (!\Equal1~9_combout  & (\for_data|q [12]))

	.dataa(\for_data|q [12]),
	.datab(\the_processor|mem_addr_out[2]~2_combout ),
	.datac(\the_processor|mem_addr_out[3]~3_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\data_from_mem[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_from_mem[12]~34 .lut_mask = 16'hC0AA;
defparam \data_from_mem[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneiii_lcell_comb \the_processor|mem_read (
// Equation(s):
// \the_processor|mem_read~combout  = ((\the_processor|mem_write~1_combout  & \the_processor|IR|q [1])) # (!\the_processor|T1~q )

	.dataa(gnd),
	.datab(\the_processor|T1~q ),
	.datac(\the_processor|mem_write~1_combout ),
	.datad(\the_processor|IR|q [1]),
	.cin(gnd),
	.combout(\the_processor|mem_read~combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_read .lut_mask = 16'hF333;
defparam \the_processor|mem_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneiii_lcell_comb \the_processor|mem_write (
// Equation(s):
// \the_processor|mem_write~combout  = (!\the_processor|IR|q [1] & \the_processor|mem_write~1_combout )

	.dataa(\the_processor|IR|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\the_processor|mem_write~1_combout ),
	.cin(gnd),
	.combout(\the_processor|mem_write~combout ),
	.cout());
// synopsys translate_off
defparam \the_processor|mem_write .lut_mask = 16'h5500;
defparam \the_processor|mem_write .sum_lutc_input = "datac";
// synopsys translate_on

assign ifetch_out = \ifetch_out~output_o ;

assign mem_addr_out[0] = \mem_addr_out[0]~output_o ;

assign mem_addr_out[1] = \mem_addr_out[1]~output_o ;

assign mem_addr_out[2] = \mem_addr_out[2]~output_o ;

assign mem_addr_out[3] = \mem_addr_out[3]~output_o ;

assign mem_addr_out[4] = \mem_addr_out[4]~output_o ;

assign mem_addr_out[5] = \mem_addr_out[5]~output_o ;

assign mem_addr_out[6] = \mem_addr_out[6]~output_o ;

assign mem_addr_out[7] = \mem_addr_out[7]~output_o ;

assign mem_addr_out[8] = \mem_addr_out[8]~output_o ;

assign mem_addr_out[9] = \mem_addr_out[9]~output_o ;

assign mem_addr_out[10] = \mem_addr_out[10]~output_o ;

assign mem_addr_out[11] = \mem_addr_out[11]~output_o ;

assign mem_addr_out[12] = \mem_addr_out[12]~output_o ;

assign mem_addr_out[13] = \mem_addr_out[13]~output_o ;

assign mem_addr_out[14] = \mem_addr_out[14]~output_o ;

assign mem_addr_out[15] = \mem_addr_out[15]~output_o ;

assign mem_addr_out[16] = \mem_addr_out[16]~output_o ;

assign mem_addr_out[17] = \mem_addr_out[17]~output_o ;

assign mem_addr_out[18] = \mem_addr_out[18]~output_o ;

assign mem_addr_out[19] = \mem_addr_out[19]~output_o ;

assign mem_addr_out[20] = \mem_addr_out[20]~output_o ;

assign mem_addr_out[21] = \mem_addr_out[21]~output_o ;

assign mem_addr_out[22] = \mem_addr_out[22]~output_o ;

assign mem_addr_out[23] = \mem_addr_out[23]~output_o ;

assign mem_addr_out[24] = \mem_addr_out[24]~output_o ;

assign mem_addr_out[25] = \mem_addr_out[25]~output_o ;

assign mem_addr_out[26] = \mem_addr_out[26]~output_o ;

assign mem_addr_out[27] = \mem_addr_out[27]~output_o ;

assign mem_addr_out[28] = \mem_addr_out[28]~output_o ;

assign mem_addr_out[29] = \mem_addr_out[29]~output_o ;

assign mem_addr_out[30] = \mem_addr_out[30]~output_o ;

assign mem_addr_out[31] = \mem_addr_out[31]~output_o ;

assign data_from_procr[0] = \data_from_procr[0]~output_o ;

assign data_from_procr[1] = \data_from_procr[1]~output_o ;

assign data_from_procr[2] = \data_from_procr[2]~output_o ;

assign data_from_procr[3] = \data_from_procr[3]~output_o ;

assign data_from_procr[4] = \data_from_procr[4]~output_o ;

assign data_from_procr[5] = \data_from_procr[5]~output_o ;

assign data_from_procr[6] = \data_from_procr[6]~output_o ;

assign data_from_procr[7] = \data_from_procr[7]~output_o ;

assign data_from_procr[8] = \data_from_procr[8]~output_o ;

assign data_from_procr[9] = \data_from_procr[9]~output_o ;

assign data_from_procr[10] = \data_from_procr[10]~output_o ;

assign data_from_procr[11] = \data_from_procr[11]~output_o ;

assign data_from_procr[12] = \data_from_procr[12]~output_o ;

assign data_from_procr[13] = \data_from_procr[13]~output_o ;

assign data_from_procr[14] = \data_from_procr[14]~output_o ;

assign data_from_procr[15] = \data_from_procr[15]~output_o ;

assign data_from_procr[16] = \data_from_procr[16]~output_o ;

assign data_from_procr[17] = \data_from_procr[17]~output_o ;

assign data_from_procr[18] = \data_from_procr[18]~output_o ;

assign data_from_procr[19] = \data_from_procr[19]~output_o ;

assign data_from_procr[20] = \data_from_procr[20]~output_o ;

assign data_from_procr[21] = \data_from_procr[21]~output_o ;

assign data_from_procr[22] = \data_from_procr[22]~output_o ;

assign data_from_procr[23] = \data_from_procr[23]~output_o ;

assign data_from_procr[24] = \data_from_procr[24]~output_o ;

assign data_from_procr[25] = \data_from_procr[25]~output_o ;

assign data_from_procr[26] = \data_from_procr[26]~output_o ;

assign data_from_procr[27] = \data_from_procr[27]~output_o ;

assign data_from_procr[28] = \data_from_procr[28]~output_o ;

assign data_from_procr[29] = \data_from_procr[29]~output_o ;

assign data_from_procr[30] = \data_from_procr[30]~output_o ;

assign data_from_procr[31] = \data_from_procr[31]~output_o ;

assign data_to_procr[0] = \data_to_procr[0]~output_o ;

assign data_to_procr[1] = \data_to_procr[1]~output_o ;

assign data_to_procr[2] = \data_to_procr[2]~output_o ;

assign data_to_procr[3] = \data_to_procr[3]~output_o ;

assign data_to_procr[4] = \data_to_procr[4]~output_o ;

assign data_to_procr[5] = \data_to_procr[5]~output_o ;

assign data_to_procr[6] = \data_to_procr[6]~output_o ;

assign data_to_procr[7] = \data_to_procr[7]~output_o ;

assign data_to_procr[8] = \data_to_procr[8]~output_o ;

assign data_to_procr[9] = \data_to_procr[9]~output_o ;

assign data_to_procr[10] = \data_to_procr[10]~output_o ;

assign data_to_procr[11] = \data_to_procr[11]~output_o ;

assign data_to_procr[12] = \data_to_procr[12]~output_o ;

assign data_to_procr[13] = \data_to_procr[13]~output_o ;

assign data_to_procr[14] = \data_to_procr[14]~output_o ;

assign data_to_procr[15] = \data_to_procr[15]~output_o ;

assign data_to_procr[16] = \data_to_procr[16]~output_o ;

assign data_to_procr[17] = \data_to_procr[17]~output_o ;

assign data_to_procr[18] = \data_to_procr[18]~output_o ;

assign data_to_procr[19] = \data_to_procr[19]~output_o ;

assign data_to_procr[20] = \data_to_procr[20]~output_o ;

assign data_to_procr[21] = \data_to_procr[21]~output_o ;

assign data_to_procr[22] = \data_to_procr[22]~output_o ;

assign data_to_procr[23] = \data_to_procr[23]~output_o ;

assign data_to_procr[24] = \data_to_procr[24]~output_o ;

assign data_to_procr[25] = \data_to_procr[25]~output_o ;

assign data_to_procr[26] = \data_to_procr[26]~output_o ;

assign data_to_procr[27] = \data_to_procr[27]~output_o ;

assign data_to_procr[28] = \data_to_procr[28]~output_o ;

assign data_to_procr[29] = \data_to_procr[29]~output_o ;

assign data_to_procr[30] = \data_to_procr[30]~output_o ;

assign data_to_procr[31] = \data_to_procr[31]~output_o ;

assign mem_read = \mem_read~output_o ;

assign mem_write = \mem_write~output_o ;

endmodule
