

================================================================
== Vitis HLS Report for 'scoring_euclidean'
================================================================
* Date:           Wed Mar 27 18:58:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        ?|        ?|        21|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 7, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 35 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:34]   --->   Operation 37 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln36 = store i31 0, i31 %i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln36 = store i32 0, i32 %sum" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 51 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 52 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 53 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load"   --->   Operation 54 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln36 = icmp_slt  i32 %i_cast, i32 %size_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 56 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.87ns)   --->   "%i_2 = add i31 %i_load, i31 1"   --->   Operation 57 'add' 'i_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %scoring_euclidean.exit, void %for.inc.split.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 58 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 59 'read' 'in1_stream_read' <Predicate = (icmp_ln36)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 60 'read' 'in2_stream_read' <Predicate = (icmp_ln36)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln36 = store i31 %i_2, i31 %i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 61 'store' 'store_ln36' <Predicate = (icmp_ln36)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %in1_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 62 'bitcast' 'bitcast_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i32 %in2_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 63 'bitcast' 'bitcast_ln37_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 64 [7/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 64 'fsub' 'diff' <Predicate = (icmp_ln36)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 65 [6/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 65 'fsub' 'diff' <Predicate = (icmp_ln36)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 66 [5/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 66 'fsub' 'diff' <Predicate = (icmp_ln36)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 67 [4/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 67 'fsub' 'diff' <Predicate = (icmp_ln36)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 68 [3/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 68 'fsub' 'diff' <Predicate = (icmp_ln36)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 69 [2/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 69 'fsub' 'diff' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 70 [1/7] (2.34ns)   --->   "%diff = fsub i32 %bitcast_ln37, i32 %bitcast_ln37_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37]   --->   Operation 70 'fsub' 'diff' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 71 [4/4] (2.32ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 71 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 72 [3/4] (2.32ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 72 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 73 [2/4] (2.32ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 73 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 74 [1/4] (2.32ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 74 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 75 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [7/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 76 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 77 [6/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 77 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 78 [5/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 78 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 79 [4/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 79 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 80 [3/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 80 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 81 [2/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 81 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 82 [1/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38]   --->   Operation 82 'fadd' 'sum_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.38>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:35]   --->   Operation 83 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln36 = store i32 %sum_1, i32 %sum" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36]   --->   Operation 85 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 2.29>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 86 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 87 [12/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 87 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 3> <Delay = 2.29>
ST_24 : Operation 88 [11/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 88 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 4> <Delay = 2.29>
ST_25 : Operation 89 [10/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 89 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 5> <Delay = 2.29>
ST_26 : Operation 90 [9/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 90 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 6> <Delay = 2.29>
ST_27 : Operation 91 [8/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 91 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 7> <Delay = 2.29>
ST_28 : Operation 92 [7/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 92 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 8> <Delay = 2.29>
ST_29 : Operation 93 [6/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 93 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 9> <Delay = 2.29>
ST_30 : Operation 94 [5/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 94 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 10> <Delay = 2.29>
ST_31 : Operation 95 [4/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 95 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 11> <Delay = 2.29>
ST_32 : Operation 96 [3/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 96 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 12> <Delay = 2.29>
ST_33 : Operation 97 [2/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 97 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 13> <Delay = 2.29>
ST_34 : Operation 98 [1/12] (2.29ns)   --->   "%tmp_i = fsqrt i32 @llvm.sqrt.f32, i32 %sum_load_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 98 'fsqrt' 'tmp_i' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %tmp_i, i32 %result" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:40]   --->   Operation 99 'store' 'store_ln40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln36', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36) of constant 0 on local variable 'i' [20]  (0.387 ns)

 <State 2>: 0.874ns
The critical path consists of the following:
	'load' operation ('i_load') on local variable 'i' [24]  (0 ns)
	'add' operation ('i_2') [28]  (0.874 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('in1_stream_read', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) on port 'in1_stream' (/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [33]  (1.22 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:37) [37]  (2.34 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [38]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [38]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [38]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [38]  (2.32 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'load' operation ('sum_load', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) on local variable '__x' [31]  (0 ns)
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38) [39]  (2.34 ns)

 <State 22>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln36', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:36) of variable 'sum', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:38 on local variable '__x' [41]  (0.387 ns)

 <State 23>: 2.3ns
The critical path consists of the following:
	'load' operation ('sum_load_1', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) on local variable '__x' [44]  (0 ns)
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 24>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 25>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 26>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 27>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 28>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 29>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 30>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 31>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 32>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 33>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)

 <State 34>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [45]  (2.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
