Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 17 17:24:29 2025
| Host         : LAPTOP-3H5FCR3B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (876)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 131 register/latch pins with no clock driven by root clock pin: div/purse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (876)
--------------------------------------------------
 There are 876 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.802        0.000                      0                   62        0.226        0.000                      0                   62        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.802        0.000                      0                   62        0.226        0.000                      0                   62        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.890ns (21.346%)  route 3.279ns (78.654%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.878     9.131    div/count[31]_i_3_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.255 r  div/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.255    div/count_0[31]
    SLICE_X32Y46         FDCE                                         r  div/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  div/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    div/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.890ns (22.218%)  route 3.116ns (77.782%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.714     8.967    div/count[31]_i_3_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.091 r  div/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.091    div/count_0[29]
    SLICE_X32Y46         FDCE                                         r  div/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  div/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.029    15.055    div/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.890ns (22.262%)  route 3.108ns (77.738%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.706     8.959    div/count[31]_i_3_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.083 r  div/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.083    div/count_0[30]
    SLICE_X32Y46         FDCE                                         r  div/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  div/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    div/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 div/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.089%)  route 3.098ns (78.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    div/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  div/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  div/count_reg[31]/Q
                         net (fo=2, routed)           0.673     6.215    div/count[31]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.339 r  div/count[31]_i_8/O
                         net (fo=1, routed)           0.420     6.759    div/count[31]_i_8_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.883 r  div/count[31]_i_4/O
                         net (fo=32, routed)          2.005     8.888    div/count[31]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  div/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.012    div/count_0[5]
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)        0.077    15.102    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.228%)  route 2.942ns (76.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.540     8.793    div/count[31]_i_3_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  div/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.917    div/count_0[22]
    SLICE_X30Y45         FDCE                                         r  div/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  div/count_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.077    15.103    div/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/purse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.549%)  route 2.889ns (76.451%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.488     8.741    div/count[31]_i_3_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.865 r  div/purse_i_1/O
                         net (fo=1, routed)           0.000     8.865    div/purse_i_1_n_0
    SLICE_X32Y45         FDCE                                         r  div/purse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  div/purse_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    div/purse_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.890ns (23.276%)  route 2.934ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.532     8.785    div/count[31]_i_3_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.909 r  div/count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.909    div/count_0[24]
    SLICE_X30Y45         FDCE                                         r  div/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  div/count_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.081    15.107    div/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.473%)  route 2.902ns (76.527%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.500     8.753    div/count[31]_i_3_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.877 r  div/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.877    div/count_0[25]
    SLICE_X30Y46         FDCE                                         r  div/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  div/count_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y46         FDCE (Setup_fdce_C_D)        0.077    15.103    div/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.890ns (23.491%)  route 2.899ns (76.509%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  div/count_reg[5]/Q
                         net (fo=2, routed)           0.788     6.391    div/count[5]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  div/count[31]_i_7/O
                         net (fo=1, routed)           0.614     7.129    div/count[31]_i_7_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  div/count[31]_i_3/O
                         net (fo=32, routed)          1.497     8.750    div/count[31]_i_3_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.874 r  div/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.874    div/count_0[26]
    SLICE_X30Y46         FDCE                                         r  div/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  div/count_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y46         FDCE (Setup_fdce_C_D)        0.081    15.107    div/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 div/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.881%)  route 2.956ns (78.119%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.565     5.086    div/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  div/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  div/count_reg[31]/Q
                         net (fo=2, routed)           0.673     6.215    div/count[31]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.339 r  div/count[31]_i_8/O
                         net (fo=1, routed)           0.420     6.759    div/count[31]_i_8_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.883 r  div/count[31]_i_4/O
                         net (fo=32, routed)          1.863     8.746    div/count[31]_i_4_n_0
    SLICE_X30Y41         LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  div/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.870    div/count_0[8]
    SLICE_X30Y41         FDCE                                         r  div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    div/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  div/count_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)        0.081    15.106    div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.562     1.445    div/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  div/count_reg[0]/Q
                         net (fo=3, routed)           0.138     1.747    div/count[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  div/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    div/count_0[0]
    SLICE_X30Y40         FDCE                                         r  div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.831     1.958    div/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  div/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.121     1.566    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_display/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    u_display/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_display/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.688    u_display/count_reg_n_0_[15]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  u_display/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    u_display/count_reg[12]_i_1_n_4
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.951    u_display/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.105     1.544    u_display/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_display/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    u_display/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_display/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    u_display/count_reg_n_0_[11]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  u_display/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    u_display/count_reg[8]_i_1_n_4
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.825     1.952    u_display/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.105     1.544    u_display/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_display/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.558     1.441    u_display/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  u_display/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_display/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    u_display/count_reg_n_0_[3]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  u_display/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    u_display/count_reg[0]_i_1_n_4
    SLICE_X55Y19         FDCE                                         r  u_display/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     1.954    u_display/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  u_display/count_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.105     1.546    u_display/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_display/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.557     1.440    u_display/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_display/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.689    u_display/count_reg_n_0_[7]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  u_display/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    u_display/count_reg[4]_i_1_n_4
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.826     1.953    u_display/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.105     1.545    u_display/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_display/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u_display/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_display/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.683    u_display/count_reg_n_0_[16]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  u_display/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    u_display/count_reg[16]_i_1_n_7
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.822     1.949    u_display/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[16]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.105     1.542    u_display/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_display/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    u_display/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_display/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.685    u_display/count_reg_n_0_[12]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  u_display/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    u_display/count_reg[12]_i_1_n_7
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.951    u_display/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_display/count_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.105     1.544    u_display/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_display/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.557     1.440    u_display/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_display/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.686    u_display/count_reg_n_0_[4]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  u_display/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    u_display/count_reg[4]_i_1_n_7
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.826     1.953    u_display/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  u_display/count_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.105     1.545    u_display/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_display/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    u_display/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_display/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    u_display/count_reg_n_0_[8]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  u_display/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    u_display/count_reg[8]_i_1_n_7
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.825     1.952    u_display/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_display/count_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.105     1.544    u_display/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_display/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u_display/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_display/count_reg[18]/Q
                         net (fo=1, routed)           0.109     1.688    u_display/count_reg_n_0_[18]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  u_display/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    u_display/count_reg[16]_i_1_n_5
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.822     1.949    u_display/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  u_display/count_reg[18]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.105     1.542    u_display/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   u_display/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   u_display/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   u_display/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   u_display/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   u_display/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   u_display/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   u_display/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   u_display/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   u_display/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   div/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   div/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   div/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   div/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   div/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   div/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   div/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   div/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   div/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   div/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   u_display/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   u_display/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   u_display/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   u_display/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   u_display/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   u_display/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   u_display/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   u_display/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   u_display/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   u_display/ans_reg[0]/C



