library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity axi_bus is
    
end axi_bus;

architecture rtl of axi_bus is

begin


end rtl;
