
DigitalTeknikProjekt.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000082  00800200  000006a8  0000073c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000006e  00800282  00800282  000007be  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007be  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000830  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001311  00000000  00000000  000008f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000efc  00000000  00000000  00001c01  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000078a  00000000  00000000  00002afd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001b8  00000000  00000000  00003288  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000706  00000000  00000000  00003440  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004c1  00000000  00000000  00003b46  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  00004007  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	2b c1       	rjmp	.+598    	; 0x2b8 <__vector_24>
  62:	00 00       	nop
  64:	a2 c1       	rjmp	.+836    	; 0x3aa <__vector_25>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	c5 c1       	rjmp	.+906    	; 0x3f8 <__vector_27>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e8 ea       	ldi	r30, 0xA8	; 168
  fc:	f6 e0       	ldi	r31, 0x06	; 6
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a2 38       	cpi	r26, 0x82	; 130
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a2 e8       	ldi	r26, 0x82	; 130
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a0 3f       	cpi	r26, 0xF0	; 240
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	78 d0       	rcall	.+240    	; 0x210 <main>
 120:	c1 c2       	rjmp	.+1410   	; 0x6a4 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <transmitPacket>:
#include "packet.h"

#define F_CPU 16000000UL
#include <util/delay.h>

int transmitPacket(char* packet){
 124:	ef 92       	push	r14
 126:	ff 92       	push	r15
 128:	0f 93       	push	r16
 12a:	1f 93       	push	r17
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	8c 01       	movw	r16, r24
	char response;
	for(int z = 0; z < 3; z++){
 132:	e1 2c       	mov	r14, r1
 134:	f1 2c       	mov	r15, r1
 136:	5a c0       	rjmp	.+180    	; 0x1ec <transmitPacket+0xc8>
		for(int i = 0; i < 3; i++){
			response = SPI_transmit(packet[i], 1);
 138:	61 e0       	ldi	r22, 0x01	; 1
 13a:	70 e0       	ldi	r23, 0x00	; 0
 13c:	f8 01       	movw	r30, r16
 13e:	ec 0f       	add	r30, r28
 140:	fd 1f       	adc	r31, r29
 142:	80 81       	ld	r24, Z
 144:	9e d0       	rcall	.+316    	; 0x282 <SPI_transmit>
			if(response == 0x03){
 146:	83 30       	cpi	r24, 0x03	; 3
 148:	41 f4       	brne	.+16     	; 0x15a <transmitPacket+0x36>
				UART_transStr("Unkown error", 1);
 14a:	61 e0       	ldi	r22, 0x01	; 1
 14c:	70 e0       	ldi	r23, 0x00	; 0
 14e:	89 e0       	ldi	r24, 0x09	; 9
 150:	92 e0       	ldi	r25, 0x02	; 2
 152:	da d0       	rcall	.+436    	; 0x308 <UART_transStr>
				i = 0;
 154:	c0 e0       	ldi	r28, 0x00	; 0
 156:	d0 e0       	ldi	r29, 0x00	; 0
 158:	1c c0       	rjmp	.+56     	; 0x192 <transmitPacket+0x6e>
			}
			else if(response == 0x02){
 15a:	82 30       	cpi	r24, 0x02	; 2
 15c:	41 f4       	brne	.+16     	; 0x16e <transmitPacket+0x4a>
				UART_transStr("CRC error", 1);
 15e:	61 e0       	ldi	r22, 0x01	; 1
 160:	70 e0       	ldi	r23, 0x00	; 0
 162:	86 e1       	ldi	r24, 0x16	; 22
 164:	92 e0       	ldi	r25, 0x02	; 2
 166:	d0 d0       	rcall	.+416    	; 0x308 <UART_transStr>
				i = 0;
 168:	c0 e0       	ldi	r28, 0x00	; 0
 16a:	d0 e0       	ldi	r29, 0x00	; 0
 16c:	12 c0       	rjmp	.+36     	; 0x192 <transmitPacket+0x6e>
			}
			else if(response == 0x01){
 16e:	81 30       	cpi	r24, 0x01	; 1
 170:	41 f4       	brne	.+16     	; 0x182 <transmitPacket+0x5e>
				UART_transStr("ACK error", 1);
 172:	61 e0       	ldi	r22, 0x01	; 1
 174:	70 e0       	ldi	r23, 0x00	; 0
 176:	80 e2       	ldi	r24, 0x20	; 32
 178:	92 e0       	ldi	r25, 0x02	; 2
 17a:	c6 d0       	rcall	.+396    	; 0x308 <UART_transStr>
				i = 0;
 17c:	c0 e0       	ldi	r28, 0x00	; 0
 17e:	d0 e0       	ldi	r29, 0x00	; 0
 180:	08 c0       	rjmp	.+16     	; 0x192 <transmitPacket+0x6e>
			}
			else if(response == 0x00){}else{
 182:	88 23       	and	r24, r24
 184:	31 f0       	breq	.+12     	; 0x192 <transmitPacket+0x6e>
				UART_transStr("Response error, package terminated", 1);
 186:	61 e0       	ldi	r22, 0x01	; 1
 188:	70 e0       	ldi	r23, 0x00	; 0
 18a:	8a e2       	ldi	r24, 0x2A	; 42
 18c:	92 e0       	ldi	r25, 0x02	; 2
 18e:	bc d0       	rcall	.+376    	; 0x308 <UART_transStr>
				return 1;
 190:	36 c0       	rjmp	.+108    	; 0x1fe <transmitPacket+0xda>
#include <util/delay.h>

int transmitPacket(char* packet){
	char response;
	for(int z = 0; z < 3; z++){
		for(int i = 0; i < 3; i++){
 192:	21 96       	adiw	r28, 0x01	; 1
 194:	02 c0       	rjmp	.+4      	; 0x19a <transmitPacket+0x76>
 196:	c0 e0       	ldi	r28, 0x00	; 0
 198:	d0 e0       	ldi	r29, 0x00	; 0
 19a:	c3 30       	cpi	r28, 0x03	; 3
 19c:	d1 05       	cpc	r29, r1
 19e:	64 f2       	brlt	.-104    	; 0x138 <transmitPacket+0x14>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1a0:	8f e9       	ldi	r24, 0x9F	; 159
 1a2:	9f e0       	ldi	r25, 0x0F	; 15
 1a4:	01 97       	sbiw	r24, 0x01	; 1
 1a6:	f1 f7       	brne	.-4      	; 0x1a4 <transmitPacket+0x80>
 1a8:	00 c0       	rjmp	.+0      	; 0x1aa <transmitPacket+0x86>
				UART_transStr("Response error, package terminated", 1);
				return 1;
			}
		}
		_delay_ms(1);
		response = SPI_transmit(0x00, 1);
 1aa:	00 00       	nop
 1ac:	61 e0       	ldi	r22, 0x01	; 1
 1ae:	70 e0       	ldi	r23, 0x00	; 0
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	67 d0       	rcall	.+206    	; 0x282 <SPI_transmit>
		if(response == 0x03){
 1b4:	83 30       	cpi	r24, 0x03	; 3
			UART_transStr("Unknown error", 1);
 1b6:	31 f4       	brne	.+12     	; 0x1c4 <transmitPacket+0xa0>
 1b8:	61 e0       	ldi	r22, 0x01	; 1
 1ba:	70 e0       	ldi	r23, 0x00	; 0
 1bc:	8d e4       	ldi	r24, 0x4D	; 77
 1be:	92 e0       	ldi	r25, 0x02	; 2
 1c0:	a3 d0       	rcall	.+326    	; 0x308 <UART_transStr>
		}
		else if(response == 0x02){
 1c2:	11 c0       	rjmp	.+34     	; 0x1e6 <transmitPacket+0xc2>
 1c4:	82 30       	cpi	r24, 0x02	; 2
			UART_transStr("CRC error", 1);
 1c6:	31 f4       	brne	.+12     	; 0x1d4 <transmitPacket+0xb0>
 1c8:	61 e0       	ldi	r22, 0x01	; 1
 1ca:	70 e0       	ldi	r23, 0x00	; 0
 1cc:	86 e1       	ldi	r24, 0x16	; 22
 1ce:	92 e0       	ldi	r25, 0x02	; 2
 1d0:	9b d0       	rcall	.+310    	; 0x308 <UART_transStr>
 1d2:	09 c0       	rjmp	.+18     	; 0x1e6 <transmitPacket+0xc2>
		}
		else if(response == 0x01){
 1d4:	81 30       	cpi	r24, 0x01	; 1
			return 1;
		}
		else if(response == 0x00){}else{
 1d6:	99 f0       	breq	.+38     	; 0x1fe <transmitPacket+0xda>
 1d8:	88 23       	and	r24, r24
			UART_transStr("Response error, package terminated", 1);
 1da:	29 f0       	breq	.+10     	; 0x1e6 <transmitPacket+0xc2>
 1dc:	61 e0       	ldi	r22, 0x01	; 1
 1de:	70 e0       	ldi	r23, 0x00	; 0
 1e0:	8a e2       	ldi	r24, 0x2A	; 42
 1e2:	92 e0       	ldi	r25, 0x02	; 2
 1e4:	91 d0       	rcall	.+290    	; 0x308 <UART_transStr>
#define F_CPU 16000000UL
#include <util/delay.h>

int transmitPacket(char* packet){
	char response;
	for(int z = 0; z < 3; z++){
 1e6:	9f ef       	ldi	r25, 0xFF	; 255
 1e8:	e9 1a       	sub	r14, r25
 1ea:	f9 0a       	sbc	r15, r25
 1ec:	83 e0       	ldi	r24, 0x03	; 3
 1ee:	e8 16       	cp	r14, r24
 1f0:	f1 04       	cpc	r15, r1
		}
		else if(response == 0x00){}else{
			UART_transStr("Response error, package terminated", 1);
		}
	}
	UART_transStr("Transmission error, package terminated", 1);
 1f2:	8c f2       	brlt	.-94     	; 0x196 <transmitPacket+0x72>
 1f4:	61 e0       	ldi	r22, 0x01	; 1
 1f6:	70 e0       	ldi	r23, 0x00	; 0
 1f8:	8b e5       	ldi	r24, 0x5B	; 91
 1fa:	92 e0       	ldi	r25, 0x02	; 2
 1fc:	85 d0       	rcall	.+266    	; 0x308 <UART_transStr>
	return 1;
}
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	df 91       	pop	r29
 204:	cf 91       	pop	r28
 206:	1f 91       	pop	r17
 208:	0f 91       	pop	r16
 20a:	ff 90       	pop	r15
 20c:	ef 90       	pop	r14
 20e:	08 95       	ret

00000210 <main>:

int main(void){
	SPI_init(MASTER);
 210:	80 e0       	ldi	r24, 0x00	; 0
 212:	1e d0       	rcall	.+60     	; 0x250 <SPI_init>
	UART_init();
 214:	5b d0       	rcall	.+182    	; 0x2cc <UART_init>
 216:	61 e0       	ldi	r22, 0x01	; 1
	char* packet = (char*)calloc(3, sizeof(char));
 218:	70 e0       	ldi	r23, 0x00	; 0
 21a:	83 e0       	ldi	r24, 0x03	; 3
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	00 d1       	rcall	.+512    	; 0x420 <calloc>
 220:	ec 01       	movw	r28, r24
 222:	ae 01       	movw	r20, r28
    while(1){
		packet_makePacket(AMPLITUDE, 0x3F, packet);
 224:	6f e3       	ldi	r22, 0x3F	; 63
 226:	82 e0       	ldi	r24, 0x02	; 2
 228:	03 d0       	rcall	.+6      	; 0x230 <packet_makePacket>
		transmitPacket(packet);
 22a:	ce 01       	movw	r24, r28
 22c:	7b df       	rcall	.-266    	; 0x124 <transmitPacket>
 22e:	f9 cf       	rjmp	.-14     	; 0x222 <main+0x12>

00000230 <packet_makePacket>:
#include "packet.h"

void packet_makePacket(char ADDR, char DATA, char* packet){
 230:	fa 01       	movw	r30, r20
	char CRC;
	if(DATA >= 255){
 232:	6f 3f       	cpi	r22, 0xFF	; 255
 234:	39 f4       	brne	.+14     	; 0x244 <packet_makePacket+0x14>
		CRC = 255 - ((int)DATA % 255);
 236:	91 e0       	ldi	r25, 0x01	; 1
 238:	6f 3f       	cpi	r22, 0xFF	; 255
 23a:	08 f4       	brcc	.+2      	; 0x23e <packet_makePacket+0xe>
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	96 0f       	add	r25, r22
 240:	90 95       	com	r25
 242:	02 c0       	rjmp	.+4      	; 0x248 <packet_makePacket+0x18>
	} else{
		CRC = 255 - DATA;
 244:	96 2f       	mov	r25, r22
 246:	90 95       	com	r25
	}
	packet[0] = ADDR;
 248:	80 83       	st	Z, r24
	packet[1] = DATA;
 24a:	61 83       	std	Z+1, r22	; 0x01
	packet[2] = CRC;
 24c:	92 83       	std	Z+2, r25	; 0x02
 24e:	08 95       	ret

00000250 <SPI_init>:
#include <avr/interrupt.h>
#include "./SPILib.h"

/* Replace with your library code */
int SPI_init(char role){
	sei();
 250:	78 94       	sei
	if(role == MASTER){
 252:	81 11       	cpse	r24, r1
 254:	08 c0       	rjmp	.+16     	; 0x266 <SPI_init+0x16>
		DDRB = (1<<PB0)|(1<<PB1)|(1<<PB2); //Sets ss-not, MOSI and SCK to be outputs
 256:	87 e0       	ldi	r24, 0x07	; 7
 258:	84 b9       	out	0x04, r24	; 4
		PORTB = 0b00000000;
 25a:	15 b8       	out	0x05, r1	; 5
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0); //Initiates control register
 25c:	81 e5       	ldi	r24, 0x51	; 81
 25e:	8c bd       	out	0x2c, r24	; 44
		SPCR = 0b01001000; //Initiates control register
	}
	else{
		return 0;
	}
	return 1;
 260:	81 e0       	ldi	r24, 0x01	; 1
 262:	90 e0       	ldi	r25, 0x00	; 0
 264:	08 95       	ret
	if(role == MASTER){
		DDRB = (1<<PB0)|(1<<PB1)|(1<<PB2); //Sets ss-not, MOSI and SCK to be outputs
		PORTB = 0b00000000;
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0); //Initiates control register
	}
	else if(role == SLAVE){
 266:	8f 3f       	cpi	r24, 0xFF	; 255
 268:	49 f4       	brne	.+18     	; 0x27c <SPI_init+0x2c>
		DDRB = (1<<PB3); //Sets MISO as output
 26a:	88 e0       	ldi	r24, 0x08	; 8
 26c:	84 b9       	out	0x04, r24	; 4
		PORTB = (1<<PB0); //Sets clock to pull high
 26e:	81 e0       	ldi	r24, 0x01	; 1
 270:	85 b9       	out	0x05, r24	; 5
		SPCR = 0b01001000; //Initiates control register
 272:	88 e4       	ldi	r24, 0x48	; 72
 274:	8c bd       	out	0x2c, r24	; 44
	}
	else{
		return 0;
	}
	return 1;
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	08 95       	ret
		DDRB = (1<<PB3); //Sets MISO as output
		PORTB = (1<<PB0); //Sets clock to pull high
		SPCR = 0b01001000; //Initiates control register
	}
	else{
		return 0;
 27c:	80 e0       	ldi	r24, 0x00	; 0
 27e:	90 e0       	ldi	r25, 0x00	; 0
	}
	return 1;
}
 280:	08 95       	ret

00000282 <SPI_transmit>:

char SPI_transmit(char transmitionCode, int toggleRecieve){
	if((DDRB & 0b00000111) == 0b00000111){
 282:	94 b1       	in	r25, 0x04	; 4
 284:	97 70       	andi	r25, 0x07	; 7
 286:	97 30       	cpi	r25, 0x07	; 7
 288:	99 f4       	brne	.+38     	; 0x2b0 <SPI_transmit+0x2e>
		PORTB &= 0b11111110;
 28a:	95 b1       	in	r25, 0x05	; 5
 28c:	9e 7f       	andi	r25, 0xFE	; 254
 28e:	95 b9       	out	0x05, r25	; 5
		SPDR = transmitionCode;
 290:	8e bd       	out	0x2e, r24	; 46
		while((SPSR & 0b10000000) != 0b10000000){} //Waits for transmition to finish
 292:	0d b4       	in	r0, 0x2d	; 45
 294:	07 fe       	sbrs	r0, 7
 296:	fd cf       	rjmp	.-6      	; 0x292 <SPI_transmit+0x10>
		PORTB |= 0b00000001;
 298:	85 b1       	in	r24, 0x05	; 5
 29a:	81 60       	ori	r24, 0x01	; 1
 29c:	85 b9       	out	0x05, r24	; 5
		if(toggleRecieve == 1){
 29e:	61 30       	cpi	r22, 0x01	; 1
 2a0:	71 05       	cpc	r23, r1
 2a2:	11 f4       	brne	.+4      	; 0x2a8 <SPI_transmit+0x26>
			return SPDR;
 2a4:	8e b5       	in	r24, 0x2e	; 46
 2a6:	08 95       	ret
		}
		else if(toggleRecieve == 0){
 2a8:	67 2b       	or	r22, r23
 2aa:	21 f4       	brne	.+8      	; 0x2b4 <SPI_transmit+0x32>
			return 1;
 2ac:	81 e0       	ldi	r24, 0x01	; 1
 2ae:	08 95       	ret
		}
	}
	return 0;
 2b0:	80 e0       	ldi	r24, 0x00	; 0
 2b2:	08 95       	ret
 2b4:	80 e0       	ldi	r24, 0x00	; 0
}
 2b6:	08 95       	ret

000002b8 <__vector_24>:

ISR(SPI_STC_vect){
 2b8:	1f 92       	push	r1
 2ba:	0f 92       	push	r0
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	0f 92       	push	r0
 2c0:	11 24       	eor	r1, r1
	
}
 2c2:	0f 90       	pop	r0
 2c4:	0f be       	out	0x3f, r0	; 63
 2c6:	0f 90       	pop	r0
 2c8:	1f 90       	pop	r1
 2ca:	18 95       	reti

000002cc <UART_init>:
int carriageReturn = 0;
int receiveComplete = 0;


void UART_init(){
	sei();
 2cc:	78 94       	sei
	int ubrr = 51;
	UBRR0H = (unsigned char)(ubrr>>8);
 2ce:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	UBRR0L = (unsigned char)ubrr;
 2d2:	83 e3       	ldi	r24, 0x33	; 51
 2d4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	UCSR0B |= (1<<RXCIE0)|(1<<TXCIE0)|(1<<RXEN0)|(1<<TXEN0);
 2d8:	e1 ec       	ldi	r30, 0xC1	; 193
 2da:	f0 e0       	ldi	r31, 0x00	; 0
 2dc:	80 81       	ld	r24, Z
 2de:	88 6d       	ori	r24, 0xD8	; 216
 2e0:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01)|(1<<UCSZ00);
 2e2:	e2 ec       	ldi	r30, 0xC2	; 194
 2e4:	f0 e0       	ldi	r31, 0x00	; 0
 2e6:	80 81       	ld	r24, Z
 2e8:	86 60       	ori	r24, 0x06	; 6
 2ea:	80 83       	st	Z, r24
 2ec:	08 95       	ret

000002ee <UART_transChar>:
}


void UART_transChar(char transData){
	while(!transmitComplete){}
 2ee:	20 91 07 02 	lds	r18, 0x0207	; 0x800207 <transmitComplete>
 2f2:	30 91 08 02 	lds	r19, 0x0208	; 0x800208 <transmitComplete+0x1>
 2f6:	23 2b       	or	r18, r19
 2f8:	d1 f3       	breq	.-12     	; 0x2ee <UART_transChar>
	transmitComplete = 0;
 2fa:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <transmitComplete+0x1>
 2fe:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <transmitComplete>
	UDR0 = transData;
 302:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 306:	08 95       	ret

00000308 <UART_transStr>:
}

void UART_transStr(char* transDataStr, int endLine){
 308:	ef 92       	push	r14
 30a:	ff 92       	push	r15
 30c:	0f 93       	push	r16
 30e:	1f 93       	push	r17
 310:	cf 93       	push	r28
 312:	df 93       	push	r29
 314:	8c 01       	movw	r16, r24
 316:	7b 01       	movw	r14, r22
	for(int i = 0; transDataStr[i] != '\0'; i++){
 318:	c0 e0       	ldi	r28, 0x00	; 0
 31a:	d0 e0       	ldi	r29, 0x00	; 0
 31c:	02 c0       	rjmp	.+4      	; 0x322 <UART_transStr+0x1a>
		UART_transChar(transDataStr[i]);
 31e:	e7 df       	rcall	.-50     	; 0x2ee <UART_transChar>
	transmitComplete = 0;
	UDR0 = transData;
}

void UART_transStr(char* transDataStr, int endLine){
	for(int i = 0; transDataStr[i] != '\0'; i++){
 320:	21 96       	adiw	r28, 0x01	; 1
 322:	f8 01       	movw	r30, r16
 324:	ec 0f       	add	r30, r28
 326:	fd 1f       	adc	r31, r29
 328:	80 81       	ld	r24, Z
 32a:	81 11       	cpse	r24, r1
 32c:	f8 cf       	rjmp	.-16     	; 0x31e <UART_transStr+0x16>
		UART_transChar(transDataStr[i]);
	}
	if(endLine){
 32e:	ef 28       	or	r14, r15
 330:	21 f0       	breq	.+8      	; 0x33a <UART_transStr+0x32>
		UART_transChar('\r');
 332:	8d e0       	ldi	r24, 0x0D	; 13
 334:	dc df       	rcall	.-72     	; 0x2ee <UART_transChar>
		UART_transChar('\n');
 336:	8a e0       	ldi	r24, 0x0A	; 10
 338:	da df       	rcall	.-76     	; 0x2ee <UART_transChar>
 33a:	df 91       	pop	r29
	}
}
 33c:	cf 91       	pop	r28
 33e:	1f 91       	pop	r17
 340:	0f 91       	pop	r16
 342:	ff 90       	pop	r15
 344:	ef 90       	pop	r14
 346:	08 95       	ret

00000348 <UART_receiveChar>:
 348:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>

void UART_receiveChar(){
	RX = UDR0;
 34c:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <RX>
	buffer[bufferIndex] = RX;
 350:	e0 91 86 02 	lds	r30, 0x0286	; 0x800286 <bufferIndex>
 354:	f0 91 87 02 	lds	r31, 0x0287	; 0x800287 <bufferIndex+0x1>
 358:	e8 57       	subi	r30, 0x78	; 120
 35a:	fd 4f       	sbci	r31, 0xFD	; 253
 35c:	80 83       	st	Z, r24
	bufferIndex += 1;
 35e:	20 91 86 02 	lds	r18, 0x0286	; 0x800286 <bufferIndex>
 362:	30 91 87 02 	lds	r19, 0x0287	; 0x800287 <bufferIndex+0x1>
 366:	2f 5f       	subi	r18, 0xFF	; 255
 368:	3f 4f       	sbci	r19, 0xFF	; 255
 36a:	30 93 87 02 	sts	0x0287, r19	; 0x800287 <bufferIndex+0x1>
 36e:	20 93 86 02 	sts	0x0286, r18	; 0x800286 <bufferIndex>
	if(RX == '\r'){
 372:	8d 30       	cpi	r24, 0x0D	; 13
 374:	39 f4       	brne	.+14     	; 0x384 <UART_receiveChar+0x3c>
		carriageReturn = 1;
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	90 93 85 02 	sts	0x0285, r25	; 0x800285 <carriageReturn+0x1>
 37e:	80 93 84 02 	sts	0x0284, r24	; 0x800284 <carriageReturn>
 382:	08 95       	ret
	}
	else if(carriageReturn && RX == '\n'){
 384:	20 91 84 02 	lds	r18, 0x0284	; 0x800284 <carriageReturn>
 388:	30 91 85 02 	lds	r19, 0x0285	; 0x800285 <carriageReturn+0x1>
 38c:	23 2b       	or	r18, r19
 38e:	61 f0       	breq	.+24     	; 0x3a8 <UART_receiveChar+0x60>
 390:	8a 30       	cpi	r24, 0x0A	; 10
 392:	51 f4       	brne	.+20     	; 0x3a8 <UART_receiveChar+0x60>
		receiveComplete = 1;
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <__data_end+0x1>
 39c:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <__data_end>
		bufferIndex = 0;
 3a0:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <bufferIndex+0x1>
 3a4:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <bufferIndex>
 3a8:	08 95       	ret

000003aa <__vector_25>:
	}
}


ISR(USART0_RX_vect){
 3aa:	1f 92       	push	r1
 3ac:	0f 92       	push	r0
 3ae:	0f b6       	in	r0, 0x3f	; 63
 3b0:	0f 92       	push	r0
 3b2:	11 24       	eor	r1, r1
 3b4:	0b b6       	in	r0, 0x3b	; 59
 3b6:	0f 92       	push	r0
 3b8:	2f 93       	push	r18
 3ba:	3f 93       	push	r19
 3bc:	4f 93       	push	r20
 3be:	5f 93       	push	r21
 3c0:	6f 93       	push	r22
 3c2:	7f 93       	push	r23
 3c4:	8f 93       	push	r24
 3c6:	9f 93       	push	r25
 3c8:	af 93       	push	r26
 3ca:	bf 93       	push	r27
 3cc:	ef 93       	push	r30
 3ce:	ff 93       	push	r31
	UART_receiveChar();
 3d0:	bb df       	rcall	.-138    	; 0x348 <UART_receiveChar>
};
 3d2:	ff 91       	pop	r31
 3d4:	ef 91       	pop	r30
 3d6:	bf 91       	pop	r27
 3d8:	af 91       	pop	r26
 3da:	9f 91       	pop	r25
 3dc:	8f 91       	pop	r24
 3de:	7f 91       	pop	r23
 3e0:	6f 91       	pop	r22
 3e2:	5f 91       	pop	r21
 3e4:	4f 91       	pop	r20
 3e6:	3f 91       	pop	r19
 3e8:	2f 91       	pop	r18
 3ea:	0f 90       	pop	r0
 3ec:	0b be       	out	0x3b, r0	; 59
 3ee:	0f 90       	pop	r0
 3f0:	0f be       	out	0x3f, r0	; 63
 3f2:	0f 90       	pop	r0
 3f4:	1f 90       	pop	r1
 3f6:	18 95       	reti

000003f8 <__vector_27>:

ISR(USART0_TX_vect){
 3f8:	1f 92       	push	r1
 3fa:	0f 92       	push	r0
 3fc:	0f b6       	in	r0, 0x3f	; 63
 3fe:	0f 92       	push	r0
 400:	11 24       	eor	r1, r1
 402:	8f 93       	push	r24
 404:	9f 93       	push	r25
	transmitComplete = 1;
 406:	81 e0       	ldi	r24, 0x01	; 1
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <transmitComplete+0x1>
 40e:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <transmitComplete>
 412:	9f 91       	pop	r25
 414:	8f 91       	pop	r24
 416:	0f 90       	pop	r0
 418:	0f be       	out	0x3f, r0	; 63
 41a:	0f 90       	pop	r0
 41c:	1f 90       	pop	r1
 41e:	18 95       	reti

00000420 <calloc>:
 420:	0f 93       	push	r16
 422:	1f 93       	push	r17
 424:	cf 93       	push	r28
 426:	df 93       	push	r29
 428:	86 9f       	mul	r24, r22
 42a:	80 01       	movw	r16, r0
 42c:	87 9f       	mul	r24, r23
 42e:	10 0d       	add	r17, r0
 430:	96 9f       	mul	r25, r22
 432:	10 0d       	add	r17, r0
 434:	11 24       	eor	r1, r1
 436:	c8 01       	movw	r24, r16
 438:	0d d0       	rcall	.+26     	; 0x454 <malloc>
 43a:	ec 01       	movw	r28, r24
 43c:	00 97       	sbiw	r24, 0x00	; 0
 43e:	21 f0       	breq	.+8      	; 0x448 <calloc+0x28>
 440:	a8 01       	movw	r20, r16
 442:	60 e0       	ldi	r22, 0x00	; 0
 444:	70 e0       	ldi	r23, 0x00	; 0
 446:	27 d1       	rcall	.+590    	; 0x696 <memset>
 448:	ce 01       	movw	r24, r28
 44a:	df 91       	pop	r29
 44c:	cf 91       	pop	r28
 44e:	1f 91       	pop	r17
 450:	0f 91       	pop	r16
 452:	08 95       	ret

00000454 <malloc>:
 454:	0f 93       	push	r16
 456:	1f 93       	push	r17
 458:	cf 93       	push	r28
 45a:	df 93       	push	r29
 45c:	82 30       	cpi	r24, 0x02	; 2
 45e:	91 05       	cpc	r25, r1
 460:	10 f4       	brcc	.+4      	; 0x466 <malloc+0x12>
 462:	82 e0       	ldi	r24, 0x02	; 2
 464:	90 e0       	ldi	r25, 0x00	; 0
 466:	e0 91 ee 02 	lds	r30, 0x02EE	; 0x8002ee <__flp>
 46a:	f0 91 ef 02 	lds	r31, 0x02EF	; 0x8002ef <__flp+0x1>
 46e:	20 e0       	ldi	r18, 0x00	; 0
 470:	30 e0       	ldi	r19, 0x00	; 0
 472:	a0 e0       	ldi	r26, 0x00	; 0
 474:	b0 e0       	ldi	r27, 0x00	; 0
 476:	30 97       	sbiw	r30, 0x00	; 0
 478:	19 f1       	breq	.+70     	; 0x4c0 <malloc+0x6c>
 47a:	40 81       	ld	r20, Z
 47c:	51 81       	ldd	r21, Z+1	; 0x01
 47e:	02 81       	ldd	r16, Z+2	; 0x02
 480:	13 81       	ldd	r17, Z+3	; 0x03
 482:	48 17       	cp	r20, r24
 484:	59 07       	cpc	r21, r25
 486:	c8 f0       	brcs	.+50     	; 0x4ba <malloc+0x66>
 488:	84 17       	cp	r24, r20
 48a:	95 07       	cpc	r25, r21
 48c:	69 f4       	brne	.+26     	; 0x4a8 <malloc+0x54>
 48e:	10 97       	sbiw	r26, 0x00	; 0
 490:	31 f0       	breq	.+12     	; 0x49e <malloc+0x4a>
 492:	12 96       	adiw	r26, 0x02	; 2
 494:	0c 93       	st	X, r16
 496:	12 97       	sbiw	r26, 0x02	; 2
 498:	13 96       	adiw	r26, 0x03	; 3
 49a:	1c 93       	st	X, r17
 49c:	27 c0       	rjmp	.+78     	; 0x4ec <malloc+0x98>
 49e:	00 93 ee 02 	sts	0x02EE, r16	; 0x8002ee <__flp>
 4a2:	10 93 ef 02 	sts	0x02EF, r17	; 0x8002ef <__flp+0x1>
 4a6:	22 c0       	rjmp	.+68     	; 0x4ec <malloc+0x98>
 4a8:	21 15       	cp	r18, r1
 4aa:	31 05       	cpc	r19, r1
 4ac:	19 f0       	breq	.+6      	; 0x4b4 <malloc+0x60>
 4ae:	42 17       	cp	r20, r18
 4b0:	53 07       	cpc	r21, r19
 4b2:	18 f4       	brcc	.+6      	; 0x4ba <malloc+0x66>
 4b4:	9a 01       	movw	r18, r20
 4b6:	bd 01       	movw	r22, r26
 4b8:	ef 01       	movw	r28, r30
 4ba:	df 01       	movw	r26, r30
 4bc:	f8 01       	movw	r30, r16
 4be:	db cf       	rjmp	.-74     	; 0x476 <malloc+0x22>
 4c0:	21 15       	cp	r18, r1
 4c2:	31 05       	cpc	r19, r1
 4c4:	f9 f0       	breq	.+62     	; 0x504 <malloc+0xb0>
 4c6:	28 1b       	sub	r18, r24
 4c8:	39 0b       	sbc	r19, r25
 4ca:	24 30       	cpi	r18, 0x04	; 4
 4cc:	31 05       	cpc	r19, r1
 4ce:	80 f4       	brcc	.+32     	; 0x4f0 <malloc+0x9c>
 4d0:	8a 81       	ldd	r24, Y+2	; 0x02
 4d2:	9b 81       	ldd	r25, Y+3	; 0x03
 4d4:	61 15       	cp	r22, r1
 4d6:	71 05       	cpc	r23, r1
 4d8:	21 f0       	breq	.+8      	; 0x4e2 <malloc+0x8e>
 4da:	fb 01       	movw	r30, r22
 4dc:	93 83       	std	Z+3, r25	; 0x03
 4de:	82 83       	std	Z+2, r24	; 0x02
 4e0:	04 c0       	rjmp	.+8      	; 0x4ea <malloc+0x96>
 4e2:	90 93 ef 02 	sts	0x02EF, r25	; 0x8002ef <__flp+0x1>
 4e6:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <__flp>
 4ea:	fe 01       	movw	r30, r28
 4ec:	32 96       	adiw	r30, 0x02	; 2
 4ee:	44 c0       	rjmp	.+136    	; 0x578 <malloc+0x124>
 4f0:	fe 01       	movw	r30, r28
 4f2:	e2 0f       	add	r30, r18
 4f4:	f3 1f       	adc	r31, r19
 4f6:	81 93       	st	Z+, r24
 4f8:	91 93       	st	Z+, r25
 4fa:	22 50       	subi	r18, 0x02	; 2
 4fc:	31 09       	sbc	r19, r1
 4fe:	39 83       	std	Y+1, r19	; 0x01
 500:	28 83       	st	Y, r18
 502:	3a c0       	rjmp	.+116    	; 0x578 <malloc+0x124>
 504:	20 91 ec 02 	lds	r18, 0x02EC	; 0x8002ec <__brkval>
 508:	30 91 ed 02 	lds	r19, 0x02ED	; 0x8002ed <__brkval+0x1>
 50c:	23 2b       	or	r18, r19
 50e:	41 f4       	brne	.+16     	; 0x520 <malloc+0xcc>
 510:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
 514:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
 518:	30 93 ed 02 	sts	0x02ED, r19	; 0x8002ed <__brkval+0x1>
 51c:	20 93 ec 02 	sts	0x02EC, r18	; 0x8002ec <__brkval>
 520:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 524:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 528:	21 15       	cp	r18, r1
 52a:	31 05       	cpc	r19, r1
 52c:	41 f4       	brne	.+16     	; 0x53e <malloc+0xea>
 52e:	2d b7       	in	r18, 0x3d	; 61
 530:	3e b7       	in	r19, 0x3e	; 62
 532:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
 536:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
 53a:	24 1b       	sub	r18, r20
 53c:	35 0b       	sbc	r19, r21
 53e:	e0 91 ec 02 	lds	r30, 0x02EC	; 0x8002ec <__brkval>
 542:	f0 91 ed 02 	lds	r31, 0x02ED	; 0x8002ed <__brkval+0x1>
 546:	e2 17       	cp	r30, r18
 548:	f3 07       	cpc	r31, r19
 54a:	a0 f4       	brcc	.+40     	; 0x574 <malloc+0x120>
 54c:	2e 1b       	sub	r18, r30
 54e:	3f 0b       	sbc	r19, r31
 550:	28 17       	cp	r18, r24
 552:	39 07       	cpc	r19, r25
 554:	78 f0       	brcs	.+30     	; 0x574 <malloc+0x120>
 556:	ac 01       	movw	r20, r24
 558:	4e 5f       	subi	r20, 0xFE	; 254
 55a:	5f 4f       	sbci	r21, 0xFF	; 255
 55c:	24 17       	cp	r18, r20
 55e:	35 07       	cpc	r19, r21
 560:	48 f0       	brcs	.+18     	; 0x574 <malloc+0x120>
 562:	4e 0f       	add	r20, r30
 564:	5f 1f       	adc	r21, r31
 566:	50 93 ed 02 	sts	0x02ED, r21	; 0x8002ed <__brkval+0x1>
 56a:	40 93 ec 02 	sts	0x02EC, r20	; 0x8002ec <__brkval>
 56e:	81 93       	st	Z+, r24
 570:	91 93       	st	Z+, r25
 572:	02 c0       	rjmp	.+4      	; 0x578 <malloc+0x124>
 574:	e0 e0       	ldi	r30, 0x00	; 0
 576:	f0 e0       	ldi	r31, 0x00	; 0
 578:	cf 01       	movw	r24, r30
 57a:	df 91       	pop	r29
 57c:	cf 91       	pop	r28
 57e:	1f 91       	pop	r17
 580:	0f 91       	pop	r16
 582:	08 95       	ret

00000584 <free>:
 584:	cf 93       	push	r28
 586:	df 93       	push	r29
 588:	00 97       	sbiw	r24, 0x00	; 0
 58a:	09 f4       	brne	.+2      	; 0x58e <free+0xa>
 58c:	81 c0       	rjmp	.+258    	; 0x690 <free+0x10c>
 58e:	fc 01       	movw	r30, r24
 590:	32 97       	sbiw	r30, 0x02	; 2
 592:	13 82       	std	Z+3, r1	; 0x03
 594:	12 82       	std	Z+2, r1	; 0x02
 596:	a0 91 ee 02 	lds	r26, 0x02EE	; 0x8002ee <__flp>
 59a:	b0 91 ef 02 	lds	r27, 0x02EF	; 0x8002ef <__flp+0x1>
 59e:	10 97       	sbiw	r26, 0x00	; 0
 5a0:	81 f4       	brne	.+32     	; 0x5c2 <free+0x3e>
 5a2:	20 81       	ld	r18, Z
 5a4:	31 81       	ldd	r19, Z+1	; 0x01
 5a6:	82 0f       	add	r24, r18
 5a8:	93 1f       	adc	r25, r19
 5aa:	20 91 ec 02 	lds	r18, 0x02EC	; 0x8002ec <__brkval>
 5ae:	30 91 ed 02 	lds	r19, 0x02ED	; 0x8002ed <__brkval+0x1>
 5b2:	28 17       	cp	r18, r24
 5b4:	39 07       	cpc	r19, r25
 5b6:	51 f5       	brne	.+84     	; 0x60c <free+0x88>
 5b8:	f0 93 ed 02 	sts	0x02ED, r31	; 0x8002ed <__brkval+0x1>
 5bc:	e0 93 ec 02 	sts	0x02EC, r30	; 0x8002ec <__brkval>
 5c0:	67 c0       	rjmp	.+206    	; 0x690 <free+0x10c>
 5c2:	ed 01       	movw	r28, r26
 5c4:	20 e0       	ldi	r18, 0x00	; 0
 5c6:	30 e0       	ldi	r19, 0x00	; 0
 5c8:	ce 17       	cp	r28, r30
 5ca:	df 07       	cpc	r29, r31
 5cc:	40 f4       	brcc	.+16     	; 0x5de <free+0x5a>
 5ce:	4a 81       	ldd	r20, Y+2	; 0x02
 5d0:	5b 81       	ldd	r21, Y+3	; 0x03
 5d2:	9e 01       	movw	r18, r28
 5d4:	41 15       	cp	r20, r1
 5d6:	51 05       	cpc	r21, r1
 5d8:	f1 f0       	breq	.+60     	; 0x616 <free+0x92>
 5da:	ea 01       	movw	r28, r20
 5dc:	f5 cf       	rjmp	.-22     	; 0x5c8 <free+0x44>
 5de:	d3 83       	std	Z+3, r29	; 0x03
 5e0:	c2 83       	std	Z+2, r28	; 0x02
 5e2:	40 81       	ld	r20, Z
 5e4:	51 81       	ldd	r21, Z+1	; 0x01
 5e6:	84 0f       	add	r24, r20
 5e8:	95 1f       	adc	r25, r21
 5ea:	c8 17       	cp	r28, r24
 5ec:	d9 07       	cpc	r29, r25
 5ee:	59 f4       	brne	.+22     	; 0x606 <free+0x82>
 5f0:	88 81       	ld	r24, Y
 5f2:	99 81       	ldd	r25, Y+1	; 0x01
 5f4:	84 0f       	add	r24, r20
 5f6:	95 1f       	adc	r25, r21
 5f8:	02 96       	adiw	r24, 0x02	; 2
 5fa:	91 83       	std	Z+1, r25	; 0x01
 5fc:	80 83       	st	Z, r24
 5fe:	8a 81       	ldd	r24, Y+2	; 0x02
 600:	9b 81       	ldd	r25, Y+3	; 0x03
 602:	93 83       	std	Z+3, r25	; 0x03
 604:	82 83       	std	Z+2, r24	; 0x02
 606:	21 15       	cp	r18, r1
 608:	31 05       	cpc	r19, r1
 60a:	29 f4       	brne	.+10     	; 0x616 <free+0x92>
 60c:	f0 93 ef 02 	sts	0x02EF, r31	; 0x8002ef <__flp+0x1>
 610:	e0 93 ee 02 	sts	0x02EE, r30	; 0x8002ee <__flp>
 614:	3d c0       	rjmp	.+122    	; 0x690 <free+0x10c>
 616:	e9 01       	movw	r28, r18
 618:	fb 83       	std	Y+3, r31	; 0x03
 61a:	ea 83       	std	Y+2, r30	; 0x02
 61c:	49 91       	ld	r20, Y+
 61e:	59 91       	ld	r21, Y+
 620:	c4 0f       	add	r28, r20
 622:	d5 1f       	adc	r29, r21
 624:	ec 17       	cp	r30, r28
 626:	fd 07       	cpc	r31, r29
 628:	61 f4       	brne	.+24     	; 0x642 <free+0xbe>
 62a:	80 81       	ld	r24, Z
 62c:	91 81       	ldd	r25, Z+1	; 0x01
 62e:	84 0f       	add	r24, r20
 630:	95 1f       	adc	r25, r21
 632:	02 96       	adiw	r24, 0x02	; 2
 634:	e9 01       	movw	r28, r18
 636:	99 83       	std	Y+1, r25	; 0x01
 638:	88 83       	st	Y, r24
 63a:	82 81       	ldd	r24, Z+2	; 0x02
 63c:	93 81       	ldd	r25, Z+3	; 0x03
 63e:	9b 83       	std	Y+3, r25	; 0x03
 640:	8a 83       	std	Y+2, r24	; 0x02
 642:	e0 e0       	ldi	r30, 0x00	; 0
 644:	f0 e0       	ldi	r31, 0x00	; 0
 646:	12 96       	adiw	r26, 0x02	; 2
 648:	8d 91       	ld	r24, X+
 64a:	9c 91       	ld	r25, X
 64c:	13 97       	sbiw	r26, 0x03	; 3
 64e:	00 97       	sbiw	r24, 0x00	; 0
 650:	19 f0       	breq	.+6      	; 0x658 <free+0xd4>
 652:	fd 01       	movw	r30, r26
 654:	dc 01       	movw	r26, r24
 656:	f7 cf       	rjmp	.-18     	; 0x646 <free+0xc2>
 658:	8d 91       	ld	r24, X+
 65a:	9c 91       	ld	r25, X
 65c:	11 97       	sbiw	r26, 0x01	; 1
 65e:	9d 01       	movw	r18, r26
 660:	2e 5f       	subi	r18, 0xFE	; 254
 662:	3f 4f       	sbci	r19, 0xFF	; 255
 664:	82 0f       	add	r24, r18
 666:	93 1f       	adc	r25, r19
 668:	20 91 ec 02 	lds	r18, 0x02EC	; 0x8002ec <__brkval>
 66c:	30 91 ed 02 	lds	r19, 0x02ED	; 0x8002ed <__brkval+0x1>
 670:	28 17       	cp	r18, r24
 672:	39 07       	cpc	r19, r25
 674:	69 f4       	brne	.+26     	; 0x690 <free+0x10c>
 676:	30 97       	sbiw	r30, 0x00	; 0
 678:	29 f4       	brne	.+10     	; 0x684 <free+0x100>
 67a:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <__flp+0x1>
 67e:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <__flp>
 682:	02 c0       	rjmp	.+4      	; 0x688 <free+0x104>
 684:	13 82       	std	Z+3, r1	; 0x03
 686:	12 82       	std	Z+2, r1	; 0x02
 688:	b0 93 ed 02 	sts	0x02ED, r27	; 0x8002ed <__brkval+0x1>
 68c:	a0 93 ec 02 	sts	0x02EC, r26	; 0x8002ec <__brkval>
 690:	df 91       	pop	r29
 692:	cf 91       	pop	r28
 694:	08 95       	ret

00000696 <memset>:
 696:	dc 01       	movw	r26, r24
 698:	01 c0       	rjmp	.+2      	; 0x69c <memset+0x6>
 69a:	6d 93       	st	X+, r22
 69c:	41 50       	subi	r20, 0x01	; 1
 69e:	50 40       	sbci	r21, 0x00	; 0
 6a0:	e0 f7       	brcc	.-8      	; 0x69a <memset+0x4>
 6a2:	08 95       	ret

000006a4 <_exit>:
 6a4:	f8 94       	cli

000006a6 <__stop_program>:
 6a6:	ff cf       	rjmp	.-2      	; 0x6a6 <__stop_program>
