Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 20 21:12:09 2025
| Host         : LAPTOP-8C5H2GG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.248        0.000                      0                 8015        0.052        0.000                      0                 8015        3.500        0.000                       0                  3223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.248        0.000                      0                 8015        0.052        0.000                      0                 8015        3.500        0.000                       0                  3223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.002ns (35.253%)  route 3.677ns (64.747%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 13.302 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.721     5.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.478     6.273 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=115, routed)         1.087     7.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.295     7.655 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.600     8.255    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_1
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.379 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.476     8.854    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_3
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.116     8.970 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.494     9.464    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_5
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.321     9.785 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.562    10.348    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_7
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.342    10.690 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.458    11.148    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_9
    SLICE_X67Y88         LUT3 (Prop_lut3_I0_O)        0.326    11.474 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.474    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X67Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.538    13.302    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X67Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.423    13.726    
                         clock uncertainty           -0.035    13.690    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.031    13.721    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.997ns (35.196%)  route 3.677ns (64.804%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 13.302 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.721     5.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.478     6.273 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=115, routed)         1.087     7.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.295     7.655 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.600     8.255    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_1
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.379 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.476     8.854    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_3
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.116     8.970 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.494     9.464    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_5
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.321     9.785 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.562    10.348    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_7
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.342    10.690 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.458    11.148    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_9
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.321    11.469 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.469    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X67Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.538    13.302    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X67Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.423    13.726    
                         clock uncertainty           -0.035    13.690    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.075    13.765    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.947ns (35.861%)  route 3.482ns (64.139%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 13.303 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.721     5.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.478     6.273 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=115, routed)         1.087     7.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.295     7.655 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.322     7.977    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_1
    SLICE_X66Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.312     8.413    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.537 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.305     8.842    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.966 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.620     9.586    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_8
    SLICE_X67Y89         LUT5 (Prop_lut5_I0_O)        0.150     9.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.407    10.143    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_10
    SLICE_X67Y89         LUT5 (Prop_lut5_I0_O)        0.326    10.469 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.429    10.898    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_12
    SLICE_X66Y89         LUT3 (Prop_lut3_I0_O)        0.326    11.224 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.224    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[12]
    SLICE_X66Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.539    13.303    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.423    13.727    
                         clock uncertainty           -0.035    13.691    
    SLICE_X66Y89         FDRE (Setup_fdre_C_D)        0.077    13.768    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.939ns (35.767%)  route 3.482ns (64.233%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 13.303 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.721     5.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.478     6.273 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=115, routed)         1.087     7.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.295     7.655 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.322     7.977    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_1
    SLICE_X66Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.312     8.413    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.537 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.305     8.842    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.966 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.620     9.586    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_8
    SLICE_X67Y89         LUT5 (Prop_lut5_I0_O)        0.150     9.736 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.407    10.143    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_10
    SLICE_X67Y89         LUT5 (Prop_lut5_I0_O)        0.326    10.469 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.429    10.898    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_12
    SLICE_X66Y89         LUT5 (Prop_lut5_I2_O)        0.318    11.216 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.216    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[13]
    SLICE_X66Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.539    13.303    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.423    13.727    
                         clock uncertainty           -0.035    13.691    
    SLICE_X66Y89         FDRE (Setup_fdre_C_D)        0.118    13.809    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.682ns (32.152%)  route 3.549ns (67.848%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.721     5.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.478     6.273 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=115, routed)         1.087     7.360    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.295     7.655 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.600     8.255    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_1
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.379 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.476     8.854    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_3
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.116     8.970 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.494     9.464    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_5
    SLICE_X66Y88         LUT5 (Prop_lut5_I0_O)        0.321     9.785 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.562    10.348    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/Cin_7
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.348    10.696 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.330    11.026    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[8]
    SLICE_X67Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.537    13.301    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X67Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/C
                         clock pessimism              0.423    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X67Y87         FDRE (Setup_fdre_C_D)       -0.047    13.642    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.190ns (25.383%)  route 3.498ns (74.617%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.710     5.784    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     6.203 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.841     7.044    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[3]
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.326     7.370 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=1, routed)           0.622     7.992    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_1
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.327     8.319 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=18, routed)          0.646     8.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer_reg[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.118     9.083 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer[519]_i_1/O
                         net (fo=520, routed)         1.389    10.472    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X53Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.449    13.213    design_1_i/uart_top_0/inst/iClk
    SLICE_X53Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[30]/C
                         clock pessimism              0.423    13.637    
                         clock uncertainty           -0.035    13.601    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.407    13.194    design_1_i/uart_top_0/inst/rBuffer_reg[30]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.190ns (25.383%)  route 3.498ns (74.617%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.710     5.784    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     6.203 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.841     7.044    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[3]
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.326     7.370 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=1, routed)           0.622     7.992    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_1
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.327     8.319 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=18, routed)          0.646     8.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer_reg[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.118     9.083 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer[519]_i_1/O
                         net (fo=520, routed)         1.389    10.472    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X53Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.449    13.213    design_1_i/uart_top_0/inst/iClk
    SLICE_X53Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[38]/C
                         clock pessimism              0.423    13.637    
                         clock uncertainty           -0.035    13.601    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.407    13.194    design_1_i/uart_top_0/inst/rBuffer_reg[38]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.190ns (25.242%)  route 3.524ns (74.758%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 13.293 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.710     5.784    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     6.203 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.841     7.044    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[3]
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.326     7.370 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=1, routed)           0.622     7.992    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_1
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.327     8.319 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=18, routed)          0.646     8.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer_reg[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.118     9.083 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer[519]_i_1/O
                         net (fo=520, routed)         1.415    10.498    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X61Y69         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.529    13.293    design_1_i/uart_top_0/inst/iClk
    SLICE_X61Y69         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[82]/C
                         clock pessimism              0.423    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.407    13.274    design_1_i/uart_top_0/inst/rBuffer_reg[82]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.190ns (25.242%)  route 3.524ns (74.758%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 13.293 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.710     5.784    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     6.203 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.841     7.044    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[3]
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.326     7.370 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=1, routed)           0.622     7.992    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_1
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.327     8.319 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=18, routed)          0.646     8.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer_reg[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.118     9.083 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer[519]_i_1/O
                         net (fo=520, routed)         1.415    10.498    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X61Y69         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.529    13.293    design_1_i/uart_top_0/inst/iClk
    SLICE_X61Y69         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/C
                         clock pessimism              0.423    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.407    13.274    design_1_i/uart_top_0/inst/rBuffer_reg[90]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.190ns (25.766%)  route 3.428ns (74.234%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 13.215 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.710     5.784    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     6.203 f  design_1_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=4, routed)           0.841     7.044    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[3]
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.326     7.370 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=1, routed)           0.622     7.992    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_1
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.327     8.319 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=18, routed)          0.646     8.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer_reg[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.118     9.083 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rBuffer[519]_i_1/O
                         net (fo=520, routed)         1.319    10.402    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X53Y73         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        1.451    13.215    design_1_i/uart_top_0/inst/iClk
    SLICE_X53Y73         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[20]/C
                         clock pessimism              0.423    13.639    
                         clock uncertainty           -0.035    13.603    
    SLICE_X53Y73         FDRE (Setup_fdre_C_CE)      -0.407    13.196    design_1_i/uart_top_0/inst/rBuffer_reg[20]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[391]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.316%)  route 0.170ns (47.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.660     1.747    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[391]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[391]/Q
                         net (fo=1, routed)           0.170     2.057    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[391]
    SLICE_X58Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[375]_i_1/O
                         net (fo=1, routed)           0.000     2.102    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[375]
    SLICE_X58Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.848     2.190    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[375]/C
                         clock pessimism             -0.261     1.929    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.121     2.050    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[375]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[453]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.385%)  route 0.156ns (45.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rB_reg[453]/Q
                         net (fo=2, routed)           0.156     2.046    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[453]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.091 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[453]_i_1/O
                         net (fo=1, routed)           0.000     2.091    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[453]
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[453]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[453]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[453]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[452]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[452]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[452]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rB_reg[452]/Q
                         net (fo=2, routed)           0.157     2.046    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[452]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.091 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[452]_i_1/O
                         net (fo=1, routed)           0.000     2.091    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[452]
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[452]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[452]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[452]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[356]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.298%)  route 0.163ns (46.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.660     1.747    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X56Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[356]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[356]/Q
                         net (fo=1, routed)           0.163     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[356]
    SLICE_X56Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.096 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[340]_i_1/O
                         net (fo=1, routed)           0.000     2.096    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[340]
    SLICE_X56Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.848     2.190    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X56Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[340]/C
                         clock pessimism             -0.261     1.929    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.092     2.021    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[340]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[469]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.013%)  route 0.186ns (49.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[469]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rB_reg[469]/Q
                         net (fo=2, routed)           0.186     2.075    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[469]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.120 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[469]_i_1/O
                         net (fo=1, routed)           0.000     2.120    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[469]
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[469]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[482]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.570     1.656    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X83Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.797 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[482]/Q
                         net (fo=1, routed)           0.054     1.851    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[482]
    SLICE_X82Y74         LUT5 (Prop_lut5_I3_O)        0.045     1.896 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[466]_i_1/O
                         net (fo=1, routed)           0.000     1.896    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[466]
    SLICE_X82Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.836     2.178    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[466]/C
                         clock pessimism             -0.509     1.669    
    SLICE_X82Y74         FDRE (Hold_fdre_C_D)         0.121     1.790    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[466]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.576     1.662    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[304]/Q
                         net (fo=1, routed)           0.054     1.857    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[304]
    SLICE_X58Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[288]_i_1/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[288]
    SLICE_X58Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.846     2.188    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/C
                         clock pessimism             -0.513     1.675    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.121     1.796    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[445]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.256%)  route 0.207ns (49.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[445]/Q
                         net (fo=1, routed)           0.207     2.119    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[445]
    SLICE_X62Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.164 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[429]_i_1/O
                         net (fo=1, routed)           0.000     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[429]
    SLICE_X62Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[429]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.121     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[429]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[486]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[486]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[486]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rB_reg[486]/Q
                         net (fo=2, routed)           0.064     1.954    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[486]
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.999 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[486]_i_1/O
                         net (fo=1, routed)           0.000     1.999    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[486]
    SLICE_X62Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.935     2.277    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[486]/C
                         clock pessimism             -0.516     1.762    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.121     1.883    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[486]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.600     1.686    design_1_i/uart_top_0/inst/iClk
    SLICE_X95Y81         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  design_1_i/uart_top_0/inst/rA_reg[301]/Q
                         net (fo=2, routed)           0.064     1.891    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[301]
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.936 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[301]_i_1/O
                         net (fo=1, routed)           0.000     1.936    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[301]
    SLICE_X94Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3222, routed)        0.868     2.210    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X94Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[301]/C
                         clock pessimism             -0.511     1.699    
    SLICE_X94Y81         FDRE (Hold_fdre_C_D)         0.121     1.820    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[301]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y145  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X89Y89    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[134]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[360]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[376]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y78    design_1_i/uart_top_0/inst/rBuffer_reg[340]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y78    design_1_i/uart_top_0/inst/rBuffer_reg[345]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y78    design_1_i/uart_top_0/inst/rBuffer_reg[346]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y78    design_1_i/uart_top_0/inst/rBuffer_reg[348]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    design_1_i/uart_top_0/inst/rBuffer_reg[352]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y78    design_1_i/uart_top_0/inst/rBuffer_reg[354]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[417]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[392]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



