# do rtc_tp_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/roboy/intelFPGA/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode {/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:52 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode" /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(67): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(144): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:11:52 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
vsim rtl_work.rtc_tb
# vsim rtl_work.rtc_tb 
# Start time: 14:11:59 on May 07,2019
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:14 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(67): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(144): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:12:15 on May 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
add wave -position insertpoint  \
sim:/rtc_tb/sim_delay \
sim:/rtc_tb/clock \
sim:/rtc_tb/reset \
sim:/rtc_tb/event_trigger \
sim:/rtc_tb/avalon_slave_write \
sim:/rtc_tb/avalon_slave_address \
sim:/rtc_tb/avalon_slave_writedata \
sim:/rtc_tb/piezo_enable
run
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:20 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:15:20 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:38 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:15:38 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
add wave -position insertpoint  \
sim:/rtc_tb/burst_cycles_cnt
add wave -position insertpoint  \
sim:/rtc_tb/burst_enable
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:56 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:17:56 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:21 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:18:21 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
restart
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:19:06 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:04 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(70): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(147): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:20:04 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:16 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(72): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(149): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:22:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
add wave -position insertpoint  \
sim:/rtc_tb/burst_cycles_def_
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:52 on May 07,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v 
# -- Compiling module rtc_tp
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(72): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module IO_time_ctl
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v(149): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module rtc_tb
# 
# Top level modules:
# 	rtc_tb
# End time: 14:22:52 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.rtc_tb
# Loading rtl_work.rtc_tp
# Loading rtl_work.IO_time_ctl
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/wave.do
# End time: 11:33:49 on May 08,2019, Elapsed time: 21:21:50
# Errors: 0, Warnings: 18
