A VLSI architecture for a neurocomputer using high-order predicates

