m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/multiplicador8bits/simulation/qsim
Emultiplicador8bits
Z1 w1731958831
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 0
R0
Z9 8multiplicador8bits.vho
Z10 Fmultiplicador8bits.vho
l0
L37 1
VM1M<XPN0mV=dlG=V57_D42
!s100 kCTYPLB5=EgVF3Z3jC^3G2
Z11 OV;C;2020.1;71
32
Z12 !s110 1731958833
!i10b 1
Z13 !s108 1731958833.000000
Z14 !s90 -work|work|multiplicador8bits.vho|
Z15 !s107 multiplicador8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 18 multiplicador8bits 0 22 M1M<XPN0mV=dlG=V57_D42
!i122 0
l218
L84 970
VGYDX<nS;M5OR^91E2MhLj3
!s100 im];J[k_QN<aPO0D9EJP41
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Emultiplicador8bits_vhd_vec_tst
Z18 w1731958828
R6
R7
!i122 1
R0
Z19 8Waveform.vwf.vht
Z20 FWaveform.vwf.vht
l0
L32 1
V_8VeBQmk8_Jhd_D0cVVFG1
!s100 ;JgCP;`3g_MzKe1oHAUk>2
R11
32
R12
!i10b 1
R13
Z21 !s90 -work|work|Waveform.vwf.vht|
!s107 Waveform.vwf.vht|
!i113 1
R16
R17
Amultiplicador8bits_arch
R6
R7
DEx4 work 30 multiplicador8bits_vhd_vec_tst 0 22 _8VeBQmk8_Jhd_D0cVVFG1
!i122 1
l51
L34 1681
Vz;V;SIUYB=KJDK3W[0lkY2
!s100 E^Me:M96PVg@z[>=6Bk;M1
R11
32
R12
!i10b 1
R13
R21
Z22 !s107 Waveform.vwf.vht|
!i113 1
R16
R17
