// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2021_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.590187,HLS_SYN_LAT=415,HLS_SYN_TPT=none,HLS_SYN_MEM=17,HLS_SYN_DSP=0,HLS_SYN_FF=671,HLS_SYN_LUT=1992,HLS_VERSION=2021_2}" *)

module dct (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
reg   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
reg   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
reg   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
reg   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
reg   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
reg   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
reg   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_q0;
reg    col_inbuf_ce1;
wire   [15:0] col_inbuf_q1;
reg    col_inbuf_ce2;
wire   [15:0] col_inbuf_q2;
reg    col_inbuf_ce3;
wire   [15:0] col_inbuf_q3;
reg    col_inbuf_ce4;
wire   [15:0] col_inbuf_q4;
reg    col_inbuf_ce5;
wire   [15:0] col_inbuf_q5;
reg    col_inbuf_ce6;
wire   [15:0] col_inbuf_q6;
reg    col_inbuf_ce7;
wire   [15:0] col_inbuf_q7;
reg   [5:0] buf_2d_in_address0;
reg    buf_2d_in_ce0;
reg    buf_2d_in_we0;
wire   [15:0] buf_2d_in_q0;
reg    buf_2d_in_ce1;
wire   [15:0] buf_2d_in_q1;
reg    buf_2d_in_ce2;
wire   [15:0] buf_2d_in_q2;
reg    buf_2d_in_ce3;
wire   [15:0] buf_2d_in_q3;
reg    buf_2d_in_ce4;
wire   [15:0] buf_2d_in_q4;
reg    buf_2d_in_ce5;
wire   [15:0] buf_2d_in_q5;
reg    buf_2d_in_ce6;
wire   [15:0] buf_2d_in_q6;
reg    buf_2d_in_ce7;
wire   [15:0] buf_2d_in_q7;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_q0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_done;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_idle;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_ready;
wire   [5:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_d0;
wire   [5:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_ce0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_done;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_idle;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_ready;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce0;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address1;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce1;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address2;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce2;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address3;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce3;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address4;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce4;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address5;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce5;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address6;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce6;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address7;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce7;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_ce0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_d0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_done;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_idle;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_d0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_done;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_idle;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_ready;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address1;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce1;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address2;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce2;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address3;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce3;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address4;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce4;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address5;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce5;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address6;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce6;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address7;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce7;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_ce0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_d0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_done;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_idle;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_d0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_idle;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_ready;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_ce0;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_ce0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_we0;
wire   [15:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_d0;
reg    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg = 1'b0;
end

dct_dct_coeff_table_0_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_dct_coeff_table_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_dct_coeff_table_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_dct_coeff_table_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_dct_coeff_table_4_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_dct_coeff_table_5_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_dct_coeff_table_6_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_dct_coeff_table_7_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_d0),
    .q0(row_outbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_outbuf_address0),
    .ce0(col_outbuf_ce0),
    .we0(col_outbuf_we0),
    .d0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_d0),
    .q0(col_outbuf_q0)
);

dct_col_inbuf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_d0),
    .q0(col_inbuf_q0),
    .address1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1),
    .address2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address2),
    .ce2(col_inbuf_ce2),
    .q2(col_inbuf_q2),
    .address3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address3),
    .ce3(col_inbuf_ce3),
    .q3(col_inbuf_q3),
    .address4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address4),
    .ce4(col_inbuf_ce4),
    .q4(col_inbuf_q4),
    .address5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address5),
    .ce5(col_inbuf_ce5),
    .q5(col_inbuf_q5),
    .address6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address6),
    .ce6(col_inbuf_ce6),
    .q6(col_inbuf_q6),
    .address7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address7),
    .ce7(col_inbuf_ce7),
    .q7(col_inbuf_q7)
);

dct_col_inbuf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_address0),
    .ce0(buf_2d_in_ce0),
    .we0(buf_2d_in_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_d0),
    .q0(buf_2d_in_q0),
    .address1(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address1),
    .ce1(buf_2d_in_ce1),
    .q1(buf_2d_in_q1),
    .address2(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address2),
    .ce2(buf_2d_in_ce2),
    .q2(buf_2d_in_q2),
    .address3(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address3),
    .ce3(buf_2d_in_ce3),
    .q3(buf_2d_in_q3),
    .address4(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address4),
    .ce4(buf_2d_in_ce4),
    .q4(buf_2d_in_q4),
    .address5(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address5),
    .ce5(buf_2d_in_ce5),
    .q5(buf_2d_in_q5),
    .address6(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address6),
    .ce6(buf_2d_in_ce6),
    .q6(buf_2d_in_q6),
    .address7(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address7),
    .ce7(buf_2d_in_ce7),
    .q7(buf_2d_in_q7)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_out_address0),
    .ce0(buf_2d_out_ce0),
    .we0(buf_2d_out_we0),
    .d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_d0),
    .q0(buf_2d_out_q0)
);

dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start),
    .ap_done(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_done),
    .ap_idle(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_idle),
    .ap_ready(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_ready),
    .buf_2d_in_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_address0),
    .buf_2d_in_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_ce0),
    .buf_2d_in_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_we0),
    .buf_2d_in_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_d0),
    .input_r_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_address0),
    .input_r_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_ce0),
    .input_r_q0(input_r_q0)
);

dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start),
    .ap_done(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_done),
    .ap_idle(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_idle),
    .ap_ready(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_ready),
    .buf_2d_in_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address0),
    .buf_2d_in_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce0),
    .buf_2d_in_q0(buf_2d_in_q0),
    .buf_2d_in_address1(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address1),
    .buf_2d_in_ce1(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce1),
    .buf_2d_in_q1(buf_2d_in_q1),
    .buf_2d_in_address2(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address2),
    .buf_2d_in_ce2(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce2),
    .buf_2d_in_q2(buf_2d_in_q2),
    .buf_2d_in_address3(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address3),
    .buf_2d_in_ce3(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce3),
    .buf_2d_in_q3(buf_2d_in_q3),
    .buf_2d_in_address4(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address4),
    .buf_2d_in_ce4(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce4),
    .buf_2d_in_q4(buf_2d_in_q4),
    .buf_2d_in_address5(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address5),
    .buf_2d_in_ce5(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce5),
    .buf_2d_in_q5(buf_2d_in_q5),
    .buf_2d_in_address6(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address6),
    .buf_2d_in_ce6(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce6),
    .buf_2d_in_q6(buf_2d_in_q6),
    .buf_2d_in_address7(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address7),
    .buf_2d_in_ce7(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce7),
    .buf_2d_in_q7(buf_2d_in_q7),
    .row_outbuf_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_ce0),
    .row_outbuf_we0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_we0),
    .row_outbuf_d0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_ready),
    .row_outbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_ce0),
    .row_outbuf_q0(row_outbuf_q0),
    .col_inbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_ce0),
    .col_inbuf_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_we0),
    .col_inbuf_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_d0)
);

dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start),
    .ap_done(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_done),
    .ap_idle(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_idle),
    .ap_ready(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_ready),
    .col_inbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce0),
    .col_inbuf_q0(col_inbuf_q0),
    .col_inbuf_address1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address1),
    .col_inbuf_ce1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce1),
    .col_inbuf_q1(col_inbuf_q1),
    .col_inbuf_address2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address2),
    .col_inbuf_ce2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce2),
    .col_inbuf_q2(col_inbuf_q2),
    .col_inbuf_address3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address3),
    .col_inbuf_ce3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce3),
    .col_inbuf_q3(col_inbuf_q3),
    .col_inbuf_address4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address4),
    .col_inbuf_ce4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce4),
    .col_inbuf_q4(col_inbuf_q4),
    .col_inbuf_address5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address5),
    .col_inbuf_ce5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce5),
    .col_inbuf_q5(col_inbuf_q5),
    .col_inbuf_address6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address6),
    .col_inbuf_ce6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce6),
    .col_inbuf_q6(col_inbuf_q6),
    .col_inbuf_address7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address7),
    .col_inbuf_ce7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce7),
    .col_inbuf_q7(col_inbuf_q7),
    .col_outbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_ce0),
    .col_outbuf_we0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_we0),
    .col_outbuf_d0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_ready),
    .col_outbuf_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_ce0),
    .col_outbuf_q0(col_outbuf_q0),
    .buf_2d_out_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_ce0),
    .buf_2d_out_we0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_we0),
    .buf_2d_out_d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_d0)
);

dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start),
    .ap_done(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done),
    .ap_idle(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_idle),
    .ap_ready(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_ready),
    .buf_2d_out_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_ce0),
    .buf_2d_out_q0(buf_2d_out_q0),
    .output_r_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_address0),
    .output_r_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_ce0),
    .output_r_we0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_we0),
    .output_r_d0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_address0;
    end else begin
        buf_2d_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_ce0;
    end else begin
        buf_2d_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce1 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce1;
    end else begin
        buf_2d_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce2 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce2;
    end else begin
        buf_2d_in_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce3 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce3;
    end else begin
        buf_2d_in_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce4 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce4;
    end else begin
        buf_2d_in_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce5 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce5;
    end else begin
        buf_2d_in_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce6 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce6;
    end else begin
        buf_2d_in_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce7 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_buf_2d_in_ce7;
    end else begin
        buf_2d_in_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_buf_2d_in_we0;
    end else begin
        buf_2d_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_buf_2d_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_ce0;
    end else begin
        buf_2d_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_we0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_buf_2d_out_we0;
    end else begin
        buf_2d_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_address0;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_ce0;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce1 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce2 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce2;
    end else begin
        col_inbuf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce3 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce3;
    end else begin
        col_inbuf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce4 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce4;
    end else begin
        col_inbuf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce5 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce5;
    end else begin
        col_inbuf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce6 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce6;
    end else begin
        col_inbuf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce7 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_inbuf_ce7;
    end else begin
        col_inbuf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_col_inbuf_we0;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_col_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_ce0;
    end else begin
        col_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_we0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_col_outbuf_we0;
    end else begin
        col_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_0_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_0_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_address0;
    end else begin
        dct_coeff_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_0_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_0_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_0_ce0;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_1_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_1_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_address0;
    end else begin
        dct_coeff_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_1_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_1_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_1_ce0;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_2_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_2_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_address0;
    end else begin
        dct_coeff_table_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_2_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_2_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_2_ce0;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_3_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_3_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_address0;
    end else begin
        dct_coeff_table_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_3_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_3_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_3_ce0;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_4_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_4_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_address0;
    end else begin
        dct_coeff_table_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_4_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_4_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_4_ce0;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_5_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_5_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_address0;
    end else begin
        dct_coeff_table_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_5_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_5_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_5_ce0;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_6_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_6_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_address0;
    end else begin
        dct_coeff_table_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_6_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_6_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_6_ce0;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_7_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_7_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_address0;
    end else begin
        dct_coeff_table_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dct_coeff_table_7_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_dct_coeff_table_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_7_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_dct_coeff_table_7_ce0;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_row_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_we0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_row_outbuf_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_106_ap_start_reg;

assign grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_ap_start_reg;

assign grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_78_ap_start_reg;

assign grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_128_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_100_ap_start_reg;

assign input_r_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_address0;

assign input_r_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_70_input_r_ce0;

assign output_r_address0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_address0;

assign output_r_ce0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_ce0;

assign output_r_d0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_d0;

assign output_r_we0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_output_r_we0;

endmodule //dct
