// Seed: 3423996793
module module_0 (
    output tri0 module_0,
    input supply0 id_1,
    input wire id_2
    , id_12,
    output wire id_3,
    input tri id_4,
    input wire id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9
    , id_13,
    input supply0 id_10
);
  logic [-1 'h0 -  -1 : -1] id_14;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4
    , id_7,
    input tri1 id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_0
  );
  assign modCall_1.id_10 = 0;
endmodule
