#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Mon Dec 22 23:25:36 2025
# Process ID         : 35328
# Current directory  : C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-DI4989O
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 9 7900X 12-Core Processor            
# CPU Frequency      : 4700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 67756 MB
# Swap memory        : 9663 MB
# Total Virtual      : 77420 MB
# Available Virtual  : 11021 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 25558
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28136
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.477 ; gain = 209.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:93]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:11' bound to instance 'U0' of component 'keccak_top' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:199]
INFO: [Synth 8-638] synthesizing module 'keccak_top' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:51]
INFO: [Synth 8-3491] module 'keccak_top_keccak_f1600' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600.vhd:11' bound to instance 'grp_keccak_f1600_fu_4047' of component 'keccak_top_keccak_f1600' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:944]
INFO: [Synth 8-638] synthesizing module 'keccak_top_keccak_f1600' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600.vhd:72]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.vhd:10' bound to instance 'RC_TABLE_U' of component 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600.vhd:442]
INFO: [Synth 8-638] synthesizing module 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'keccak_top_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'keccak_top_flow_control_loop_pipe_sequential_init' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600.vhd:454]
INFO: [Synth 8-638] synthesizing module 'keccak_top_flow_control_loop_pipe_sequential_init' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_keccak_f1600' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_f1600.vhd:72]
INFO: [Synth 8-3491] module 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.vhd:11' bound to instance 'grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103' of component 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1003]
INFO: [Synth 8-638] synthesizing module 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 5'b00000 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter CASE1 bound to: 5'b00001 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter CASE2 bound to: 5'b00010 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter CASE3 bound to: 5'b00011 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter CASE4 bound to: 5'b00100 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter CASE5 bound to: 5'b00101 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter CASE6 bound to: 5'b00110 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter CASE7 bound to: 5'b00111 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter CASE8 bound to: 5'b01000 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter CASE9 bound to: 5'b01001 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter CASE10 bound to: 5'b01010 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter CASE11 bound to: 5'b01011 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter CASE12 bound to: 5'b01100 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter CASE13 bound to: 5'b01101 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter CASE14 bound to: 5'b01110 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter CASE15 bound to: 5'b01111 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter CASE16 bound to: 5'b10000 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter CASE17 bound to: 5'b10001 
	Parameter din17_WIDTH bound to: 64 - type: integer 
	Parameter CASE18 bound to: 5'b10010 
	Parameter din18_WIDTH bound to: 64 - type: integer 
	Parameter CASE19 bound to: 5'b10011 
	Parameter din19_WIDTH bound to: 64 - type: integer 
	Parameter CASE20 bound to: 5'b10100 
	Parameter din20_WIDTH bound to: 64 - type: integer 
	Parameter CASE21 bound to: 5'b10101 
	Parameter din21_WIDTH bound to: 64 - type: integer 
	Parameter CASE22 bound to: 5'b10110 
	Parameter din22_WIDTH bound to: 64 - type: integer 
	Parameter CASE23 bound to: 5'b10111 
	Parameter din23_WIDTH bound to: 64 - type: integer 
	Parameter CASE24 bound to: 5'b11000 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter def_WIDTH bound to: 64 - type: integer 
	Parameter sel_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_sparsemux_51_5_64_1_1' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:11' bound to instance 'sparsemux_51_5_64_1_1_U27' of component 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.vhd:262]
INFO: [Synth 8-638] synthesizing module 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:180]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_sparsemux_51_5_64_1_1' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:180]
INFO: [Synth 8-3491] module 'keccak_top_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'keccak_top_flow_control_loop_pipe_sequential_init' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_keccak_top_Pipeline_SQUEEZE_BLOCK.vhd:57]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_control_s_axi' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_control_s_axi.vhd:12' bound to instance 'control_s_axi_U' of component 'keccak_top_control_s_axi' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'keccak_top_control_s_axi' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_control_s_axi.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_control_s_axi' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_control_s_axi.vhd:84]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 5'b00000 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter CASE1 bound to: 5'b00001 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter CASE2 bound to: 5'b00010 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter CASE3 bound to: 5'b00011 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter CASE4 bound to: 5'b00100 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter CASE5 bound to: 5'b00101 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter CASE6 bound to: 5'b00110 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter CASE7 bound to: 5'b00111 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter CASE8 bound to: 5'b01000 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter CASE9 bound to: 5'b01001 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter CASE10 bound to: 5'b01010 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter CASE11 bound to: 5'b01011 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter CASE12 bound to: 5'b01100 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter CASE13 bound to: 5'b01101 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter CASE14 bound to: 5'b01110 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter CASE15 bound to: 5'b01111 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter CASE16 bound to: 5'b10000 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter CASE17 bound to: 5'b10001 
	Parameter din17_WIDTH bound to: 64 - type: integer 
	Parameter CASE18 bound to: 5'b10010 
	Parameter din18_WIDTH bound to: 64 - type: integer 
	Parameter CASE19 bound to: 5'b10011 
	Parameter din19_WIDTH bound to: 64 - type: integer 
	Parameter CASE20 bound to: 5'b10100 
	Parameter din20_WIDTH bound to: 64 - type: integer 
	Parameter CASE21 bound to: 5'b10101 
	Parameter din21_WIDTH bound to: 64 - type: integer 
	Parameter CASE22 bound to: 5'b10110 
	Parameter din22_WIDTH bound to: 64 - type: integer 
	Parameter CASE23 bound to: 5'b10111 
	Parameter din23_WIDTH bound to: 64 - type: integer 
	Parameter CASE24 bound to: 5'b11000 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter def_WIDTH bound to: 64 - type: integer 
	Parameter sel_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_sparsemux_51_5_64_1_1' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:11' bound to instance 'sparsemux_51_5_64_1_1_U61' of component 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1081]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 5'b00000 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter CASE1 bound to: 5'b00001 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter CASE2 bound to: 5'b00010 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter CASE3 bound to: 5'b00011 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter CASE4 bound to: 5'b00100 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter CASE5 bound to: 5'b00101 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter CASE6 bound to: 5'b00110 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter CASE7 bound to: 5'b00111 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter CASE8 bound to: 5'b01000 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter CASE9 bound to: 5'b01001 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter CASE10 bound to: 5'b01010 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter CASE11 bound to: 5'b01011 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter CASE12 bound to: 5'b01100 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter CASE13 bound to: 5'b01101 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter CASE14 bound to: 5'b01110 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter CASE15 bound to: 5'b01111 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter CASE16 bound to: 5'b10000 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter CASE17 bound to: 5'b10001 
	Parameter din17_WIDTH bound to: 64 - type: integer 
	Parameter CASE18 bound to: 5'b10010 
	Parameter din18_WIDTH bound to: 64 - type: integer 
	Parameter CASE19 bound to: 5'b10011 
	Parameter din19_WIDTH bound to: 64 - type: integer 
	Parameter CASE20 bound to: 5'b10100 
	Parameter din20_WIDTH bound to: 64 - type: integer 
	Parameter CASE21 bound to: 5'b10101 
	Parameter din21_WIDTH bound to: 64 - type: integer 
	Parameter CASE22 bound to: 5'b10110 
	Parameter din22_WIDTH bound to: 64 - type: integer 
	Parameter CASE23 bound to: 5'b10111 
	Parameter din23_WIDTH bound to: 64 - type: integer 
	Parameter CASE24 bound to: 5'b11000 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter def_WIDTH bound to: 64 - type: integer 
	Parameter sel_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_sparsemux_51_5_64_1_1' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:11' bound to instance 'sparsemux_51_5_64_1_1_U62' of component 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1168]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 5'b00000 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter CASE1 bound to: 5'b00001 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter CASE2 bound to: 5'b00010 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter CASE3 bound to: 5'b00011 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter CASE4 bound to: 5'b00100 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter CASE5 bound to: 5'b00101 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter CASE6 bound to: 5'b00110 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter CASE7 bound to: 5'b00111 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter CASE8 bound to: 5'b01000 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter CASE9 bound to: 5'b01001 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter CASE10 bound to: 5'b01010 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter CASE11 bound to: 5'b01011 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter CASE12 bound to: 5'b01100 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter CASE13 bound to: 5'b01101 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter CASE14 bound to: 5'b01110 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter CASE15 bound to: 5'b01111 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter CASE16 bound to: 5'b10000 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter CASE17 bound to: 5'b10001 
	Parameter din17_WIDTH bound to: 64 - type: integer 
	Parameter CASE18 bound to: 5'b10010 
	Parameter din18_WIDTH bound to: 64 - type: integer 
	Parameter CASE19 bound to: 5'b10011 
	Parameter din19_WIDTH bound to: 64 - type: integer 
	Parameter CASE20 bound to: 5'b10100 
	Parameter din20_WIDTH bound to: 64 - type: integer 
	Parameter CASE21 bound to: 5'b10101 
	Parameter din21_WIDTH bound to: 64 - type: integer 
	Parameter CASE22 bound to: 5'b10110 
	Parameter din22_WIDTH bound to: 64 - type: integer 
	Parameter CASE23 bound to: 5'b10111 
	Parameter din23_WIDTH bound to: 64 - type: integer 
	Parameter CASE24 bound to: 5'b11000 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter def_WIDTH bound to: 64 - type: integer 
	Parameter sel_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_sparsemux_51_5_64_1_1' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_sparsemux_51_5_64_1_1.vhd:11' bound to instance 'sparsemux_51_5_64_1_1_U63' of component 'keccak_top_sparsemux_51_5_64_1_1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1255]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_input_stream_V_data_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1342]
INFO: [Synth 8-638] synthesizing module 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_regslice_both' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_input_stream_V_keep_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'keccak_top_regslice_both__parameterized1' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_regslice_both__parameterized1' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_input_stream_V_strb_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1370]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_input_stream_V_last_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'keccak_top_regslice_both__parameterized3' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keccak_top_regslice_both__parameterized3' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:29]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_output_stream_V_data_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1398]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_output_stream_V_keep_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1412]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_output_stream_V_strb_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1426]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_regslice_both' declared at 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_regslice_both.vhd:11' bound to instance 'regslice_both_output_stream_V_last_V_U' of component 'keccak_top_regslice_both' [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:1440]
INFO: [Synth 8-256] done synthesizing module 'keccak_top' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:93]
INFO: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/30b7/hdl/vhdl/keccak_top_control_s_axi.vhd:320]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7129] Port AWADDR[1] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port AWADDR[0] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[31] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[30] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[29] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[28] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[27] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[26] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[25] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[24] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[23] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[22] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[21] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[20] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[19] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[18] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[17] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[16] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[3] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[2] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port ap_done_int in module keccak_top_flow_control_loop_pipe_sequential_init is either unconnected or has no load
INFO: [Synth 8-7129] Port reset in module keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2011.992 ; gain = 386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2011.992 ; gain = 386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2011.992 ; gain = 386.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2011.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/keccak_top_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/keccak_top_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2103.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2103.984 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.984 ; gain = 478.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.984 ; gain = 478.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.984 ; gain = 478.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keccak_top_regslice_both__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    zero |                               01 |                               10
                     one |                               11 |                               11
                     two |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    zero |                               01 |                               10
                     one |                               11 |                               11
                     two |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    zero |                               01 |                               10
                     one |                               11 |                               11
                     two |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keccak_top_regslice_both__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.984 ; gain = 478.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 82    
	   3 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 183   
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 44    
+---Muxes : 
	  25 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 256   
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 81    
	   4 Input    2 Bit        Muxes := 32    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 129   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7129] Port AWADDR[1] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port AWADDR[0] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[31] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[30] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[29] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[28] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[27] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[26] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[25] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[24] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[23] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[22] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[21] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[20] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[19] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[18] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[17] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WDATA[16] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[3] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port WSTRB[2] in module keccak_top_control_s_axi is either unconnected or has no load
INFO: [Synth 8-7129] Port reset in module keccak_top_keccak_f1600_RC_TABLE_ROM_AUTO_1R is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module keccak_top_regslice_both__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module keccak_top_regslice_both__parameterized1__2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2600.895 ; gain = 975.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2770.453 ; gain = 1144.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 2996.676 ; gain = 1371.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 3020.207 ; gain = 1394.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    40|
|2     |LUT1   |    69|
|3     |LUT2   |   259|
|4     |LUT3   |  4179|
|5     |LUT4   |   325|
|6     |LUT5   |   717|
|7     |LUT6   |  9271|
|8     |MUXF7  |   578|
|9     |MUXF8  |   256|
|10    |FDRE   | 12209|
|11    |FDSE   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3111.004 ; gain = 1485.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 3111.004 ; gain = 1393.340
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3111.004 ; gain = 1485.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 3111.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 874 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3111.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2d86d2bc
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:38 . Memory (MB): peak = 3111.004 ; gain = 2518.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3111.004 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/.Xil/Vivado-35328-DESKTOP-DI4989O/dcp0'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = bdd80740887a49dc
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3111.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/vitis/keccak-hls/keccak/hls/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 22 23:27:30 2025...
