module wideexpr_00178(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {$signed({2{(ctrl[3]?(3'sb100)-(s7):$signed((s1)-(3'sb011)))}}),({(-(6'sb110110))<<(2'sb10),(ctrl[5]?$signed(+(4'sb0111)):s7)})<<<(+({1{((ctrl[4]?3'b110:2'sb01))^((ctrl[6]?5'sb00100:3'sb111))}}))};
  assign y1 = ({4{s0}})<=($unsigned((2'sb11)&((ctrl[0]?u4:($signed(($signed(3'sb100))^(u1)))>=({(ctrl[0]?2'sb11:5'sb11100)})))));
  assign y2 = (3'sb001)>>(6'sb001010);
  assign y3 = {2{(+(u4))<<<(-((($signed((ctrl[5]?(5'sb11001)==(2'sb00):{1{4'sb0001}})))<<<({+((3'sb111)<(3'sb011)),~&({u1})}))<<<(-((ctrl[0]?3'sb001:((2'sb11)|(s6))+((ctrl[0]?s6:s1)))))))}};
  assign y4 = (ctrl[5]?-($signed($signed($signed(s3)))):(s0)>>>(5'sb01000));
  assign y5 = ((ctrl[6]?{2{((((&(-(6'b001111)))^~((ctrl[3]?$signed(s5):$signed(s5))))<<(u4))|({s3}))|((ctrl[7]?(((-(s7))|((ctrl[4]?s4:5'sb01010)))<<<(~^($signed(s1))))>(-(3'b011)):({3{(ctrl[7]?(u7)|(u6):2'b01)}})<<((2'sb10)<=((ctrl[1]?3'sb001:s0)))))}}:{1{6'sb110101}}))>>((ctrl[3]?{((((ctrl[1]?+(s5):(s7)^(2'sb10)))|(($signed({1{5'sb00011}}))>>((+(2'sb00))<<<(+(s0)))))>>>(+(($signed(u4))>>>($signed((s3)+(1'sb1))))))<<<(((ctrl[2]?({3{(ctrl[7]?u5:4'b0000)}})<<<({$signed(1'sb0),$signed(3'sb100)}):{s1,(s5)|((ctrl[1]?1'sb0:s6))}))&(($unsigned(($signed(u5))>>((s6)<(3'sb001))))<=({1{-(s6)}})))}:u5));
  assign y6 = $signed($unsigned(-((1'sb0)<<(5'sb00111))));
  assign y7 = 3'sb101;
endmodule
