+ export MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ export FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ export FAF=/home/tonyho/workspace/fsic/fsic_asic
+ FAF=/home/tonyho/workspace/fsic/fsic_asic
+ export PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ export LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ export CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ export CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906 ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project ']'
+ cd /home/tonyho/workspace/fsic/fsic_fpga
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-fsic_fpag-git-log.log
commit 3d039533b40038bb18bf7e9dcf3377fd60223548
Merge: 80885d3 1a01be7
Author: zack lin <chickentornado@gmail.com>
Date:   Wed Aug 30 07:15:45 2023 +0800

    Merge branch 'main' of github.com:bol-edu/fsic_fpga
+ cd /home/tonyho/workspace/fsic/fsic_asic
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-fsic_asic-git-log.log
commit 1c313fdf1c7b0f13a2beaf4f144283151c47fe56
Author: tonyho <TonyHo@via.com.tw>
Date:   Tue Aug 29 17:13:22 2023 +0800

    add AS CC mprj_io module code
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-caravel_user_project-git-log.log
commit 1fce03908c283d9e958a89dc2f4bfcd11d903ff9
Author: tonyho <TonyHo@via.com.tw>
Date:   Mon Sep 4 21:55:09 2023 +0800

    patch issue - Makefile:216: *** missing separator.  Stop.
+ mkdir dependencies
mkdir: cannot create directory ‘dependencies’: File exists
++ pwd
+ export OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/user_project_wrapper.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/fsic.vo /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axil_axis.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/sw_caravel.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/config_ctrl.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_clkrst.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/io_serdes.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_coreclk_phase_cnt.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_io_serdes_rx.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/mprj_io/rtl/mprj_io.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/mprj_io.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.all.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_subsys.all.v
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/system_test114.c /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114.c
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/top_bench.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/top_bench.sv
+ exit 1
