DRM_ERROR,FUNC_0
RREG32,FUNC_1
RREG32_UVD_CTX,FUNC_2
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK,VAR_0
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK,VAR_1
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,VAR_2
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,VAR_3
WREG32,FUNC_3
WREG32_P,FUNC_4
WREG32_UVD_CTX,FUNC_5
ixUVD_LMI_CACHE_CTRL,VAR_4
lower_32_bits,FUNC_6
mdelay,FUNC_7
mmSRBM_SOFT_RESET,VAR_5
mmUVD_CGC_GATE,VAR_6
mmUVD_LMI_CTRL,VAR_7
mmUVD_LMI_CTRL2,VAR_8
mmUVD_LMI_EXT40_ADDR,VAR_9
mmUVD_LMI_SWAP_CNTL,VAR_10
mmUVD_MASTINT_EN,VAR_11
mmUVD_MPC_CNTL,VAR_12
mmUVD_MPC_SET_ALU,VAR_13
mmUVD_MPC_SET_MUX,VAR_14
mmUVD_MPC_SET_MUXA0,VAR_15
mmUVD_MPC_SET_MUXA1,VAR_16
mmUVD_MPC_SET_MUXB0,VAR_17
mmUVD_MPC_SET_MUXB1,VAR_18
mmUVD_MP_SWAP_CNTL,VAR_19
mmUVD_RBC_RB_BASE,VAR_20
mmUVD_RBC_RB_CNTL,VAR_21
mmUVD_RBC_RB_RPTR,VAR_22
mmUVD_RBC_RB_WPTR,VAR_23
mmUVD_RBC_RB_WPTR_CNTL,VAR_24
mmUVD_SOFT_RESET,VAR_25
mmUVD_STATUS,VAR_26
mmUVD_VCPU_CNTL,VAR_27
order_base_2,FUNC_8
upper_32_bits,FUNC_9
uvd_v4_2_mc_resume,FUNC_10
uvd_v4_2_set_dcm,FUNC_11
uvd_v4_2_start,FUNC_12
adev,VAR_28
ring,VAR_29
rb_bufsz,VAR_30
i,VAR_31
j,VAR_32
r,VAR_33
tmp,VAR_34
lmi_swap_cntl,VAR_35
mp_swap_cntl,VAR_36
status,VAR_37
