# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:18 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv 
# -- Compiling module logic_ben
# -- Compiling module logic_nzp
# -- Compiling module FullAdder16bit
# 
# Top level modules:
# 	logic_ben
# 	logic_nzp
# 	FullAdder16bit
# End time: 16:34:18 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:19 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:34:19 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:19 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:34:19 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:19 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:34:19 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:19 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv 
# -- Compiling module PC_mux
# -- Compiling module MDR_mux
# -- Compiling module bus_mux
# -- Compiling module addr1_mux
# -- Compiling module addr2_mux
# -- Compiling module SR1_mux
# -- Compiling module SR2_mux
# -- Compiling module DR_mux
# -- Compiling module ALU
# 
# Top level modules:
# 	PC_mux
# 	MDR_mux
# 	bus_mux
# 	addr1_mux
# 	addr2_mux
# 	SR1_mux
# 	SR2_mux
# 	DR_mux
# 	ALU
# End time: 16:34:19 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:19 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:34:20 on Mar 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:20 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:34:20 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:20 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:34:20 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:20 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/registers.sv 
# -- Compiling package SLC3_2
# -- Compiling package registers_sv_unit
# -- Importing package SLC3_2
# -- Compiling module Reg
# -- Compiling module RegFile
# 
# Top level modules:
# 	Reg
# 	RegFile
# End time: 16:34:20 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:21 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:34:21 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:21 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:34:21 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:21 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:34:21 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:21 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:34:21 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week2(2).sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:21 on Mar 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week2(2).sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 16:34:21 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 16:34:22 on Mar 27,2024
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.FullAdder16bit
# Loading work.SLC3_2
# Loading work.registers_sv_unit
# Loading work.Reg
# Loading work.PC_mux
# Loading work.MDR_mux
# Loading work.bus_mux
# Loading work.logic_nzp
# Loading work.logic_ben
# Loading work.RegFile
# Loading work.SR1_mux
# Loading work.SR2_mux
# Loading work.DR_mux
# Loading work.addr1_mux
# Loading work.addr2_mux
# Loading work.ALU
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kangx  Hostname: GU605M-STRAY  ProcessID: 18156
#           Attempting to use alternate WLF file "./wlftn9z0cd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn9z0cd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
