CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'D:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'TEMAC2' of
   'xilinx.com:ip:v5_emac:1.8' from
   'D:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5_emac_v1
   _8\component.xml'.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'TEMAC2'...
INFO:sim - Applying external generics to 'TEMAC2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'TEMAC2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering EJava files for 'TEMAC2'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Executing Tcl generator...
INFO:sim - Generating SYM schematic symbol for 'TEMAC2'...
Finished executing Tcl generator.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
WARNING:sim -  This core does not have a top level called "/TEMAC2"
WARNING:sim -  Top level has been set to "/TEMAC2_block"
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Wrote file for project
'D:\avnet_50LXT\COMPET_readout\git\compet_readout\example_TEMAC2_design\TEMAC2.c
gp'.
