INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_7/project_7.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_7/project_7.srcs/sources_1/new/creINPUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module creINPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_7/project_7.srcs/sources_1/new/Lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_7/project_7.srcs/sim_1/new/tset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_7/project_7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
