INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:22:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 buffer58/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer29/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.974ns (21.535%)  route 3.549ns (78.465%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1107, unset)         0.508     0.508    buffer58/clk
    SLICE_X13Y157        FDRE                                         r  buffer58/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer58/outs_reg[2]/Q
                         net (fo=5, routed)           0.352     1.058    buffer58/control/buffer58_outs[2]
    SLICE_X17Y157        LUT2 (Prop_lut2_I0_O)        0.120     1.178 r  buffer58/control/out0_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.000     1.178    cmpi1/S[0]
    SLICE_X17Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.435 r  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=28, routed)          0.803     2.238    buffer58/control/result[0]
    SLICE_X9Y165         LUT6 (Prop_lut6_I1_O)        0.043     2.281 f  buffer58/control/transmitValue_i_3__32/O
                         net (fo=3, routed)           0.252     2.533    init0/control/transmitValue_reg_16
    SLICE_X8Y165         LUT6 (Prop_lut6_I2_O)        0.043     2.576 r  init0/control/transmitValue_i_2__32/O
                         net (fo=3, routed)           0.390     2.966    init0/control/transmitValue_reg_0[0]
    SLICE_X8Y162         LUT4 (Prop_lut4_I0_O)        0.050     3.016 r  init0/control/transmitValue_i_7__1/O
                         net (fo=2, routed)           0.692     3.708    fork37/control/generateBlocks[9].regblock/transmitValue_reg_9
    SLICE_X6Y158         LUT6 (Prop_lut6_I5_O)        0.127     3.835 r  fork37/control/generateBlocks[9].regblock/transmitValue_i_2__25/O
                         net (fo=13, routed)          0.309     4.144    buffer58/control/anyBlockStop
    SLICE_X8Y158         LUT5 (Prop_lut5_I0_O)        0.043     4.187 f  buffer58/control/transmitValue_i_6__6/O
                         net (fo=2, routed)           0.265     4.452    buffer56/control/dataReg_reg[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I3_O)        0.043     4.495 f  buffer56/control/fullReg_i_3__4/O
                         net (fo=2, routed)           0.225     4.720    buffer56/control/fullReg_i_3__4_n_0
    SLICE_X9Y155         LUT3 (Prop_lut3_I2_O)        0.050     4.770 r  buffer56/control/dataReg[5]_i_1__6/O
                         net (fo=6, routed)           0.261     5.031    buffer29/E[0]
    SLICE_X10Y155        FDRE                                         r  buffer29/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1107, unset)         0.483     5.683    buffer29/clk
    SLICE_X10Y155        FDRE                                         r  buffer29/dataReg_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X10Y155        FDRE (Setup_fdre_C_CE)      -0.255     5.392    buffer29/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  0.361    




