{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501175572155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501175572166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 12:12:51 2017 " "Processing started: Thu Jul 27 12:12:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501175572166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501175572166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rand_gen -c rand_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off rand_gen -c rand_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501175572166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501175573326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501175573326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-behavior " "Found design unit 1: rand_gen-behavior" {  } { { "Vhdl1.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/CLASES ESPOL/SISTEMAS_DIGITALES_2/rand_gen/Vhdl1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501175602862 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "Vhdl1.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/CLASES ESPOL/SISTEMAS_DIGITALES_2/rand_gen/Vhdl1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501175602862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501175602862 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "rand_gen work rand_gen.vhd(4) " "VHDL Primary Unit Declaration error at rand_gen.vhd(4): primary unit \"rand_gen\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rand_gen.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/CLASES ESPOL/SISTEMAS_DIGITALES_2/rand_gen/rand_gen.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1501175602866 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rand_gen Vhdl1.vhd(4) " "HDL error at Vhdl1.vhd(4): see declaration for object \"rand_gen\"" {  } { { "Vhdl1.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/CLASES ESPOL/SISTEMAS_DIGITALES_2/rand_gen/Vhdl1.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501175602867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rand_gen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501175602868 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501175603458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 27 12:13:23 2017 " "Processing ended: Thu Jul 27 12:13:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501175603458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501175603458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501175603458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501175603458 ""}
