Fitter report for EPT_570_AP_M4_Top
Sun Mar 03 22:52:01 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Other Routing Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Fitter Summary                                                            ;
+---------------------------+-----------------------------------------------+
; Fitter Status             ; Successful - Sun Mar 03 22:52:01 2013         ;
; Quartus II 64-Bit Version ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name             ; EPT_570_AP_M4_Top                             ;
; Top-level Entity Name     ; EPT_570_AP_M4_Top                             ;
; Family                    ; MAX II                                        ;
; Device                    ; EPM570T100C5                                  ;
; Timing Models             ; Final                                         ;
; Total logic elements      ; 554 / 570 ( 97 % )                            ;
; Total pins                ; 61 / 76 ( 80 % )                              ;
; Total virtual pins        ; 0                                             ;
; UFM blocks                ; 0 / 1 ( 0 % )                                 ;
+---------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EPM570T100C5                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner                     ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  37.5%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.pin.


+------------------------------------------------------------------+
; Fitter Resource Usage Summary                                    ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Total logic elements                        ; 554 / 570 ( 97 % ) ;
;     -- Combinational with no register       ; 156                ;
;     -- Register only                        ; 24                 ;
;     -- Combinational with a register        ; 374                ;
;                                             ;                    ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 237                ;
;     -- 3 input functions                    ; 109                ;
;     -- 2 input functions                    ; 171                ;
;     -- 1 input functions                    ; 12                 ;
;     -- 0 input functions                    ; 1                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 461                ;
;     -- arithmetic mode                      ; 93                 ;
;     -- qfbk mode                            ; 106                ;
;     -- register cascade mode                ; 0                  ;
;     -- synchronous clear/load mode          ; 244                ;
;     -- asynchronous clear/load mode         ; 238                ;
;                                             ;                    ;
; Total registers                             ; 398 / 570 ( 70 % ) ;
; Total LABs                                  ; 57 / 57 ( 100 % )  ;
; Logic elements in carry chains              ; 108                ;
; Virtual pins                                ; 0                  ;
; I/O pins                                    ; 61 / 76 ( 80 % )   ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )     ;
;                                             ;                    ;
; Global signals                              ; 3                  ;
; UFM blocks                                  ; 0 / 1 ( 0 % )      ;
; Global clocks                               ; 3 / 4 ( 75 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )      ;
; Average interconnect usage (total/H/V)      ; 55% / 65% / 44%    ;
; Peak interconnect usage (total/H/V)         ; 55% / 65% / 44%    ;
; Maximum fan-out                             ; 398                ;
; Highest non-global fan-out                  ; 33                 ;
; Total fan-out                               ; 2734               ;
; Average fan-out                             ; 4.45               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                       ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; SW_USER_1 ; 15    ; 1        ; 0            ; 5            ; 2           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; SW_USER_2 ; 100   ; 2        ; 3            ; 8            ; 0           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; aa[0]     ; 43    ; 1        ; 8            ; 3            ; 3           ; 118                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; aa[1]     ; 12    ; 1        ; 0            ; 5            ; 0           ; 398                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; bc_in[0]  ; 41    ; 1        ; 7            ; 3            ; 1           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; bc_in[1]  ; 40    ; 1        ; 7            ; 3            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; LB_BYTE_A[0] ; 52    ; 2        ; 13           ; 1            ; 4           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[1] ; 53    ; 2        ; 13           ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[2] ; 54    ; 2        ; 13           ; 1            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[3] ; 55    ; 2        ; 13           ; 2            ; 4           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[4] ; 56    ; 2        ; 13           ; 2            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[5] ; 57    ; 2        ; 13           ; 2            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[6] ; 58    ; 2        ; 13           ; 2            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_A[7] ; 61    ; 2        ; 13           ; 3            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[0] ; 66    ; 2        ; 13           ; 4            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[1] ; 67    ; 2        ; 13           ; 4            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[2] ; 68    ; 2        ; 13           ; 4            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[3] ; 69    ; 2        ; 13           ; 5            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[4] ; 70    ; 2        ; 13           ; 6            ; 5           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[5] ; 71    ; 2        ; 13           ; 6            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[6] ; 72    ; 2        ; 13           ; 6            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_B[7] ; 73    ; 2        ; 13           ; 7            ; 5           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[0] ; 97    ; 2        ; 5            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[1] ; 96    ; 2        ; 5            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[2] ; 95    ; 2        ; 5            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[3] ; 92    ; 2        ; 6            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[4] ; 91    ; 2        ; 6            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[5] ; 89    ; 2        ; 7            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[6] ; 87    ; 2        ; 7            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_C[7] ; 86    ; 2        ; 8            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[0] ; 85    ; 2        ; 8            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[1] ; 84    ; 2        ; 8            ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[2] ; 83    ; 2        ; 8            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[3] ; 82    ; 2        ; 9            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[4] ; 81    ; 2        ; 10           ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[5] ; 78    ; 2        ; 12           ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[6] ; 77    ; 2        ; 12           ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LB_BYTE_D[7] ; 76    ; 2        ; 12           ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[0]       ; 74    ; 2        ; 13           ; 7            ; 3           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[1]       ; 75    ; 2        ; 13           ; 7            ; 1           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[2]       ; 98    ; 2        ; 4            ; 8            ; 1           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; LED[3]       ; 99    ; 2        ; 4            ; 8            ; 2           ; no              ; no             ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_1     ; 1     ; 2        ; 3            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_2     ; 3     ; 1        ; 1            ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_3     ; 5     ; 1        ; 0            ; 7            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_DIR_4     ; 7     ; 1        ; 0            ; 7            ; 4           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_1      ; 2     ; 1        ; 1            ; 8            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_2      ; 4     ; 1        ; 0            ; 7            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_3      ; 6     ; 1        ; 0            ; 7            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; TR_OE_4      ; 8     ; 1        ; 0            ; 7            ; 5           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[0]    ; 48    ; 1        ; 10           ; 0            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[1]    ; 47    ; 1        ; 10           ; 0            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
; bc_out[2]    ; 42    ; 1        ; 7            ; 3            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source                                                                                              ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+
; bd_inout[0] ; 16    ; 1        ; 0            ; 5            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[1] ; 17    ; 1        ; 0            ; 5            ; 4           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[2] ; 18    ; 1        ; 0            ; 5            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[3] ; 19    ; 1        ; 0            ; 4            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[4] ; 20    ; 1        ; 1            ; 3            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[5] ; 21    ; 1        ; 1            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[6] ; 26    ; 1        ; 3            ; 3            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
; bd_inout[7] ; 27    ; 1        ; 3            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 23 / 36 ( 64 % ) ; 3.3V          ; --           ;
; 2        ; 38 / 40 ( 95 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                               ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; 1        ; 161        ; 2        ; TR_DIR_1       ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 2        ; 2          ; 1        ; TR_OE_1        ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 3        ; 4          ; 1        ; TR_DIR_2       ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 4        ; 6          ; 1        ; TR_OE_2        ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 8          ; 1        ; TR_DIR_3       ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 9          ; 1        ; TR_OE_3        ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 10         ; 1        ; TR_DIR_4       ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 11         ; 1        ; TR_OE_4        ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 12       ; 20         ; 1        ; aa[1]          ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 14       ; 21         ; 1        ; GND*           ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 22         ; 1        ; SW_USER_1      ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 23         ; 1        ; bd_inout[0]    ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 24         ; 1        ; bd_inout[1]    ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 25         ; 1        ; bd_inout[2]    ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 32         ; 1        ; bd_inout[3]    ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 34         ; 1        ; bd_inout[4]    ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 21       ; 36         ; 1        ; bd_inout[5]    ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 22       ; 38         ; 1        ; #TMS           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 23       ; 39         ; 1        ; #TDI           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 24       ; 40         ; 1        ; #TCK           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 25       ; 41         ; 1        ; #TDO           ; output ;              ;           ; --         ;                 ; --       ; --           ;
; 26       ; 47         ; 1        ; bd_inout[6]    ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 27       ; 48         ; 1        ; bd_inout[7]    ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 28       ; 50         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 51         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 30       ; 52         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 33       ; 58         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 34       ; 59         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 60         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 36       ; 61         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 37       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 38       ; 62         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 39       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 40       ; 63         ; 1        ; bc_in[1]       ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 64         ; 1        ; bc_in[0]       ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 65         ; 1        ; bc_out[2]      ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 66         ; 1        ; aa[0]          ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 67         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 47       ; 71         ; 1        ; bc_out[1]      ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 72         ; 1        ; bc_out[0]      ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ; 73         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 75         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 79         ; 1        ; GND*           ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 83         ; 2        ; LB_BYTE_A[0]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ; 84         ; 2        ; LB_BYTE_A[1]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 54       ; 86         ; 2        ; LB_BYTE_A[2]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 55       ; 89         ; 2        ; LB_BYTE_A[3]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 91         ; 2        ; LB_BYTE_A[4]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 92         ; 2        ; LB_BYTE_A[5]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ; 93         ; 2        ; LB_BYTE_A[6]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 61       ; 98         ; 2        ; LB_BYTE_A[7]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 62       ; 101        ; 2        ; GND*           ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 64       ; 102        ; 2        ; GND*           ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 65       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 66       ; 103        ; 2        ; LB_BYTE_B[0]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 67       ; 104        ; 2        ; LB_BYTE_B[1]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 68       ; 105        ; 2        ; LB_BYTE_B[2]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 69       ; 111        ; 2        ; LB_BYTE_B[3]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 70       ; 112        ; 2        ; LB_BYTE_B[4]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 71       ; 115        ; 2        ; LB_BYTE_B[5]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 116        ; 2        ; LB_BYTE_B[6]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 73       ; 118        ; 2        ; LB_BYTE_B[7]   ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 120        ; 2        ; LED[0]         ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 122        ; 2        ; LED[1]         ; output ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 125        ; 2        ; LB_BYTE_D[7]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 77       ; 126        ; 2        ; LB_BYTE_D[6]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 78       ; 127        ; 2        ; LB_BYTE_D[5]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 81       ; 135        ; 2        ; LB_BYTE_D[4]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 82       ; 136        ; 2        ; LB_BYTE_D[3]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 139        ; 2        ; LB_BYTE_D[2]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 140        ; 2        ; LB_BYTE_D[1]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 85       ; 141        ; 2        ; LB_BYTE_D[0]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 142        ; 2        ; LB_BYTE_C[7]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 87       ; 143        ; 2        ; LB_BYTE_C[6]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 88       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 89       ; 144        ; 2        ; LB_BYTE_C[5]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 90       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 91       ; 149        ; 2        ; LB_BYTE_C[4]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 92       ; 150        ; 2        ; LB_BYTE_C[3]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 93       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ; 151        ; 2        ; LB_BYTE_C[2]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 96       ; 152        ; 2        ; LB_BYTE_C[1]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 97       ; 153        ; 2        ; LB_BYTE_C[0]   ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 98       ; 155        ; 2        ; LED[2]         ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 156        ; 2        ; LED[3]         ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 158        ; 2        ; SW_USER_2      ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |EPT_570_AP_M4_Top                                        ; 554 (91)    ; 398          ; 0          ; 61   ; 0            ; 156 (35)     ; 24 (0)            ; 374 (56)         ; 108 (25)        ; 178 (18)   ; |EPT_570_AP_M4_Top                                                                                                     ; work         ;
;    |active_block:BLOCK_TRANSFER_INST|                     ; 73 (73)     ; 52           ; 0          ; 0    ; 0            ; 21 (21)      ; 12 (12)           ; 40 (40)          ; 24 (24)         ; 3 (3)      ; |EPT_570_AP_M4_Top|active_block:BLOCK_TRANSFER_INST                                                                    ; work         ;
;    |active_transfer:ACTIVE_TRANSFER_INST|                 ; 20 (20)     ; 20           ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 16 (16)          ; 4 (4)           ; 15 (15)    ; |EPT_570_AP_M4_Top|active_transfer:ACTIVE_TRANSFER_INST                                                                ; work         ;
;    |active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST| ; 180 (0)     ; 114          ; 0          ; 8    ; 0            ; 66 (0)       ; 4 (0)             ; 110 (0)          ; 47 (0)          ; 50 (0)     ; |EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST                                                ; work         ;
;       |endpoint_registers:ENDPOINT_REGISTERS_INST|        ; 164 (164)   ; 100          ; 0          ; 0    ; 0            ; 64 (64)      ; 4 (4)             ; 96 (96)          ; 47 (47)         ; 36 (36)    ; |EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST     ;              ;
;       |ft_245_state_machine:FT_245_STATE_MACHINE_INST|    ; 16 (16)     ; 14           ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 14 (14)    ; |EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST ;              ;
;    |active_trigger:ACTIVE_TRIGGER_INST|                   ; 16 (16)     ; 10           ; 0          ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 6 (6)            ; 0 (0)           ; 10 (10)    ; |EPT_570_AP_M4_Top|active_trigger:ACTIVE_TRIGGER_INST                                                                  ; work         ;
;    |eptWireOR:wireOR|                                     ; 0 (0)       ; 0            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 1 (1)      ; |EPT_570_AP_M4_Top|eptWireOR:wireOR                                                                                    ; work         ;
;    |sync_fifo:BLOCK_IN_FIFO|                              ; 174 (0)     ; 146          ; 0          ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 146 (0)          ; 8 (0)           ; 81 (0)     ; |EPT_570_AP_M4_Top|sync_fifo:BLOCK_IN_FIFO                                                                             ; work         ;
;       |mem_array:U_MEM_ARRAY|                             ; 160 (160)   ; 136          ; 0          ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 136 (136)        ; 0 (0)           ; 80 (80)    ; |EPT_570_AP_M4_Top|sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY                                                       ; work         ;
;       |read_control_logic:U_READ_CTRL|                    ; 8 (8)       ; 5            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 4 (4)           ; 1 (1)      ; |EPT_570_AP_M4_Top|sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL                                              ; work         ;
;       |write_control_logic:U_WRITE_CTRL|                  ; 6 (6)       ; 5            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |EPT_570_AP_M4_Top|sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL                                            ; work         ;
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------+
; Delay Chain Summary                     ;
+--------------+----------+---------------+
; Name         ; Pin Type ; Pad to Core 0 ;
+--------------+----------+---------------+
; aa[1]        ; Input    ; (0)           ;
; aa[0]        ; Input    ; (1)           ;
; bc_in[0]     ; Input    ; (1)           ;
; bc_in[1]     ; Input    ; (1)           ;
; SW_USER_1    ; Input    ; (1)           ;
; SW_USER_2    ; Input    ; (1)           ;
; bc_out[0]    ; Output   ; --            ;
; bc_out[1]    ; Output   ; --            ;
; bc_out[2]    ; Output   ; --            ;
; LB_BYTE_A[0] ; Output   ; --            ;
; LB_BYTE_A[1] ; Output   ; --            ;
; LB_BYTE_A[2] ; Output   ; --            ;
; LB_BYTE_A[3] ; Output   ; --            ;
; LB_BYTE_A[4] ; Output   ; --            ;
; LB_BYTE_A[5] ; Output   ; --            ;
; LB_BYTE_A[6] ; Output   ; --            ;
; LB_BYTE_A[7] ; Output   ; --            ;
; LB_BYTE_B[0] ; Output   ; --            ;
; LB_BYTE_B[1] ; Output   ; --            ;
; LB_BYTE_B[2] ; Output   ; --            ;
; LB_BYTE_B[3] ; Output   ; --            ;
; LB_BYTE_B[4] ; Output   ; --            ;
; LB_BYTE_B[5] ; Output   ; --            ;
; LB_BYTE_B[6] ; Output   ; --            ;
; LB_BYTE_B[7] ; Output   ; --            ;
; LB_BYTE_C[0] ; Output   ; --            ;
; LB_BYTE_C[1] ; Output   ; --            ;
; LB_BYTE_C[2] ; Output   ; --            ;
; LB_BYTE_C[3] ; Output   ; --            ;
; LB_BYTE_C[4] ; Output   ; --            ;
; LB_BYTE_C[5] ; Output   ; --            ;
; LB_BYTE_C[6] ; Output   ; --            ;
; LB_BYTE_C[7] ; Output   ; --            ;
; LB_BYTE_D[0] ; Output   ; --            ;
; LB_BYTE_D[1] ; Output   ; --            ;
; LB_BYTE_D[2] ; Output   ; --            ;
; LB_BYTE_D[3] ; Output   ; --            ;
; LB_BYTE_D[4] ; Output   ; --            ;
; LB_BYTE_D[5] ; Output   ; --            ;
; LB_BYTE_D[6] ; Output   ; --            ;
; LB_BYTE_D[7] ; Output   ; --            ;
; TR_DIR_1     ; Output   ; --            ;
; TR_OE_1      ; Output   ; --            ;
; TR_DIR_2     ; Output   ; --            ;
; TR_OE_2      ; Output   ; --            ;
; TR_DIR_3     ; Output   ; --            ;
; TR_OE_3      ; Output   ; --            ;
; TR_DIR_4     ; Output   ; --            ;
; TR_OE_4      ; Output   ; --            ;
; LED[0]       ; Output   ; --            ;
; LED[1]       ; Output   ; --            ;
; LED[2]       ; Output   ; --            ;
; LED[3]       ; Output   ; --            ;
; bd_inout[0]  ; Bidir    ; (1)           ;
; bd_inout[1]  ; Bidir    ; (1)           ;
; bd_inout[2]  ; Bidir    ; (1)           ;
; bd_inout[3]  ; Bidir    ; (1)           ;
; bd_inout[4]  ; Bidir    ; (1)           ;
; bd_inout[5]  ; Bidir    ; (1)           ;
; bd_inout[6]  ; Bidir    ; (1)           ;
; bd_inout[7]  ; Bidir    ; (1)           ;
+--------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; Name                                                                                                                    ; Location     ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ;
+-------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+
; LessThan0~1                                                                                                             ; LC_X12_Y2_N2 ; 11      ; Clock enable  ; no     ; --                   ; --               ;
; aa[0]                                                                                                                   ; PIN_43       ; 118     ; Async. clear  ; yes    ; Global Clock         ; GCLK2            ;
; aa[1]                                                                                                                   ; PIN_12       ; 398     ; Clock         ; yes    ; Global Clock         ; GCLK0            ;
; active_block:BLOCK_TRANSFER_INST|always2~0                                                                              ; LC_X4_Y7_N8  ; 8       ; Sync. clear   ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.TRANSFER_BYTE                                                     ; LC_X10_Y7_N9 ; 24      ; Sync. load    ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~16                                                                       ; LC_X9_Y7_N9  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|state_in[2]                                                                            ; LC_X8_Y6_N3  ; 10      ; Clock enable  ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2]~16                                                          ; LC_X4_Y7_N9  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[0]~0                                                                ; LC_X4_Y6_N9  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer:ACTIVE_TRANSFER_INST|always4~0                                                                          ; LC_X11_Y5_N7 ; 4       ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_reg                                                                 ; LC_X11_Y5_N7 ; 5       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer:ACTIVE_TRANSFER_INST|state_in[2]                                                                        ; LC_X8_Y6_N1  ; 10      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]               ; LC_X5_Y6_N8  ; 24      ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3         ; LC_X3_Y6_N5  ; 8       ; Sync. load    ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0               ; LC_X5_Y6_N6  ; 23      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0               ; LC_X8_Y5_N8  ; 8       ; Sync. clear   ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0   ; LC_X2_Y4_N1  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0               ; LC_X2_Y4_N9  ; 11      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg         ; LC_X4_Y5_N4  ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]                ; LC_X6_Y4_N0  ; 11      ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0      ; LC_X1_Y4_N5  ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0      ; LC_X1_Y4_N7  ; 3       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1      ; LC_X3_Y5_N5  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ; LC_X8_Y5_N2  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0       ; LC_X10_Y5_N6 ; 10      ; Output enable ; no     ; --                   ; --               ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~0                                                          ; LC_X7_Y7_N7  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; always3~0                                                                                                               ; LC_X10_Y4_N4 ; 5       ; Clock enable  ; no     ; --                   ; --               ;
; block_in_loopback~0                                                                                                     ; LC_X11_Y5_N2 ; 4       ; Clock enable  ; no     ; --                   ; --               ;
; block_out_counter[7]~16                                                                                                 ; LC_X10_Y3_N1 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; reset_signal_reg                                                                                                        ; LC_X11_Y2_N5 ; 135     ; Async. clear  ; yes    ; Global Clock         ; GCLK3            ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~209                                                                   ; LC_X11_Y3_N1 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~211                                                                   ; LC_X10_Y5_N3 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~213                                                                   ; LC_X11_Y6_N6 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~215                                                                   ; LC_X10_Y3_N2 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~217                                                                   ; LC_X10_Y4_N8 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~219                                                                   ; LC_X12_Y7_N7 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~221                                                                   ; LC_X11_Y7_N0 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~223                                                                   ; LC_X10_Y6_N4 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~225                                                                   ; LC_X8_Y5_N1  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~227                                                                   ; LC_X11_Y6_N3 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~229                                                                   ; LC_X10_Y6_N3 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~231                                                                   ; LC_X9_Y5_N1  ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~233                                                                   ; LC_X12_Y6_N4 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~235                                                                   ; LC_X11_Y6_N4 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~237                                                                   ; LC_X10_Y7_N7 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~239                                                                   ; LC_X12_Y6_N1 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_enable~2                                                    ; LC_X11_Y7_N9 ; 13      ; Clock enable  ; no     ; --                   ; --               ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_enable~0                                                 ; LC_X11_Y7_N1 ; 21      ; Clock enable  ; no     ; --                   ; --               ;
; transfer_out_byte[0]~0                                                                                                  ; LC_X11_Y2_N7 ; 8       ; Clock enable  ; no     ; --                   ; --               ;
+-------------------------------------------------------------------------------------------------------------------------+--------------+---------+---------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                         ;
+------------------+--------------+---------+----------------------+------------------+
; Name             ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------------------+--------------+---------+----------------------+------------------+
; aa[0]            ; PIN_43       ; 118     ; Global Clock         ; GCLK2            ;
; aa[1]            ; PIN_12       ; 398     ; Global Clock         ; GCLK0            ;
; reset_signal_reg ; LC_X11_Y2_N5 ; 135     ; Global Clock         ; GCLK3            ;
+------------------+--------------+---------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[0]                                                              ; 33      ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[3]                                                              ; 32      ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[2]                                                              ; 32      ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[1]                                                              ; 32      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]                       ; 24      ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.TRANSFER_BYTE                                                             ; 24      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in                     ; 24      ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.SEND_COMMAND                                                              ; 23      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0                       ; 23      ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_enable~0                                                         ; 21      ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[0]                                                           ; 19      ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[2]                                                           ; 18      ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[3]                                                           ; 18      ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[1]                                                           ; 18      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[7]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[6]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[5]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[4]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[3]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[1]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[0]~reg0                                                                     ; 16      ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[2]~reg0                                                                     ; 16      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]                        ; 15      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]            ; 14      ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_enable~2                                                            ; 13      ;
; block_in_loopback                                                                                                               ; 12      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]                    ; 12      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0                       ; 11      ;
; LessThan0~1                                                                                                                     ; 11      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]                        ; 11      ;
; active_block:BLOCK_TRANSFER_INST|state_in[2]                                                                                    ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2                        ; 10      ;
; active_transfer:ACTIVE_TRANSFER_INST|to_transfer_update                                                                         ; 10      ;
; active_transfer:ACTIVE_TRANSFER_INST|state_in[2]                                                                                ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0               ; 10      ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[21]~21                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]                   ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]                    ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]                    ; 9       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2]~16                                                                  ; 8       ;
; active_block:BLOCK_TRANSFER_INST|always2~0                                                                                      ; 8       ;
; active_block:BLOCK_TRANSFER_INST|transfer_to_device[0]~0                                                                        ; 8       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~16                                                                               ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~239                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~237                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~235                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~233                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~231                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~229                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~227                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~225                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~223                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~221                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~219                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~217                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~215                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~213                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~211                                                                           ; 8       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~209                                                                           ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0           ; 8       ;
; block_out_counter[7]~16                                                                                                         ; 8       ;
; transfer_out_byte[0]~0                                                                                                          ; 8       ;
; block_out_reg                                                                                                                   ; 8       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~0                                                                  ; 8       ;
; active_block:BLOCK_TRANSFER_INST|Selector8~0                                                                                    ; 8       ;
; active_trigger:ACTIVE_TRIGGER_INST|to_trigupdate                                                                                ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16         ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0                       ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1              ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6                          ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3                 ; 8       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]                    ; 8       ;
; transfer_to_host_state.TRANSFER_HOST_IDLE                                                                                       ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12                ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]                        ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]          ; 7       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_received~reg0                                                                     ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY             ; 7       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1                        ; 7       ;
; transfer_to_host_state.TRANSFER_HOST_LOOPBACK_START                                                                             ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]          ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]                   ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte                 ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]                        ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3                       ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0                       ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]                    ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]                        ; 6       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete              ; 6       ;
; ~GND                                                                                                                            ; 5       ;
; active_block:BLOCK_TRANSFER_INST|state_in[4]                                                                                    ; 5       ;
; transfer_to_host_counter[0]                                                                                                     ; 5       ;
; transfer_to_host_counter[1]                                                                                                     ; 5       ;
; transfer_to_host_counter[2]                                                                                                     ; 5       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_reg                                                                         ; 5       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[2]~reg0                                                                 ; 5       ;
; always3~0                                                                                                                       ; 5       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[5]~reg0                                                                 ; 5       ;
; transfer_to_host_counter[3]                                                                                                     ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[6]~reg0                                                                             ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[2]~reg0                                                                             ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[1]~reg0                                                                             ; 4       ;
; block_out_counter[7]                                                                                                            ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[7]~reg0                                                                             ; 4       ;
; block_out_counter[6]                                                                                                            ; 4       ;
; block_out_counter[5]                                                                                                            ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[5]~reg0                                                                             ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[4]~reg0                                                                             ; 4       ;
; block_out_counter[4]                                                                                                            ; 4       ;
; active_transfer:ACTIVE_TRANSFER_INST|always4~0                                                                                  ; 4       ;
; block_out_counter[3]                                                                                                            ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[3]~reg0                                                                             ; 4       ;
; block_out_counter[2]                                                                                                            ; 4       ;
; trigger_out[2]                                                                                                                  ; 4       ;
; block_out_counter[1]                                                                                                            ; 4       ;
; trigger_out[1]                                                                                                                  ; 4       ;
; block_out_counter[0]                                                                                                            ; 4       ;
; trigger_out[0]                                                                                                                  ; 4       ;
; active_block:BLOCK_TRANSFER_INST|ept_length[0]~reg0                                                                             ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]          ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg                 ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]          ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]      ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]      ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2                       ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]            ; 4       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[1]~reg0                                                                 ; 4       ;
; active_transfer:ACTIVE_TRANSFER_INST|state_in[0]                                                                                ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]      ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]      ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]      ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]                   ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]                        ; 4       ;
; reset_counter[5]~5                                                                                                              ; 4       ;
; block_in_loopback~0                                                                                                             ; 4       ;
; LED[3]~4                                                                                                                        ; 4       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~3                                                                          ; 4       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~2                                                                          ; 4       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~1                                                                          ; 4       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~0                                                                          ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR                      ; 4       ;
; SW_USER_1                                                                                                                       ; 3       ;
; bc_in[0]                                                                                                                        ; 3       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~17                                                                                   ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[0]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[1]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[6]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[5]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[4]~5                                                                   ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[4]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[7]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2]                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[3]                                                                     ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~17                         ; 3       ;
; LessThan2~17                                                                                                                    ; 3       ;
; active_block:BLOCK_TRANSFER_INST|state_in[5]                                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17                    ; 3       ;
; state_block_loopback.BLOCK_LOOPBACK_IDLE                                                                                        ; 3       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received~reg0                                                                         ; 3       ;
; active_block:BLOCK_TRANSFER_INST|state_in[0]                                                                                    ; 3       ;
; active_block:BLOCK_TRANSFER_INST|data_count[4]~9                                                                                ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~17                         ; 3       ;
; LessThan1~0                                                                                                                     ; 3       ;
; fifo_rden~0                                                                                                                     ; 3       ;
; Equal3~1                                                                                                                        ; 3       ;
; Equal3~0                                                                                                                        ; 3       ;
; state_block_loopback.FIFO_EN_LOW                                                                                                ; 3       ;
; state_block_loopback.FIFO_EN_HIGH                                                                                               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0              ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~9          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]            ; 3       ;
; block_transfer_out_state.BLK_TRANSFER_OUT_COUNT                                                                                 ; 3       ;
; LessThan2~0                                                                                                                     ; 3       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~2                                                                                    ; 3       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state_counter[0]                                                                ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5]      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4]      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[8]~8                      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~19                         ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg                  ; 3       ;
; block_out_counter[4]~9                                                                                                          ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_in                                                                          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]            ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg           ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[7]~7                      ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[0]~reg0                                                                 ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte                 ; 3       ;
; active_block:BLOCK_TRANSFER_INST|uc_out~14                                                                                      ; 3       ;
; eptWireOR:wireOR|uc_out[20]                                                                                                     ; 3       ;
; Equal0~1                                                                                                                        ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[7]~reg0                                                                 ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[3]~reg0                                                                 ; 3       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[6]~reg0                                                                 ; 3       ;
; transfer_control_state.TRANSFER_CONTROL_HDR2                                                                                    ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3]      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0              ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0                     ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]          ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[3]~3                      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[1]~1                      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[0]~0                      ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg               ; 3       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN                        ; 3       ;
; SW_USER_2                                                                                                                       ; 2       ;
; start_block_transfer                                                                                                            ; 2       ;
; LED[3]_1048                                                                                                                     ; 2       ;
; LED[2]_1034                                                                                                                     ; 2       ;
; LED[1]_1020                                                                                                                     ; 2       ;
; LED[0]_1006                                                                                                                     ; 2       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~0                                                                                    ; 2       ;
; active_block:BLOCK_TRANSFER_INST|state_in[3]                                                                                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]             ; 2       ;
; active_block:BLOCK_TRANSFER_INST|Equal2~2                                                                                       ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]             ; 2       ;
; transfer_in_loop_back                                                                                                           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]             ; 2       ;
; fifo_wren_reg                                                                                                                   ; 2       ;
; active_block:BLOCK_TRANSFER_INST|next_in~2                                                                                      ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[7]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[4]                                                                                  ; 2       ;
; state_block_loopback.BLOCK_LOOPBACK_INIT                                                                                        ; 2       ;
; fifo_wren                                                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|state_in[1]                                                                                    ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]                                                                                  ; 2       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.END_TRANSFER                                                              ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]             ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[3]                                                                    ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[1]                                                                    ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[2]                                                                    ; 2       ;
; transfer_out_reg                                                                                                                ; 2       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_enable~1                                                            ; 2       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_enable~0                                                            ; 2       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|Equal0~0                                                                 ; 2       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[4]                                                           ; 2       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[4]                                                              ; 2       ;
; fifo_rden                                                                                                                       ; 2       ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.IDLE                                                                      ; 2       ;
; reset_counter[0]                                                                                                                ; 2       ;
; transfer_control_state.TRANSFER_CONTROL_IDLE                                                                                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[9]~9                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[10]~10                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]          ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0                     ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]                        ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|LessThan0~0                                                                                ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|WideOr0                                                                                      ; 2       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~4                                                                                     ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[5]~5                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[4]~4                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[6]~6                      ; 2       ;
; Equal1~1                                                                                                                        ; 2       ;
; Equal1~0                                                                                                                        ; 2       ;
; transfer_control_state.TRANSFER_CONTROL_HDR1                                                                                    ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|Equal0~0                                                                                   ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|Equal0~1                                                                                   ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|state_in[1]                                                                                ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[7]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[6]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[5]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[4]~reg0                                                                                 ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[3]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[2]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]           ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[1]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2                 ; 2       ;
; active_block:BLOCK_TRANSFER_INST|uc_out[0]~reg0                                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]           ; 2       ;
; active_transfer:ACTIVE_TRANSFER_INST|transfer_to_device[4]~reg0                                                                 ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]             ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0                  ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]                        ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg           ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22                        ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0                       ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0                 ; 2       ;
; reset_counter[9]                                                                                                                ; 2       ;
; reset_counter[8]                                                                                                                ; 2       ;
; reset_counter[7]                                                                                                                ; 2       ;
; reset_counter[6]                                                                                                                ; 2       ;
; reset_counter[5]                                                                                                                ; 2       ;
; reset_counter[4]                                                                                                                ; 2       ;
; reset_counter[3]                                                                                                                ; 2       ;
; transfer_control_state.TRANSFER_DECODE_BYTE                                                                                     ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[2]~2                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg               ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2                      ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]                    ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg          ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1                  ; 2       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[7]~7                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[6]~6                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[5]~5                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[4]~4                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[3]~3                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[2]~2                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[1]~1                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|bd_inout[0]~0                                                              ; 1       ;
; bc_in[1]                                                                                                                        ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~37COUT1_8                                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~37                                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~32COUT1_10                                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~32                                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~27COUT1_12                                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~27                                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~22COUT1_14                                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~22                                                                                   ; 1       ;
; LessThan2~37COUT1_48                                                                                                            ; 1       ;
; LessThan2~37                                                                                                                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37COUT1_8             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32COUT1_7                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32                         ; 1       ;
; LessThan2~32COUT1_50                                                                                                            ; 1       ;
; LessThan2~32                                                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~12COUT1_16                                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~12                                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37COUT1_8                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32COUT1_10            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27COUT1_9                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25                         ; 1       ;
; LessThan2~27COUT1_52                                                                                                            ; 1       ;
; LessThan2~27                                                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[0]~1COUT1_8                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[0]~1                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[1]~3COUT1_10                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[1]~3                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[6]~9COUT1_18                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[6]~9                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[5]~7COUT1_16                                                           ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[5]~7                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~7COUT1_18                                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan0~7                                                                                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37COUT1_8             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32COUT1_10                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27COUT1_12            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22COUT1_11                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20                         ; 1       ;
; LessThan2~22COUT1_54                                                                                                            ; 1       ;
; LessThan2~22                                                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2]~13COUT1_12                                                          ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[2]~13                                                                  ; 1       ;
; active_block:BLOCK_TRANSFER_INST|Equal2~0                                                                                       ; 1       ;
; active_block:BLOCK_TRANSFER_INST|Equal2~1                                                                                       ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[3]~15COUT1_14                                                          ; 1       ;
; active_block:BLOCK_TRANSFER_INST|transfer_received_count[3]~15                                                                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32COUT1_10            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27COUT1_12                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22COUT1_14            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15                         ; 1       ;
; Selector11~0                                                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|next_in~1                                                                                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27COUT1_12            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22COUT1_14                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12COUT1_13                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10                         ; 1       ;
; Selector3~1                                                                                                                     ; 1       ;
; transfer_to_host_counter~1                                                                                                      ; 1       ;
; transfer_to_host_counter~0                                                                                                      ; 1       ;
; LessThan1~1                                                                                                                     ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_device~7                                                                          ; 1       ;
; comb~0                                                                                                                          ; 1       ;
; LessThan2~12COUT1_56                                                                                                            ; 1       ;
; LessThan2~12                                                                                                                    ; 1       ;
; state_block_loopback~18                                                                                                         ; 1       ;
; state_block_loopback~17                                                                                                         ; 1       ;
; state_block_loopback~15                                                                                                         ; 1       ;
; active_block:BLOCK_TRANSFER_INST|next_in[2]~5                                                                                   ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~1COUT1_8                                                                         ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[0]~1                                                                                ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]~3COUT1_10                                                                        ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[1]~3                                                                                ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]~13COUT1_18                                                                       ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[6]~13                                                                               ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]~11COUT1_16                                                                       ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[5]~11                                                                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22COUT1_14            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12COUT1_16            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7COUT1_15                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~6                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~5                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~4                  ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[0]~7COUT1_5                                                           ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[0]~7                                                                  ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[0]                                                                    ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[0]                                                                    ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[4]                                                                    ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[2]                                                                    ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[6]                                                                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~3                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~2                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~1                  ; 1       ;
; LessThan2~7COUT1_58                                                                                                             ; 1       ;
; LessThan2~7                                                                                                                     ; 1       ;
; fifo_rden~1                                                                                                                     ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~105                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~238                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~33                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~236                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~72                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~234                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~120                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~232                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~89                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~230                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~17                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~228                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~0                                                                             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~226                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~48                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~224                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~49                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~222                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~73                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~220                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~8                                                                             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~218                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~56                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~216                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~121                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~214                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~1                                                                             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~212                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~64                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~210                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~112                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~208                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~0                  ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~0                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]~5COUT1_12                                                                        ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[2]~5                                                                                ; 1       ;
; active_block:BLOCK_TRANSFER_INST|LessThan1~1                                                                                    ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]~7COUT1_14                                                                        ; 1       ;
; active_block:BLOCK_TRANSFER_INST|data_count[3]~7                                                                                ; 1       ;
; Selector0~1                                                                                                                     ; 1       ;
; Selector0~0                                                                                                                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12COUT1_16                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~7                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0                ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7COUT1_18             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~206                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~205                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~204                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~203                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~202                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~201                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~200                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~199                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~198                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~196                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~195                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~194                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~193                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~192                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~191                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~190                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~189                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~188                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~186                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~185                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~184                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~183                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~182                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~181                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~180                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~179                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~178                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~176                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~175                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~174                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~173                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~172                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~171                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~170                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~169                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~168                                                                           ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[1]~1COUT1_7                                                           ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[1]~1                                                                  ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[2]~3COUT1_9                                                           ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|start_transfer_count[2]~3                                                                  ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|WideOr0~0                                                                                    ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~0                                                                                     ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~2                                                                                     ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~1                                                                                     ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|Equal1~3                                                                                     ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~166                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~165                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~164                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~163                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~162                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~161                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~160                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~159                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~158                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~156                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~155                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~154                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~153                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~152                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~151                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~150                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~149                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~148                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~146                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~145                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~144                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~143                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~142                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~141                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~140                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~139                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~138                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_12  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_16 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_14  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~127                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[2]~7COUT1_16                                                 ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[2]~7                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[3]~5COUT1_18                                                 ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[3]~5                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[1]~3COUT1_14                                                 ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|write_control_logic:U_WRITE_CTRL|write_ptr[1]~3                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~10                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~136                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~135                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~134                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~133                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~132                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~131                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~130                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[3]~5COUT1_18                                                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[3]~5                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~129                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~128                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[2]~3COUT1_16                                                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[2]~3                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[1]~1COUT1_14                                                    ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|read_control_logic:U_READ_CTRL|read_ptr[1]~1                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~55                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~79                                                                            ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|next_in[1]~4                                                                               ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~7                                                                             ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|next_in[1]~3                                                                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14COUT1_16                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9COUT1_18                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12COUT1_16            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12                    ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7COUT1_18                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39COUT1_8                  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~111                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0               ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~39                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1                 ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~95                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0                     ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~23                                                                            ; 1       ;
; block_out_byte[7]~7                                                                                                             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[7]                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~126                                                                           ; 1       ;
; block_out_byte[6]~6                                                                                                             ; 1       ;
; block_out_counter[6]~13COUT1_35                                                                                                 ; 1       ;
; block_out_counter[6]~13                                                                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[6]                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~78                                                                            ; 1       ;
; block_out_byte[5]~5                                                                                                             ; 1       ;
; block_out_counter[5]~11COUT1_33                                                                                                 ; 1       ;
; block_out_counter[5]~11                                                                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[5]                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~54                                                                            ; 1       ;
; block_out_byte[4]~4                                                                                                             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[4]                                                                      ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|trigger_to_host_flag                                                                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~6                                                                             ; 1       ;
; block_out_byte[3]~3                                                                                                             ; 1       ;
; block_out_counter[3]~7COUT1_31                                                                                                  ; 1       ;
; block_out_counter[3]~7                                                                                                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[3]                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~118                                                                           ; 1       ;
; block_out_byte[2]~2                                                                                                             ; 1       ;
; block_out_counter[2]~5COUT1_29                                                                                                  ; 1       ;
; block_out_counter[2]~5                                                                                                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[2]                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~70                                                                            ; 1       ;
; block_out_byte[1]~1                                                                                                             ; 1       ;
; block_out_counter[1]~3COUT1_27                                                                                                  ; 1       ;
; block_out_counter[1]~3                                                                                                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[1]                                                                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_18 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1                 ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~62                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~14                                                                            ; 1       ;
; block_out_byte[0]~0                                                                                                             ; 1       ;
; block_out_counter[0]~1COUT1_25                                                                                                  ; 1       ;
; block_out_counter[0]~1                                                                                                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|read_data[0]                                                                      ; 1       ;
; reset_counter[1]~17COUT1_28                                                                                                     ; 1       ;
; reset_counter[1]~17                                                                                                             ; 1       ;
; reset_counter[1]                                                                                                                ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~125                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~53                                                                            ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|next_in[0]~1                                                                               ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~0              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~7                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29COUT1_12                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24COUT1_14                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7COUT1_18             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0                          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~77                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~5                                                                             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34COUT1_10                 ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~109                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1                       ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5                          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~7                                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~6                                                                                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~37                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~5                                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~4                                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~93                                                                            ; 1       ;
; active_block:BLOCK_TRANSFER_INST|uc_out~13                                                                                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~3                                                                                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~2                                                                                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~21                                                                            ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|uc_out~2                                                                                     ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]          ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~1                                                                                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~124                                                                           ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|uc_out~1                                                                                     ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~76                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1COUT1_8   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~52                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]          ; 1       ;
; active_transfer:ACTIVE_TRANSFER_INST|uc_out~0                                                                                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~4                                                                             ; 1       ;
; active_trigger:ACTIVE_TRIGGER_INST|uc_out~0                                                                                     ; 1       ;
; reset_counter[2]~15COUT1_30                                                                                                     ; 1       ;
; reset_counter[2]~15                                                                                                             ; 1       ;
; reset_counter[2]                                                                                                                ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~60                                                                            ; 1       ;
; Equal0~0                                                                                                                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]          ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~12                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~116                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~68                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]                ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]                ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~123                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0                      ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0                        ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~51                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13                ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~75                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~3                                                                             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next~13                         ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~107                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~35                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next~12                         ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~23                        ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3COUT1_10  ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3          ; 1       ;
; reset_counter[8]~11COUT1_40                                                                                                     ; 1       ;
; reset_counter[8]~11                                                                                                             ; 1       ;
; reset_counter[7]~9COUT1_38                                                                                                      ; 1       ;
; reset_counter[7]~9                                                                                                              ; 1       ;
; LessThan0~0                                                                                                                     ; 1       ;
; reset_counter[6]~7COUT1_36                                                                                                      ; 1       ;
; reset_counter[6]~7                                                                                                              ; 1       ;
; reset_counter[4]~3COUT1_34                                                                                                      ; 1       ;
; reset_counter[4]~3                                                                                                              ; 1       ;
; reset_counter[3]~1COUT1_32                                                                                                      ; 1       ;
; reset_counter[3]~1                                                                                                              ; 1       ;
; transfer_in_received_reg                                                                                                        ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~91                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~19                                                                            ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~122                                                                           ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~74                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2                       ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~50                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~2                                                                             ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0             ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~114                                                                           ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]                   ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]                   ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~66                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]                   ; 1       ;
; Decoder0~3                                                                                                                      ; 1       ;
; Decoder0~2                                                                                                                      ; 1       ;
; Decoder0~1                                                                                                                      ; 1       ;
; Decoder0~0                                                                                                                      ; 1       ;
; sync_fifo:BLOCK_IN_FIFO|mem_array:U_MEM_ARRAY|mem~58                                                                            ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0                    ; 1       ;
; switch_reset                                                                                                                    ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------+
; Other Routing Usage Summary                        ;
+-----------------------------+----------------------+
; Other Routing Resource Type ; Usage                ;
+-----------------------------+----------------------+
; C4s                         ; 572 / 1,624 ( 35 % ) ;
; Direct links                ; 133 / 1,930 ( 7 % )  ;
; Global clocks               ; 3 / 4 ( 75 % )       ;
; LAB clocks                  ; 32 / 56 ( 57 % )     ;
; LUT chains                  ; 10 / 513 ( 2 % )     ;
; Local interconnects         ; 984 / 1,930 ( 51 % ) ;
; R4s                         ; 813 / 1,472 ( 55 % ) ;
+-----------------------------+----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.72) ; Number of LABs  (Total = 57) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 0                            ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 2                            ;
; 7                                          ; 0                            ;
; 8                                          ; 1                            ;
; 9                                          ; 6                            ;
; 10                                         ; 48                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.61) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 38                           ;
; 1 Clock                            ; 57                           ;
; 1 Clock enable                     ; 30                           ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 19                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 10.93) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 17                           ;
; 11                                           ; 11                           ;
; 12                                           ; 8                            ;
; 13                                           ; 5                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.53) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 1                            ;
; 3                                               ; 2                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 5                            ;
; 7                                               ; 6                            ;
; 8                                               ; 6                            ;
; 9                                               ; 6                            ;
; 10                                              ; 9                            ;
; 11                                              ; 5                            ;
; 12                                              ; 3                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
; 17                                              ; 1                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 17.16) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 2                            ;
; 14                                           ; 4                            ;
; 15                                           ; 1                            ;
; 16                                           ; 4                            ;
; 17                                           ; 5                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 3                            ;
; 21                                           ; 3                            ;
; 22                                           ; 2                            ;
; 23                                           ; 3                            ;
; 24                                           ; 1                            ;
; 25                                           ; 6                            ;
; 26                                           ; 4                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 03 22:51:52 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EPM570T100C5 for design "EPT_570_AP_M4_Top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EPM240T100C5 is compatible
    Info (176445): Device EPM240T100I5 is compatible
    Info (176445): Device EPM240T100A5 is compatible
    Info (176445): Device EPM570T100I5 is compatible
    Info (176445): Device EPM570T100A5 is compatible
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Info (332104): Reading SDC File: 'EPT_570_AP_M4_Top.sdc'
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ACTIVE_TRANSFER_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~1_I|datab"
    Warning (332126): Node "ACTIVE_TRANSFER_LIBRARY_INST|FT_245_STATE_MACHINE_INST|USB_RD_N~1_I|combout"
Warning (332060): Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] was determined to be a clock but was found without an associated clock assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   15.151        aa[1]
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186215): Automatically promoted signal "aa[1]" to use Global clock in PIN 12
Info (186216): Automatically promoted some destinations of signal "reset_signal_reg" to use Global clock
    Info (186217): Destination "LED[3]~4" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~5_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~6_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~7_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~4_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~8_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~13_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~9_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~10_I" may be non-global or may not use global clock
    Info (186217): Destination "active_block:BLOCK_TRANSFER_INST|uc_out~14_I" may be non-global or may not use global clock
    Info (186218): Limited to 10 non-global destinations
Info (186216): Automatically promoted some destinations of signal "aa[0]" to use Global clock
    Info (186217): Destination "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I" may be non-global or may not use global clock
Info (186228): Pin "aa[0]" drives global clock, but is not placed in a dedicated clock pin position
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170216): Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements
Info (176234): Starting register packing
Info (186391): Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170216): Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements
Info (176234): Starting register packing
Info (186391): Fitter is using Minimize Area with Chains packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 37% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 744 megabytes
    Info: Processing ended: Sun Mar 03 22:52:01 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.fit.smsg.


