Flow report for generator
Thu Oct 13 14:16:27 2016
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Flow Summary                                                          ;
+---------------------------+-------------------------------------------+
; Flow Status               ; Successful - Thu Oct 13 14:16:27 2016     ;
; Quartus II 32-bit Version ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name             ; generator                                 ;
; Top-level Entity Name     ; generator                                 ;
; Family                    ; MAX II                                    ;
; Device                    ; EPM240T100C5                              ;
; Timing Models             ; Final                                     ;
; Total logic elements      ; 204 / 240 ( 85 % )                        ;
; Total pins                ; 9 / 80 ( 11 % )                           ;
; Total virtual pins        ; 0                                         ;
; UFM blocks                ; 0 / 1 ( 0 % )                             ;
+---------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/13/2016 14:16:19 ;
; Main task         ; Compilation         ;
; Revision Name     ; generator           ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                         ;
+------------------------------------------------+----------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                                ; Value                                                    ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------------------+----------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                          ; 211211554310602.147635737901692                          ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                ; On                                                       ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                         ; Verilog Hdl                                              ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                            ; ModelSim-Altera (Verilog)                                ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                                 ; 1 ps                                                     ; --            ; --          ; eda_simulation ;
; EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY ; D:\FPGA_Projects\fpga-synth(git)\examples\UnoLite\max240 ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                         ; 85                                                       ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                         ; 0                                                        ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR          ; 3.3V                                                     ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION                  ; No Heat Sink With Still Air                              ; --            ; --          ; --             ;
+------------------------------------------------+----------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 277 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:03     ; 1.0                     ; 374 MB              ; 00:00:04                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 249 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 252 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 240 MB              ; 00:00:00                           ;
; Total                     ; 00:00:07     ; --                      ; --                  ; 00:00:06                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off generator -c generator
quartus_fit --read_settings_files=off --write_settings_files=off generator -c generator
quartus_asm --read_settings_files=off --write_settings_files=off generator -c generator
quartus_sta generator -c generator
quartus_eda --read_settings_files=off --write_settings_files=off generator -c generator



