// Seed: 1421514683
module module_0;
  wire [1 : -1] id_1;
  assign id_1 = id_1;
  wire id_2;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  uwire id_6,
    output logic id_7,
    input  tri   id_8,
    input  wire  id_9,
    output tri   id_10,
    output tri0  id_11
    , id_21,
    input  wand  id_12,
    inout  tri0  id_13,
    input  tri1  id_14,
    input  wand  id_15,
    input  tri1  id_16,
    output logic id_17,
    output logic id_18,
    output tri0  id_19
);
  always @(posedge 1 + 1) begin : LABEL_0
    if (-1 || -1'd0) id_17 = id_14;
    else begin : LABEL_1
      id_7 <= id_6;
    end
    id_18 = -1;
  end
  module_0 modCall_1 ();
  initial begin : LABEL_2
    if (1 - 1) id_0 <= -1;
  end
endmodule
