\doxysubsubsubsection{If Binary mode is RTC\+\_\+\+BINARY\+\_\+\+MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}
\hypertarget{group__RTCEx__Binary__mix__BCDU}{}\label{group__RTCEx__Binary__mix__BCDU}\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_ga7b5ec8e583db425ac485ecf1255a1d70}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+0}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_ga399037663fe4d811d2a3ae0589dec444}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+1}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_gafa610ef5f2de267e10448361c992477f}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+2}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_gad7203ed80d3a3291b452b00f6336984c}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+3}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_ga11aae02250a1c81a3532aaa3afc5e7fd}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+4}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_gae7c93cdc36be0b74b7505a8ddeb8d5c1}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+5}}~(0x5\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_ga94e1e8ae92d2dd7318ad1ebfdf9c9b1a}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+6}}~(0x6\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__RTCEx__Binary__mix__BCDU_ga0310067682ad3e0b7a5b1c768cbacdba}{RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+7}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RTCEx__Binary__mix__BCDU_ga7b5ec8e583db425ac485ecf1255a1d70}\label{group__RTCEx__Binary__mix__BCDU_ga7b5ec8e583db425ac485ecf1255a1d70} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_0@{RTC\_BINARY\_MIX\_BCDU\_0}}
\index{RTC\_BINARY\_MIX\_BCDU\_0@{RTC\_BINARY\_MIX\_BCDU\_0}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_0}{RTC\_BINARY\_MIX\_BCDU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+0~0x00000000u}

The 1s BCD calendar increment is generated each time SS\mbox{[}7\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00405}{405}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_ga399037663fe4d811d2a3ae0589dec444}\label{group__RTCEx__Binary__mix__BCDU_ga399037663fe4d811d2a3ae0589dec444} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_1@{RTC\_BINARY\_MIX\_BCDU\_1}}
\index{RTC\_BINARY\_MIX\_BCDU\_1@{RTC\_BINARY\_MIX\_BCDU\_1}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_1}{RTC\_BINARY\_MIX\_BCDU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+1~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}8\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00406}{406}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_gafa610ef5f2de267e10448361c992477f}\label{group__RTCEx__Binary__mix__BCDU_gafa610ef5f2de267e10448361c992477f} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_2@{RTC\_BINARY\_MIX\_BCDU\_2}}
\index{RTC\_BINARY\_MIX\_BCDU\_2@{RTC\_BINARY\_MIX\_BCDU\_2}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_2}{RTC\_BINARY\_MIX\_BCDU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+2~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}9\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_gad7203ed80d3a3291b452b00f6336984c}\label{group__RTCEx__Binary__mix__BCDU_gad7203ed80d3a3291b452b00f6336984c} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_3@{RTC\_BINARY\_MIX\_BCDU\_3}}
\index{RTC\_BINARY\_MIX\_BCDU\_3@{RTC\_BINARY\_MIX\_BCDU\_3}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_3}{RTC\_BINARY\_MIX\_BCDU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+3~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}10\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00408}{408}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_ga11aae02250a1c81a3532aaa3afc5e7fd}\label{group__RTCEx__Binary__mix__BCDU_ga11aae02250a1c81a3532aaa3afc5e7fd} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_4@{RTC\_BINARY\_MIX\_BCDU\_4}}
\index{RTC\_BINARY\_MIX\_BCDU\_4@{RTC\_BINARY\_MIX\_BCDU\_4}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_4}{RTC\_BINARY\_MIX\_BCDU\_4}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+4~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}11\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00409}{409}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_gae7c93cdc36be0b74b7505a8ddeb8d5c1}\label{group__RTCEx__Binary__mix__BCDU_gae7c93cdc36be0b74b7505a8ddeb8d5c1} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_5@{RTC\_BINARY\_MIX\_BCDU\_5}}
\index{RTC\_BINARY\_MIX\_BCDU\_5@{RTC\_BINARY\_MIX\_BCDU\_5}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_5}{RTC\_BINARY\_MIX\_BCDU\_5}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+5~(0x5\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}12\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00410}{410}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_ga94e1e8ae92d2dd7318ad1ebfdf9c9b1a}\label{group__RTCEx__Binary__mix__BCDU_ga94e1e8ae92d2dd7318ad1ebfdf9c9b1a} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_6@{RTC\_BINARY\_MIX\_BCDU\_6}}
\index{RTC\_BINARY\_MIX\_BCDU\_6@{RTC\_BINARY\_MIX\_BCDU\_6}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_6}{RTC\_BINARY\_MIX\_BCDU\_6}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+6~(0x6\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}13\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

\Hypertarget{group__RTCEx__Binary__mix__BCDU_ga0310067682ad3e0b7a5b1c768cbacdba}\label{group__RTCEx__Binary__mix__BCDU_ga0310067682ad3e0b7a5b1c768cbacdba} 
\index{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}!RTC\_BINARY\_MIX\_BCDU\_7@{RTC\_BINARY\_MIX\_BCDU\_7}}
\index{RTC\_BINARY\_MIX\_BCDU\_7@{RTC\_BINARY\_MIX\_BCDU\_7}!If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.@{If Binary mode is RTC\_BINARY\_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits.}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BINARY\_MIX\_BCDU\_7}{RTC\_BINARY\_MIX\_BCDU\_7}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BINARY\+\_\+\+MIX\+\_\+\+BCDU\+\_\+7~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})}

The 1s BCD calendar increment is generated each time SS\mbox{[}14\+:0\mbox{]} = 0 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h}}.

