{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 12:12:12 2015 " "Info: Processing started: Tue Jul 07 12:12:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PROJETO15 -c PROJETO15 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PROJETO15 -c PROJETO15 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF1\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF1\|QSTATE\" as buffer" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF1\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF0\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF0\|QSTATE\" as buffer" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF0\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register PROJETO12:FF0\|QSTATE PROJETO12:FF0\|QSTATE 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"PROJETO12:FF0\|QSTATE\" and destination register \"PROJETO12:FF0\|QSTATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF0\|QSTATE 1 REG LCFF_X34_Y35_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 4; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns PROJETO12:FF0\|QSTATE~10 2 COMB LCCOMB_X34_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y35_N0; Fanout = 1; COMB Node = 'PROJETO12:FF0\|QSTATE~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PROJETO12:FF0|QSTATE PROJETO12:FF0|QSTATE~10 } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns PROJETO12:FF0\|QSTATE 3 REG LCFF_X34_Y35_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 4; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PROJETO12:FF0|QSTATE~10 PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { PROJETO12:FF0|QSTATE PROJETO12:FF0|QSTATE~10 PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { PROJETO12:FF0|QSTATE {} PROJETO12:FF0|QSTATE~10 {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.362 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.537 ns) 2.362 ns PROJETO12:FF0\|QSTATE 2 REG LCFF_X34_Y35_N1 4 " "Info: 2: + IC(0.846 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 4; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.18 % ) " "Info: Total cell delay = 1.516 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 35.82 % ) " "Info: Total interconnect delay = 0.846 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.362 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.537 ns) 2.362 ns PROJETO12:FF0\|QSTATE 2 REG LCFF_X34_Y35_N1 4 " "Info: 2: + IC(0.846 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 4; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.18 % ) " "Info: Total cell delay = 1.516 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 35.82 % ) " "Info: Total interconnect delay = 0.846 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { PROJETO12:FF0|QSTATE PROJETO12:FF0|QSTATE~10 PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { PROJETO12:FF0|QSTATE {} PROJETO12:FF0|QSTATE~10 {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} } { 0.000ns 0.000ns 0.846ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { PROJETO12:FF0|QSTATE {} } {  } {  } "" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK QOUT\[2\] PROJETO12:FF2\|QSTATE 8.386 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"QOUT\[2\]\" through register \"PROJETO12:FF2\|QSTATE\" is 8.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 4.679 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 4.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.787 ns) 2.612 ns PROJETO12:FF0\|QSTATE 2 REG LCFF_X34_Y35_N1 4 " "Info: 2: + IC(0.846 ns) + CELL(0.787 ns) = 2.612 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 4; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { CLOCK PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 3.698 ns PROJETO12:FF1\|QSTATE 3 REG LCFF_X34_Y35_N15 4 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y35_N15; Fanout = 4; REG Node = 'PROJETO12:FF1\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { PROJETO12:FF0|QSTATE PROJETO12:FF1|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.537 ns) 4.679 ns PROJETO12:FF2\|QSTATE 4 REG LCFF_X33_Y35_N15 3 " "Info: 4: + IC(0.444 ns) + CELL(0.537 ns) = 4.679 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 3; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { PROJETO12:FF1|QSTATE PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 66.04 % ) " "Info: Total cell delay = 3.090 ns ( 66.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.589 ns ( 33.96 % ) " "Info: Total interconnect delay = 1.589 ns ( 33.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { CLOCK PROJETO12:FF0|QSTATE PROJETO12:FF1|QSTATE PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} PROJETO12:FF1|QSTATE {} PROJETO12:FF2|QSTATE {} } { 0.000ns 0.000ns 0.846ns 0.299ns 0.444ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.457 ns + Longest register pin " "Info: + Longest register to pin delay is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF2\|QSTATE 1 REG LCFF_X33_Y35_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 3; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(2.798 ns) 3.457 ns QOUT\[2\] 2 PIN PIN_B14 0 " "Info: 2: + IC(0.659 ns) + CELL(2.798 ns) = 3.457 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'QOUT\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { PROJETO12:FF2|QSTATE QOUT[2] } "NODE_NAME" } } { "PROJETO15.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO15/PROJETO15.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 80.94 % ) " "Info: Total cell delay = 2.798 ns ( 80.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.659 ns ( 19.06 % ) " "Info: Total interconnect delay = 0.659 ns ( 19.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { PROJETO12:FF2|QSTATE QOUT[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { PROJETO12:FF2|QSTATE {} QOUT[2] {} } { 0.000ns 0.659ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { CLOCK PROJETO12:FF0|QSTATE PROJETO12:FF1|QSTATE PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF0|QSTATE {} PROJETO12:FF1|QSTATE {} PROJETO12:FF2|QSTATE {} } { 0.000ns 0.000ns 0.846ns 0.299ns 0.444ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { PROJETO12:FF2|QSTATE QOUT[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { PROJETO12:FF2|QSTATE {} QOUT[2] {} } { 0.000ns 0.659ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 12:12:13 2015 " "Info: Processing ended: Tue Jul 07 12:12:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
