// Seed: 596179506
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6
);
  assign id_3 = id_0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    output logic id_4,
    output supply0 id_5,
    input logic id_6,
    output logic id_7,
    output wire id_8,
    input wor id_9
);
  always @(*)
    if (1)
      if ((1'b0)) id_4 <= id_6;
      else id_7 <= 1;
    else id_4 <= 1;
  module_0(
      id_2, id_8, id_5, id_5, id_5, id_0, id_1
  );
endmodule
