Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 19 10:18:27 2023
| Host         : ta4ka running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           15 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+--------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+--------------------------+------------------+----------------+--------------+
|  clk_div_inst/inst/CLK_OUT1 |               | vga_blue_reg[3]_i_1_n_0  |                4 |              4 |         1.00 |
|  clk_div_inst/inst/CLK_OUT1 |               | vga_green_reg[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_div_inst/inst/CLK_OUT1 |               | vga_red_reg[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_div_inst/inst/CLK_OUT1 |               |                          |                6 |              6 |         1.00 |
|  clk_div_inst/inst/CLK_OUT1 |               | eqOp16_in                |                3 |             12 |         4.00 |
|  clk_div_inst/inst/CLK_OUT1 | eqOp16_in     | v_cntr_reg0              |                3 |             12 |         4.00 |
|  clk_div_inst/inst/CLK_OUT1 |               | eqOp                     |                5 |             20 |         4.00 |
|  clk_div_inst/inst/CLK_OUT1 | eqOp          |                          |                6 |             24 |         4.00 |
+-----------------------------+---------------+--------------------------+------------------+----------------+--------------+


