OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef at line 68187.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/routing/19-addspacers.def
[INFO ODB-0128] Design: Multiplier_RR
[INFO ODB-0130]     Created 22 pins.
[INFO ODB-0131]     Created 3559 components and 13797 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 13298 connections.
[INFO ODB-0133]     Created 164 nets and 499 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/routing/19-addspacers.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   Multiplier_RR
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     3559
Number of terminals:      22
Number of snets:          2
Number of nets:           164

[INFO DRT-0151] Reading guide.

Number of guides:     1071

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 81.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 22038.
[INFO DRT-0033] mcon shape region query size = 53453.
[INFO DRT-0033] met1 shape region query size = 7623.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 210.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 206.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 107.
[INFO DRT-0033] via4 shape region query size = 5.
[INFO DRT-0033] met5 shape region query size = 11.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 229 pins.
[INFO DRT-0081]   Complete 75 unique inst patterns.
[INFO DRT-0084]   Complete 153 groups.
#scanned instances     = 3559
#unique  instances     = 81
#stdCellGenAp          = 2466
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 1379
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 499
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 88.97 (MB), peak = 88.97 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 402.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 318.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 165.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 567 vertical wires in 1 frboxes and 326 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 78 vertical wires in 1 frboxes and 89 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 98.10 (MB), peak = 98.10 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 98.36 (MB), peak = 98.36 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 131.72 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 165.94 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 134.54 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 144.47 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 144.64 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:02, memory = 155.09 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 156.71 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:02, memory = 149.61 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:02, memory = 149.61 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 149.61 (MB).
[INFO DRT-0199]   Number of violations = 59.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 482.18 (MB), peak = 482.18 (MB)
Total wire length = 5574 um.
Total wire length on LAYER li1 = 144 um.
Total wire length on LAYER met1 = 2910 um.
Total wire length on LAYER met2 = 2475 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1004.
Up-via summary (total 1004):.

-----------------------
 FR_MASTERSLICE       0
            li1     492
           met1     504
           met2       8
           met3       0
           met4       0
-----------------------
                   1004


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 469.59 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 469.59 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:00, memory = 469.59 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:01, memory = 469.57 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:01, memory = 481.77 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:02, memory = 481.81 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:02, memory = 479.91 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:02, memory = 480.07 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:02, memory = 481.20 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:02, memory = 481.48 (MB).
[INFO DRT-0199]   Number of violations = 21.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 481.48 (MB), peak = 510.84 (MB)
Total wire length = 5488 um.
Total wire length on LAYER li1 = 135 um.
Total wire length on LAYER met1 = 2886 um.
Total wire length on LAYER met2 = 2423 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1007.
Up-via summary (total 1007):.

-----------------------
 FR_MASTERSLICE       0
            li1     490
           met1     509
           met2       8
           met3       0
           met4       0
-----------------------
                   1007


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 481.48 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 481.48 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 481.51 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 481.51 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 481.51 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 492.45 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 492.55 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 492.55 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:00, memory = 453.34 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 453.34 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 453.34 (MB), peak = 510.84 (MB)
Total wire length = 5481 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2866 um.
Total wire length on LAYER met2 = 2436 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1017.
Up-via summary (total 1017):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     521
           met2       8
           met3       0
           met4       0
-----------------------
                   1017


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 453.34 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 498.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 453.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.63 (MB), peak = 510.84 (MB)
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0198] Complete detail routing.
Total wire length = 5487 um.
Total wire length on LAYER li1 = 134 um.
Total wire length on LAYER met1 = 2832 um.
Total wire length on LAYER met2 = 2455 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1023.
Up-via summary (total 1023):.

-----------------------
 FR_MASTERSLICE       0
            li1     488
           met1     525
           met2      10
           met3       0
           met4       0
-----------------------
                   1023


[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 453.63 (MB), peak = 510.84 (MB)

[INFO DRT-0180] Post processing.
Saving to /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/results/routing/20-Multiplier_RR.def
