ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_pwr_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWREx_GetVoltageRange
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB123:
  28              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * are permitted provided that the following conditions are met:
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      this list of conditions and the following disclaimer.
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      and/or other materials provided with the distribution.
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      may be used to endorse or promote products derived from this software
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      without specific prior written permission.
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 2


  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 3


  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 132 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 4


 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
  34              		.loc 1 148 3 view .LVU1
  35              		.loc 1 148 15 is_stmt 0 view .LVU2
  36 0000 024B     		ldr	r3, .L2
  37 0002 1868     		ldr	r0, [r3]
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  38              		.loc 1 150 1 view .LVU3
  39 0004 00F4C060 		and	r0, r0, #1536
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a 00BF     		.align	2
  43              	.L2:
  44 000c 00700040 		.word	1073770496
  45              		.cfi_endproc
  46              	.LFE123:
  48              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  49              		.align	1
  50              		.global	HAL_PWREx_ControlVoltageScaling
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	HAL_PWREx_ControlVoltageScaling:
  57              	.LVL0:
  58              	.LFB124:
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling: specifies the regulator output voltage to achieve
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 5


 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  59              		.loc 1 181 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
  64              		.loc 1 182 3 view .LVU5
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  65              		.loc 1 184 3 view .LVU6
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 6


 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  66              		.loc 1 256 3 view .LVU7
  67              		.loc 1 256 6 is_stmt 0 view .LVU8
  68 0000 B0F5007F 		cmp	r0, #512
  69 0004 0FD0     		beq	.L13
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 7


 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
  70              		.loc 1 277 5 is_stmt 1 view .LVU9
  71              		.loc 1 277 9 is_stmt 0 view .LVU10
  72 0006 1E4B     		ldr	r3, .L14
  73 0008 1B68     		ldr	r3, [r3]
  74 000a 03F4C063 		and	r3, r3, #1536
  75              		.loc 1 277 8 view .LVU11
  76 000e B3F5806F 		cmp	r3, #1024
  77 0012 33D0     		beq	.L12
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
  78              		.loc 1 280 7 is_stmt 1 view .LVU12
  79 0014 1A4A     		ldr	r2, .L14
  80 0016 1368     		ldr	r3, [r2]
  81 0018 23F4C063 		bic	r3, r3, #1536
  82 001c 43F48063 		orr	r3, r3, #1024
  83 0020 1360     		str	r3, [r2]
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
  84              		.loc 1 286 10 is_stmt 0 view .LVU13
  85 0022 0020     		movs	r0, #0
  86              	.LVL1:
  87              		.loc 1 286 10 view .LVU14
  88 0024 7047     		bx	lr
  89              	.LVL2:
  90              	.L13:
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
  91              		.loc 1 258 5 is_stmt 1 view .LVU15
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
  92              		.loc 1 258 9 is_stmt 0 view .LVU16
  93 0026 164B     		ldr	r3, .L14
  94 0028 1B68     		ldr	r3, [r3]
  95 002a 03F4C063 		and	r3, r3, #1536
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
  96              		.loc 1 258 8 view .LVU17
  97 002e B3F5007F 		cmp	r3, #512
  98 0032 1FD0     		beq	.L10
 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  99              		.loc 1 261 7 is_stmt 1 view .LVU18
 100 0034 124A     		ldr	r2, .L14
 101 0036 1368     		ldr	r3, [r2]
 102 0038 23F4C063 		bic	r3, r3, #1536
 103 003c 43F40073 		orr	r3, r3, #512
 104 0040 1360     		str	r3, [r2]
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 105              		.loc 1 264 7 view .LVU19
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 106              		.loc 1 264 53 is_stmt 0 view .LVU20
 107 0042 104B     		ldr	r3, .L14+4
 108 0044 1A68     		ldr	r2, [r3]
 109 0046 3223     		movs	r3, #50
 110 0048 03FB02F3 		mul	r3, r3, r2
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 8


 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 111              		.loc 1 264 72 view .LVU21
 112 004c 0E4A     		ldr	r2, .L14+8
 113 004e A2FB0323 		umull	r2, r3, r2, r3
 114 0052 9B0C     		lsrs	r3, r3, #18
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 115              		.loc 1 264 23 view .LVU22
 116 0054 0133     		adds	r3, r3, #1
 117              	.LVL3:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 118              		.loc 1 265 7 is_stmt 1 view .LVU23
 119              	.L7:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 120              		.loc 1 265 15 is_stmt 0 view .LVU24
 121 0056 0A4A     		ldr	r2, .L14
 122 0058 5269     		ldr	r2, [r2, #20]
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 123              		.loc 1 265 13 view .LVU25
 124 005a 12F4806F 		tst	r2, #1024
 125 005e 02D0     		beq	.L8
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 126              		.loc 1 265 55 discriminator 1 view .LVU26
 127 0060 0BB1     		cbz	r3, .L8
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 128              		.loc 1 267 9 is_stmt 1 view .LVU27
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 129              		.loc 1 267 24 is_stmt 0 view .LVU28
 130 0062 013B     		subs	r3, r3, #1
 131              	.LVL4:
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 132              		.loc 1 267 24 view .LVU29
 133 0064 F7E7     		b	.L7
 134              	.L8:
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 135              		.loc 1 269 7 is_stmt 1 view .LVU30
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 136              		.loc 1 269 11 is_stmt 0 view .LVU31
 137 0066 064B     		ldr	r3, .L14
 138              	.LVL5:
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 139              		.loc 1 269 11 view .LVU32
 140 0068 5B69     		ldr	r3, [r3, #20]
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 141              		.loc 1 269 10 view .LVU33
 142 006a 13F4806F 		tst	r3, #1024
 143 006e 03D1     		bne	.L11
 144              		.loc 1 286 10 view .LVU34
 145 0070 0020     		movs	r0, #0
 146              	.LVL6:
 147              		.loc 1 286 10 view .LVU35
 148 0072 7047     		bx	lr
 149              	.LVL7:
 150              	.L10:
 151              		.loc 1 286 10 view .LVU36
 152 0074 0020     		movs	r0, #0
 153              	.LVL8:
 154              		.loc 1 286 10 view .LVU37
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 9


 155 0076 7047     		bx	lr
 156              	.LVL9:
 157              	.L11:
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 158              		.loc 1 271 16 view .LVU38
 159 0078 0320     		movs	r0, #3
 160              	.LVL10:
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 161              		.loc 1 271 16 view .LVU39
 162 007a 7047     		bx	lr
 163              	.LVL11:
 164              	.L12:
 165              		.loc 1 286 10 view .LVU40
 166 007c 0020     		movs	r0, #0
 167              	.LVL12:
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 168              		.loc 1 287 1 view .LVU41
 169 007e 7047     		bx	lr
 170              	.L15:
 171              		.align	2
 172              	.L14:
 173 0080 00700040 		.word	1073770496
 174 0084 00000000 		.word	SystemCoreClock
 175 0088 83DE1B43 		.word	1125899907
 176              		.cfi_endproc
 177              	.LFE124:
 179              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 180              		.align	1
 181              		.global	HAL_PWREx_EnableBatteryCharging
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	HAL_PWREx_EnableBatteryCharging:
 188              	.LVL13:
 189              	.LFB125:
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection: specifies the resistor impedance.
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 190              		.loc 1 300 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 195              		.loc 1 301 3 view .LVU43
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 10


 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 196              		.loc 1 304 3 view .LVU44
 197 0000 054A     		ldr	r2, .L17
 198 0002 D368     		ldr	r3, [r2, #12]
 199 0004 23F40073 		bic	r3, r3, #512
 200 0008 1843     		orrs	r0, r0, r3
 201              	.LVL14:
 202              		.loc 1 304 3 is_stmt 0 view .LVU45
 203 000a D060     		str	r0, [r2, #12]
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 204              		.loc 1 307 3 is_stmt 1 view .LVU46
 205 000c D368     		ldr	r3, [r2, #12]
 206 000e 43F48073 		orr	r3, r3, #256
 207 0012 D360     		str	r3, [r2, #12]
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 208              		.loc 1 308 1 is_stmt 0 view .LVU47
 209 0014 7047     		bx	lr
 210              	.L18:
 211 0016 00BF     		.align	2
 212              	.L17:
 213 0018 00700040 		.word	1073770496
 214              		.cfi_endproc
 215              	.LFE125:
 217              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 218              		.align	1
 219              		.global	HAL_PWREx_DisableBatteryCharging
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	HAL_PWREx_DisableBatteryCharging:
 226              	.LFB126:
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 227              		.loc 1 316 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 232              		.loc 1 317 3 view .LVU49
 233 0000 024A     		ldr	r2, .L20
 234 0002 D368     		ldr	r3, [r2, #12]
 235 0004 23F48073 		bic	r3, r3, #256
 236 0008 D360     		str	r3, [r2, #12]
 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 237              		.loc 1 318 1 is_stmt 0 view .LVU50
 238 000a 7047     		bx	lr
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 11


 239              	.L21:
 240              		.align	2
 241              	.L20:
 242 000c 00700040 		.word	1073770496
 243              		.cfi_endproc
 244              	.LFE126:
 246              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 247              		.align	1
 248              		.global	HAL_PWREx_EnableVddUSB
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	HAL_PWREx_EnableVddUSB:
 255              	.LFB127:
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 256              		.loc 1 328 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 261              		.loc 1 329 3 view .LVU52
 262 0000 024A     		ldr	r2, .L23
 263 0002 5368     		ldr	r3, [r2, #4]
 264 0004 43F48063 		orr	r3, r3, #1024
 265 0008 5360     		str	r3, [r2, #4]
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 266              		.loc 1 330 1 is_stmt 0 view .LVU53
 267 000a 7047     		bx	lr
 268              	.L24:
 269              		.align	2
 270              	.L23:
 271 000c 00700040 		.word	1073770496
 272              		.cfi_endproc
 273              	.LFE127:
 275              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 276              		.align	1
 277              		.global	HAL_PWREx_DisableVddUSB
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 281              		.fpu fpv4-sp-d16
 283              	HAL_PWREx_DisableVddUSB:
 284              	.LFB128:
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 12


 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 285              		.loc 1 338 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 290              		.loc 1 339 3 view .LVU55
 291 0000 024A     		ldr	r2, .L26
 292 0002 5368     		ldr	r3, [r2, #4]
 293 0004 23F48063 		bic	r3, r3, #1024
 294 0008 5360     		str	r3, [r2, #4]
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 295              		.loc 1 340 1 is_stmt 0 view .LVU56
 296 000a 7047     		bx	lr
 297              	.L27:
 298              		.align	2
 299              	.L26:
 300 000c 00700040 		.word	1073770496
 301              		.cfi_endproc
 302              	.LFE128:
 304              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 305              		.align	1
 306              		.global	HAL_PWREx_EnableVddIO2
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	HAL_PWREx_EnableVddIO2:
 313              	.LFB129:
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 314              		.loc 1 350 1 is_stmt 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 319              		.loc 1 351 3 view .LVU58
 320 0000 024A     		ldr	r2, .L29
 321 0002 5368     		ldr	r3, [r2, #4]
 322 0004 43F40073 		orr	r3, r3, #512
 323 0008 5360     		str	r3, [r2, #4]
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 324              		.loc 1 352 1 is_stmt 0 view .LVU59
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 13


 325 000a 7047     		bx	lr
 326              	.L30:
 327              		.align	2
 328              	.L29:
 329 000c 00700040 		.word	1073770496
 330              		.cfi_endproc
 331              	.LFE129:
 333              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 334              		.align	1
 335              		.global	HAL_PWREx_DisableVddIO2
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	HAL_PWREx_DisableVddIO2:
 342              	.LFB130:
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 343              		.loc 1 360 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 348              		.loc 1 361 3 view .LVU61
 349 0000 024A     		ldr	r2, .L32
 350 0002 5368     		ldr	r3, [r2, #4]
 351 0004 23F40073 		bic	r3, r3, #512
 352 0008 5360     		str	r3, [r2, #4]
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 353              		.loc 1 362 1 is_stmt 0 view .LVU62
 354 000a 7047     		bx	lr
 355              	.L33:
 356              		.align	2
 357              	.L32:
 358 000c 00700040 		.word	1073770496
 359              		.cfi_endproc
 360              	.LFE130:
 362              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 363              		.align	1
 364              		.global	HAL_PWREx_EnableInternalWakeUpLine
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	HAL_PWREx_EnableInternalWakeUpLine:
 371              	.LFB131:
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 14


 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 372              		.loc 1 371 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 377              		.loc 1 372 3 view .LVU64
 378 0000 024A     		ldr	r2, .L35
 379 0002 9368     		ldr	r3, [r2, #8]
 380 0004 43F40043 		orr	r3, r3, #32768
 381 0008 9360     		str	r3, [r2, #8]
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 382              		.loc 1 373 1 is_stmt 0 view .LVU65
 383 000a 7047     		bx	lr
 384              	.L36:
 385              		.align	2
 386              	.L35:
 387 000c 00700040 		.word	1073770496
 388              		.cfi_endproc
 389              	.LFE131:
 391              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_PWREx_DisableInternalWakeUpLine
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_PWREx_DisableInternalWakeUpLine:
 400              	.LFB132:
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 401              		.loc 1 381 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 406              		.loc 1 382 3 view .LVU67
 407 0000 024A     		ldr	r2, .L38
 408 0002 9368     		ldr	r3, [r2, #8]
 409 0004 23F40043 		bic	r3, r3, #32768
 410 0008 9360     		str	r3, [r2, #8]
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 411              		.loc 1 383 1 is_stmt 0 view .LVU68
 412 000a 7047     		bx	lr
 413              	.L39:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 15


 414              		.align	2
 415              	.L38:
 416 000c 00700040 		.word	1073770496
 417              		.cfi_endproc
 418              	.LFE132:
 420              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 421              		.align	1
 422              		.global	HAL_PWREx_EnableGPIOPullUp
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu fpv4-sp-d16
 428              	HAL_PWREx_EnableGPIOPullUp:
 429              	.LVL15:
 430              	.LFB133:
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 431              		.loc 1 409 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 436              		.loc 1 410 3 view .LVU70
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 437              		.loc 1 412 3 view .LVU71
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 438              		.loc 1 413 3 view .LVU72
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 439              		.loc 1 415 3 view .LVU73
 440 0000 0828     		cmp	r0, #8
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 16


 441 0002 6DD8     		bhi	.L52
 442 0004 DFE800F0 		tbb	[pc, r0]
 443              	.L43:
 444 0008 05       		.byte	(.L51-.L43)/2
 445 0009 13       		.byte	(.L50-.L43)/2
 446 000a 1F       		.byte	(.L49-.L43)/2
 447 000b 29       		.byte	(.L48-.L43)/2
 448 000c 33       		.byte	(.L47-.L43)/2
 449 000d 3D       		.byte	(.L46-.L43)/2
 450 000e 47       		.byte	(.L45-.L43)/2
 451 000f 51       		.byte	(.L44-.L43)/2
 452 0010 60       		.byte	(.L42-.L43)/2
 453 0011 00       		.p2align 1
 454              	.L51:
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 455              		.loc 1 418 8 view .LVU74
 456 0012 344B     		ldr	r3, .L53
 457 0014 1A6A     		ldr	r2, [r3, #32]
 458 0016 21F48040 		bic	r0, r1, #16384
 459              	.LVL16:
 460              		.loc 1 418 8 is_stmt 0 view .LVU75
 461 001a 0243     		orrs	r2, r2, r0
 462 001c 1A62     		str	r2, [r3, #32]
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 463              		.loc 1 419 8 is_stmt 1 view .LVU76
 464 001e 5A6A     		ldr	r2, [r3, #36]
 465 0020 21F42041 		bic	r1, r1, #40960
 466              	.LVL17:
 467              		.loc 1 419 8 is_stmt 0 view .LVU77
 468 0024 22EA0102 		bic	r2, r2, r1
 469 0028 5A62     		str	r2, [r3, #36]
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 470              		.loc 1 420 8 is_stmt 1 view .LVU78
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 471              		.loc 1 410 21 is_stmt 0 view .LVU79
 472 002a 0020     		movs	r0, #0
 473              		.loc 1 420 8 view .LVU80
 474 002c 7047     		bx	lr
 475              	.LVL18:
 476              	.L50:
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 477              		.loc 1 422 8 is_stmt 1 view .LVU81
 478 002e 2D4B     		ldr	r3, .L53
 479 0030 9A6A     		ldr	r2, [r3, #40]
 480 0032 0A43     		orrs	r2, r2, r1
 481 0034 9A62     		str	r2, [r3, #40]
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 482              		.loc 1 423 8 view .LVU82
 483 0036 DA6A     		ldr	r2, [r3, #44]
 484 0038 21F01001 		bic	r1, r1, #16
 485              	.LVL19:
 486              		.loc 1 423 8 is_stmt 0 view .LVU83
 487 003c 22EA0102 		bic	r2, r2, r1
 488 0040 DA62     		str	r2, [r3, #44]
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 17


 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 489              		.loc 1 424 8 is_stmt 1 view .LVU84
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 490              		.loc 1 410 21 is_stmt 0 view .LVU85
 491 0042 0020     		movs	r0, #0
 492              	.LVL20:
 493              		.loc 1 424 8 view .LVU86
 494 0044 7047     		bx	lr
 495              	.LVL21:
 496              	.L49:
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 497              		.loc 1 426 8 is_stmt 1 view .LVU87
 498 0046 274B     		ldr	r3, .L53
 499 0048 1A6B     		ldr	r2, [r3, #48]
 500 004a 0A43     		orrs	r2, r2, r1
 501 004c 1A63     		str	r2, [r3, #48]
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 502              		.loc 1 427 8 view .LVU88
 503 004e 5A6B     		ldr	r2, [r3, #52]
 504 0050 22EA0101 		bic	r1, r2, r1
 505              	.LVL22:
 506              		.loc 1 427 8 is_stmt 0 view .LVU89
 507 0054 5963     		str	r1, [r3, #52]
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 508              		.loc 1 428 8 is_stmt 1 view .LVU90
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 509              		.loc 1 410 21 is_stmt 0 view .LVU91
 510 0056 0020     		movs	r0, #0
 511              	.LVL23:
 512              		.loc 1 428 8 view .LVU92
 513 0058 7047     		bx	lr
 514              	.LVL24:
 515              	.L48:
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 516              		.loc 1 431 8 is_stmt 1 view .LVU93
 517 005a 224B     		ldr	r3, .L53
 518 005c 9A6B     		ldr	r2, [r3, #56]
 519 005e 0A43     		orrs	r2, r2, r1
 520 0060 9A63     		str	r2, [r3, #56]
 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 521              		.loc 1 432 8 view .LVU94
 522 0062 DA6B     		ldr	r2, [r3, #60]
 523 0064 22EA0101 		bic	r1, r2, r1
 524              	.LVL25:
 525              		.loc 1 432 8 is_stmt 0 view .LVU95
 526 0068 D963     		str	r1, [r3, #60]
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 527              		.loc 1 433 8 is_stmt 1 view .LVU96
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 528              		.loc 1 410 21 is_stmt 0 view .LVU97
 529 006a 0020     		movs	r0, #0
 530              	.LVL26:
 531              		.loc 1 433 8 view .LVU98
 532 006c 7047     		bx	lr
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 18


 533              	.LVL27:
 534              	.L47:
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 535              		.loc 1 437 8 is_stmt 1 view .LVU99
 536 006e 1D4B     		ldr	r3, .L53
 537 0070 1A6C     		ldr	r2, [r3, #64]
 538 0072 0A43     		orrs	r2, r2, r1
 539 0074 1A64     		str	r2, [r3, #64]
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 540              		.loc 1 438 8 view .LVU100
 541 0076 5A6C     		ldr	r2, [r3, #68]
 542 0078 22EA0101 		bic	r1, r2, r1
 543              	.LVL28:
 544              		.loc 1 438 8 is_stmt 0 view .LVU101
 545 007c 5964     		str	r1, [r3, #68]
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 546              		.loc 1 439 8 is_stmt 1 view .LVU102
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 547              		.loc 1 410 21 is_stmt 0 view .LVU103
 548 007e 0020     		movs	r0, #0
 549              	.LVL29:
 550              		.loc 1 439 8 view .LVU104
 551 0080 7047     		bx	lr
 552              	.LVL30:
 553              	.L46:
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 554              		.loc 1 443 8 is_stmt 1 view .LVU105
 555 0082 184B     		ldr	r3, .L53
 556 0084 9A6C     		ldr	r2, [r3, #72]
 557 0086 0A43     		orrs	r2, r2, r1
 558 0088 9A64     		str	r2, [r3, #72]
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 559              		.loc 1 444 8 view .LVU106
 560 008a DA6C     		ldr	r2, [r3, #76]
 561 008c 22EA0101 		bic	r1, r2, r1
 562              	.LVL31:
 563              		.loc 1 444 8 is_stmt 0 view .LVU107
 564 0090 D964     		str	r1, [r3, #76]
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 565              		.loc 1 445 8 is_stmt 1 view .LVU108
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 566              		.loc 1 410 21 is_stmt 0 view .LVU109
 567 0092 0020     		movs	r0, #0
 568              	.LVL32:
 569              		.loc 1 445 8 view .LVU110
 570 0094 7047     		bx	lr
 571              	.LVL33:
 572              	.L45:
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 19


 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 573              		.loc 1 449 8 is_stmt 1 view .LVU111
 574 0096 134B     		ldr	r3, .L53
 575 0098 1A6D     		ldr	r2, [r3, #80]
 576 009a 0A43     		orrs	r2, r2, r1
 577 009c 1A65     		str	r2, [r3, #80]
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 578              		.loc 1 450 8 view .LVU112
 579 009e 5A6D     		ldr	r2, [r3, #84]
 580 00a0 22EA0101 		bic	r1, r2, r1
 581              	.LVL34:
 582              		.loc 1 450 8 is_stmt 0 view .LVU113
 583 00a4 5965     		str	r1, [r3, #84]
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 584              		.loc 1 451 8 is_stmt 1 view .LVU114
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 585              		.loc 1 410 21 is_stmt 0 view .LVU115
 586 00a6 0020     		movs	r0, #0
 587              	.LVL35:
 588              		.loc 1 451 8 view .LVU116
 589 00a8 7047     		bx	lr
 590              	.LVL36:
 591              	.L44:
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 592              		.loc 1 454 8 is_stmt 1 view .LVU117
 593 00aa 0E4B     		ldr	r3, .L53
 594 00ac 9A6D     		ldr	r2, [r3, #88]
 595 00ae 88B2     		uxth	r0, r1
 596              	.LVL37:
 597              		.loc 1 454 8 is_stmt 0 view .LVU118
 598 00b0 0243     		orrs	r2, r2, r0
 599 00b2 9A65     		str	r2, [r3, #88]
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 600              		.loc 1 456 8 is_stmt 1 view .LVU119
 601 00b4 DA6D     		ldr	r2, [r3, #92]
 602 00b6 21F00801 		bic	r1, r1, #8
 603              	.LVL38:
 604              		.loc 1 456 8 is_stmt 0 view .LVU120
 605 00ba 0904     		lsls	r1, r1, #16
 606 00bc 090C     		lsrs	r1, r1, #16
 607 00be 22EA0102 		bic	r2, r2, r1
 608 00c2 DA65     		str	r2, [r3, #92]
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 609              		.loc 1 460 8 is_stmt 1 view .LVU121
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 610              		.loc 1 410 21 is_stmt 0 view .LVU122
 611 00c4 0020     		movs	r0, #0
 612              		.loc 1 460 8 view .LVU123
 613 00c6 7047     		bx	lr
 614              	.LVL39:
 615              	.L42:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 20


 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 616              		.loc 1 463 8 is_stmt 1 view .LVU124
 617 00c8 064B     		ldr	r3, .L53
 618 00ca 1A6E     		ldr	r2, [r3, #96]
 619 00cc C1F30B01 		ubfx	r1, r1, #0, #12
 620              	.LVL40:
 621              		.loc 1 463 8 is_stmt 0 view .LVU125
 622 00d0 0A43     		orrs	r2, r2, r1
 623 00d2 1A66     		str	r2, [r3, #96]
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 624              		.loc 1 464 8 is_stmt 1 view .LVU126
 625 00d4 5A6E     		ldr	r2, [r3, #100]
 626 00d6 22EA0101 		bic	r1, r2, r1
 627 00da 5966     		str	r1, [r3, #100]
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 628              		.loc 1 465 8 view .LVU127
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 629              		.loc 1 410 21 is_stmt 0 view .LVU128
 630 00dc 0020     		movs	r0, #0
 631              	.LVL41:
 632              		.loc 1 465 8 view .LVU129
 633 00de 7047     		bx	lr
 634              	.LVL42:
 635              	.L52:
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 636              		.loc 1 468 14 view .LVU130
 637 00e0 0120     		movs	r0, #1
 638              	.LVL43:
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 639              		.loc 1 472 3 is_stmt 1 view .LVU131
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 640              		.loc 1 473 1 is_stmt 0 view .LVU132
 641 00e2 7047     		bx	lr
 642              	.L54:
 643              		.align	2
 644              	.L53:
 645 00e4 00700040 		.word	1073770496
 646              		.cfi_endproc
 647              	.LFE133:
 649              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 650              		.align	1
 651              		.global	HAL_PWREx_DisableGPIOPullUp
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 655              		.fpu fpv4-sp-d16
 657              	HAL_PWREx_DisableGPIOPullUp:
 658              	.LVL44:
 659              	.LFB134:
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 21


 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 660              		.loc 1 492 1 is_stmt 1 view -0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 0
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 665              		.loc 1 493 3 view .LVU134
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 666              		.loc 1 495 3 view .LVU135
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 667              		.loc 1 496 3 view .LVU136
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 668              		.loc 1 498 3 view .LVU137
 669 0000 0828     		cmp	r0, #8
 670 0002 4AD8     		bhi	.L67
 671 0004 DFE800F0 		tbb	[pc, r0]
 672              	.L58:
 673 0008 05       		.byte	(.L66-.L58)/2
 674 0009 0E       		.byte	(.L65-.L58)/2
 675 000a 15       		.byte	(.L64-.L58)/2
 676 000b 1C       		.byte	(.L63-.L58)/2
 677 000c 23       		.byte	(.L62-.L58)/2
 678 000d 2A       		.byte	(.L61-.L58)/2
 679 000e 31       		.byte	(.L60-.L58)/2
 680 000f 38       		.byte	(.L59-.L58)/2
 681 0010 40       		.byte	(.L57-.L58)/2
 682 0011 00       		.p2align 1
 683              	.L66:
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 684              		.loc 1 501 8 view .LVU138
 685 0012 234A     		ldr	r2, .L68
 686 0014 136A     		ldr	r3, [r2, #32]
 687 0016 21F48041 		bic	r1, r1, #16384
 688              	.LVL45:
 689              		.loc 1 501 8 is_stmt 0 view .LVU139
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 22


 690 001a 23EA0103 		bic	r3, r3, r1
 691 001e 1362     		str	r3, [r2, #32]
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 692              		.loc 1 502 8 is_stmt 1 view .LVU140
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693              		.loc 1 493 21 is_stmt 0 view .LVU141
 694 0020 0020     		movs	r0, #0
 695              	.LVL46:
 696              		.loc 1 502 8 view .LVU142
 697 0022 7047     		bx	lr
 698              	.LVL47:
 699              	.L65:
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 700              		.loc 1 504 8 is_stmt 1 view .LVU143
 701 0024 1E4A     		ldr	r2, .L68
 702 0026 936A     		ldr	r3, [r2, #40]
 703 0028 23EA0101 		bic	r1, r3, r1
 704              	.LVL48:
 705              		.loc 1 504 8 is_stmt 0 view .LVU144
 706 002c 9162     		str	r1, [r2, #40]
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 707              		.loc 1 505 8 is_stmt 1 view .LVU145
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 708              		.loc 1 493 21 is_stmt 0 view .LVU146
 709 002e 0020     		movs	r0, #0
 710              	.LVL49:
 711              		.loc 1 505 8 view .LVU147
 712 0030 7047     		bx	lr
 713              	.LVL50:
 714              	.L64:
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 715              		.loc 1 507 8 is_stmt 1 view .LVU148
 716 0032 1B4A     		ldr	r2, .L68
 717 0034 136B     		ldr	r3, [r2, #48]
 718 0036 23EA0101 		bic	r1, r3, r1
 719              	.LVL51:
 720              		.loc 1 507 8 is_stmt 0 view .LVU149
 721 003a 1163     		str	r1, [r2, #48]
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 722              		.loc 1 508 8 is_stmt 1 view .LVU150
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723              		.loc 1 493 21 is_stmt 0 view .LVU151
 724 003c 0020     		movs	r0, #0
 725              	.LVL52:
 726              		.loc 1 508 8 view .LVU152
 727 003e 7047     		bx	lr
 728              	.LVL53:
 729              	.L63:
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 730              		.loc 1 511 8 is_stmt 1 view .LVU153
 731 0040 174A     		ldr	r2, .L68
 732 0042 936B     		ldr	r3, [r2, #56]
 733 0044 23EA0101 		bic	r1, r3, r1
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 23


 734              	.LVL54:
 735              		.loc 1 511 8 is_stmt 0 view .LVU154
 736 0048 9163     		str	r1, [r2, #56]
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 737              		.loc 1 512 8 is_stmt 1 view .LVU155
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 738              		.loc 1 493 21 is_stmt 0 view .LVU156
 739 004a 0020     		movs	r0, #0
 740              	.LVL55:
 741              		.loc 1 512 8 view .LVU157
 742 004c 7047     		bx	lr
 743              	.LVL56:
 744              	.L62:
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 745              		.loc 1 516 8 is_stmt 1 view .LVU158
 746 004e 144A     		ldr	r2, .L68
 747 0050 136C     		ldr	r3, [r2, #64]
 748 0052 23EA0101 		bic	r1, r3, r1
 749              	.LVL57:
 750              		.loc 1 516 8 is_stmt 0 view .LVU159
 751 0056 1164     		str	r1, [r2, #64]
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 752              		.loc 1 517 8 is_stmt 1 view .LVU160
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 753              		.loc 1 493 21 is_stmt 0 view .LVU161
 754 0058 0020     		movs	r0, #0
 755              	.LVL58:
 756              		.loc 1 517 8 view .LVU162
 757 005a 7047     		bx	lr
 758              	.LVL59:
 759              	.L61:
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 760              		.loc 1 521 8 is_stmt 1 view .LVU163
 761 005c 104A     		ldr	r2, .L68
 762 005e 936C     		ldr	r3, [r2, #72]
 763 0060 23EA0101 		bic	r1, r3, r1
 764              	.LVL60:
 765              		.loc 1 521 8 is_stmt 0 view .LVU164
 766 0064 9164     		str	r1, [r2, #72]
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 767              		.loc 1 522 8 is_stmt 1 view .LVU165
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 768              		.loc 1 493 21 is_stmt 0 view .LVU166
 769 0066 0020     		movs	r0, #0
 770              	.LVL61:
 771              		.loc 1 522 8 view .LVU167
 772 0068 7047     		bx	lr
 773              	.LVL62:
 774              	.L60:
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 24


 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 775              		.loc 1 526 8 is_stmt 1 view .LVU168
 776 006a 0D4A     		ldr	r2, .L68
 777 006c 136D     		ldr	r3, [r2, #80]
 778 006e 23EA0101 		bic	r1, r3, r1
 779              	.LVL63:
 780              		.loc 1 526 8 is_stmt 0 view .LVU169
 781 0072 1165     		str	r1, [r2, #80]
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 782              		.loc 1 527 8 is_stmt 1 view .LVU170
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 783              		.loc 1 493 21 is_stmt 0 view .LVU171
 784 0074 0020     		movs	r0, #0
 785              	.LVL64:
 786              		.loc 1 527 8 view .LVU172
 787 0076 7047     		bx	lr
 788              	.LVL65:
 789              	.L59:
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 790              		.loc 1 530 8 is_stmt 1 view .LVU173
 791 0078 094A     		ldr	r2, .L68
 792 007a 936D     		ldr	r3, [r2, #88]
 793 007c 89B2     		uxth	r1, r1
 794              	.LVL66:
 795              		.loc 1 530 8 is_stmt 0 view .LVU174
 796 007e 23EA0103 		bic	r3, r3, r1
 797 0082 9365     		str	r3, [r2, #88]
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 798              		.loc 1 531 8 is_stmt 1 view .LVU175
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 799              		.loc 1 493 21 is_stmt 0 view .LVU176
 800 0084 0020     		movs	r0, #0
 801              	.LVL67:
 802              		.loc 1 531 8 view .LVU177
 803 0086 7047     		bx	lr
 804              	.LVL68:
 805              	.L57:
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 806              		.loc 1 534 8 is_stmt 1 view .LVU178
 807 0088 054A     		ldr	r2, .L68
 808 008a 136E     		ldr	r3, [r2, #96]
 809 008c C1F30B01 		ubfx	r1, r1, #0, #12
 810              	.LVL69:
 811              		.loc 1 534 8 is_stmt 0 view .LVU179
 812 0090 23EA0101 		bic	r1, r3, r1
 813 0094 1166     		str	r1, [r2, #96]
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 814              		.loc 1 535 8 is_stmt 1 view .LVU180
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 815              		.loc 1 493 21 is_stmt 0 view .LVU181
 816 0096 0020     		movs	r0, #0
 817              	.LVL70:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 25


 818              		.loc 1 535 8 view .LVU182
 819 0098 7047     		bx	lr
 820              	.LVL71:
 821              	.L67:
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 822              		.loc 1 538 15 view .LVU183
 823 009a 0120     		movs	r0, #1
 824              	.LVL72:
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 825              		.loc 1 542 3 is_stmt 1 view .LVU184
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 826              		.loc 1 543 1 is_stmt 0 view .LVU185
 827 009c 7047     		bx	lr
 828              	.L69:
 829 009e 00BF     		.align	2
 830              	.L68:
 831 00a0 00700040 		.word	1073770496
 832              		.cfi_endproc
 833              	.LFE134:
 835              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 836              		.align	1
 837              		.global	HAL_PWREx_EnableGPIOPullDown
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 841              		.fpu fpv4-sp-d16
 843              	HAL_PWREx_EnableGPIOPullDown:
 844              	.LVL73:
 845              	.LFB135:
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 26


 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 846              		.loc 1 569 1 is_stmt 1 view -0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 0
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850              		@ link register save eliminated.
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 851              		.loc 1 570 3 view .LVU187
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 852              		.loc 1 572 3 view .LVU188
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 853              		.loc 1 573 3 view .LVU189
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 854              		.loc 1 575 3 view .LVU190
 855 0000 0828     		cmp	r0, #8
 856 0002 6CD8     		bhi	.L82
 857 0004 DFE800F0 		tbb	[pc, r0]
 858              	.L73:
 859 0008 05       		.byte	(.L81-.L73)/2
 860 0009 13       		.byte	(.L80-.L73)/2
 861 000a 1F       		.byte	(.L79-.L73)/2
 862 000b 29       		.byte	(.L78-.L73)/2
 863 000c 33       		.byte	(.L77-.L73)/2
 864 000d 3D       		.byte	(.L76-.L73)/2
 865 000e 47       		.byte	(.L75-.L73)/2
 866 000f 51       		.byte	(.L74-.L73)/2
 867 0010 5F       		.byte	(.L72-.L73)/2
 868 0011 00       		.p2align 1
 869              	.L81:
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 870              		.loc 1 578 8 view .LVU191
 871 0012 344B     		ldr	r3, .L83
 872 0014 5A6A     		ldr	r2, [r3, #36]
 873 0016 21F42040 		bic	r0, r1, #40960
 874              	.LVL74:
 875              		.loc 1 578 8 is_stmt 0 view .LVU192
 876 001a 0243     		orrs	r2, r2, r0
 877 001c 5A62     		str	r2, [r3, #36]
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 878              		.loc 1 579 8 is_stmt 1 view .LVU193
 879 001e 1A6A     		ldr	r2, [r3, #32]
 880 0020 21F48041 		bic	r1, r1, #16384
 881              	.LVL75:
 882              		.loc 1 579 8 is_stmt 0 view .LVU194
 883 0024 22EA0102 		bic	r2, r2, r1
 884 0028 1A62     		str	r2, [r3, #32]
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 885              		.loc 1 580 8 is_stmt 1 view .LVU195
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 886              		.loc 1 570 21 is_stmt 0 view .LVU196
 887 002a 0020     		movs	r0, #0
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 27


 888              		.loc 1 580 8 view .LVU197
 889 002c 7047     		bx	lr
 890              	.LVL76:
 891              	.L80:
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 892              		.loc 1 582 8 is_stmt 1 view .LVU198
 893 002e 2D4B     		ldr	r3, .L83
 894 0030 DA6A     		ldr	r2, [r3, #44]
 895 0032 21F01000 		bic	r0, r1, #16
 896              	.LVL77:
 897              		.loc 1 582 8 is_stmt 0 view .LVU199
 898 0036 0243     		orrs	r2, r2, r0
 899 0038 DA62     		str	r2, [r3, #44]
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 900              		.loc 1 583 8 is_stmt 1 view .LVU200
 901 003a 9A6A     		ldr	r2, [r3, #40]
 902 003c 22EA0101 		bic	r1, r2, r1
 903              	.LVL78:
 904              		.loc 1 583 8 is_stmt 0 view .LVU201
 905 0040 9962     		str	r1, [r3, #40]
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 906              		.loc 1 584 8 is_stmt 1 view .LVU202
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 907              		.loc 1 570 21 is_stmt 0 view .LVU203
 908 0042 0020     		movs	r0, #0
 909              		.loc 1 584 8 view .LVU204
 910 0044 7047     		bx	lr
 911              	.LVL79:
 912              	.L79:
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 913              		.loc 1 586 8 is_stmt 1 view .LVU205
 914 0046 274B     		ldr	r3, .L83
 915 0048 5A6B     		ldr	r2, [r3, #52]
 916 004a 0A43     		orrs	r2, r2, r1
 917 004c 5A63     		str	r2, [r3, #52]
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 918              		.loc 1 587 8 view .LVU206
 919 004e 1A6B     		ldr	r2, [r3, #48]
 920 0050 22EA0101 		bic	r1, r2, r1
 921              	.LVL80:
 922              		.loc 1 587 8 is_stmt 0 view .LVU207
 923 0054 1963     		str	r1, [r3, #48]
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 924              		.loc 1 588 8 is_stmt 1 view .LVU208
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 925              		.loc 1 570 21 is_stmt 0 view .LVU209
 926 0056 0020     		movs	r0, #0
 927              	.LVL81:
 928              		.loc 1 588 8 view .LVU210
 929 0058 7047     		bx	lr
 930              	.LVL82:
 931              	.L78:
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 28


 932              		.loc 1 591 8 is_stmt 1 view .LVU211
 933 005a 224B     		ldr	r3, .L83
 934 005c DA6B     		ldr	r2, [r3, #60]
 935 005e 0A43     		orrs	r2, r2, r1
 936 0060 DA63     		str	r2, [r3, #60]
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 937              		.loc 1 592 8 view .LVU212
 938 0062 9A6B     		ldr	r2, [r3, #56]
 939 0064 22EA0101 		bic	r1, r2, r1
 940              	.LVL83:
 941              		.loc 1 592 8 is_stmt 0 view .LVU213
 942 0068 9963     		str	r1, [r3, #56]
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 943              		.loc 1 593 8 is_stmt 1 view .LVU214
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 944              		.loc 1 570 21 is_stmt 0 view .LVU215
 945 006a 0020     		movs	r0, #0
 946              	.LVL84:
 947              		.loc 1 593 8 view .LVU216
 948 006c 7047     		bx	lr
 949              	.LVL85:
 950              	.L77:
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 951              		.loc 1 597 8 is_stmt 1 view .LVU217
 952 006e 1D4B     		ldr	r3, .L83
 953 0070 5A6C     		ldr	r2, [r3, #68]
 954 0072 0A43     		orrs	r2, r2, r1
 955 0074 5A64     		str	r2, [r3, #68]
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 956              		.loc 1 598 8 view .LVU218
 957 0076 1A6C     		ldr	r2, [r3, #64]
 958 0078 22EA0101 		bic	r1, r2, r1
 959              	.LVL86:
 960              		.loc 1 598 8 is_stmt 0 view .LVU219
 961 007c 1964     		str	r1, [r3, #64]
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 962              		.loc 1 599 8 is_stmt 1 view .LVU220
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 963              		.loc 1 570 21 is_stmt 0 view .LVU221
 964 007e 0020     		movs	r0, #0
 965              	.LVL87:
 966              		.loc 1 599 8 view .LVU222
 967 0080 7047     		bx	lr
 968              	.LVL88:
 969              	.L76:
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 970              		.loc 1 603 8 is_stmt 1 view .LVU223
 971 0082 184B     		ldr	r3, .L83
 972 0084 DA6C     		ldr	r2, [r3, #76]
 973 0086 0A43     		orrs	r2, r2, r1
 974 0088 DA64     		str	r2, [r3, #76]
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 29


 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 975              		.loc 1 604 8 view .LVU224
 976 008a 9A6C     		ldr	r2, [r3, #72]
 977 008c 22EA0101 		bic	r1, r2, r1
 978              	.LVL89:
 979              		.loc 1 604 8 is_stmt 0 view .LVU225
 980 0090 9964     		str	r1, [r3, #72]
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 981              		.loc 1 605 8 is_stmt 1 view .LVU226
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 982              		.loc 1 570 21 is_stmt 0 view .LVU227
 983 0092 0020     		movs	r0, #0
 984              	.LVL90:
 985              		.loc 1 605 8 view .LVU228
 986 0094 7047     		bx	lr
 987              	.LVL91:
 988              	.L75:
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 989              		.loc 1 609 8 is_stmt 1 view .LVU229
 990 0096 134B     		ldr	r3, .L83
 991 0098 5A6D     		ldr	r2, [r3, #84]
 992 009a 0A43     		orrs	r2, r2, r1
 993 009c 5A65     		str	r2, [r3, #84]
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 994              		.loc 1 610 8 view .LVU230
 995 009e 1A6D     		ldr	r2, [r3, #80]
 996 00a0 22EA0101 		bic	r1, r2, r1
 997              	.LVL92:
 998              		.loc 1 610 8 is_stmt 0 view .LVU231
 999 00a4 1965     		str	r1, [r3, #80]
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1000              		.loc 1 611 8 is_stmt 1 view .LVU232
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1001              		.loc 1 570 21 is_stmt 0 view .LVU233
 1002 00a6 0020     		movs	r0, #0
 1003              	.LVL93:
 1004              		.loc 1 611 8 view .LVU234
 1005 00a8 7047     		bx	lr
 1006              	.LVL94:
 1007              	.L74:
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 1008              		.loc 1 615 8 is_stmt 1 view .LVU235
 1009 00aa 0E4B     		ldr	r3, .L83
 1010 00ac DA6D     		ldr	r2, [r3, #92]
 1011 00ae 4FF6F770 		movw	r0, #65527
 1012              	.LVL95:
 1013              		.loc 1 615 8 is_stmt 0 view .LVU236
 1014 00b2 0840     		ands	r0, r0, r1
 1015 00b4 0243     		orrs	r2, r2, r0
 1016 00b6 DA65     		str	r2, [r3, #92]
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 30


 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1017              		.loc 1 619 8 is_stmt 1 view .LVU237
 1018 00b8 9A6D     		ldr	r2, [r3, #88]
 1019 00ba 89B2     		uxth	r1, r1
 1020              	.LVL96:
 1021              		.loc 1 619 8 is_stmt 0 view .LVU238
 1022 00bc 22EA0102 		bic	r2, r2, r1
 1023 00c0 9A65     		str	r2, [r3, #88]
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1024              		.loc 1 620 8 is_stmt 1 view .LVU239
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1025              		.loc 1 570 21 is_stmt 0 view .LVU240
 1026 00c2 0020     		movs	r0, #0
 1027              		.loc 1 620 8 view .LVU241
 1028 00c4 7047     		bx	lr
 1029              	.LVL97:
 1030              	.L72:
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1031              		.loc 1 623 8 is_stmt 1 view .LVU242
 1032 00c6 074B     		ldr	r3, .L83
 1033 00c8 5A6E     		ldr	r2, [r3, #100]
 1034 00ca C1F30B01 		ubfx	r1, r1, #0, #12
 1035              	.LVL98:
 1036              		.loc 1 623 8 is_stmt 0 view .LVU243
 1037 00ce 0A43     		orrs	r2, r2, r1
 1038 00d0 5A66     		str	r2, [r3, #100]
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1039              		.loc 1 624 8 is_stmt 1 view .LVU244
 1040 00d2 1A6E     		ldr	r2, [r3, #96]
 1041 00d4 22EA0101 		bic	r1, r2, r1
 1042 00d8 1966     		str	r1, [r3, #96]
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1043              		.loc 1 625 8 view .LVU245
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1044              		.loc 1 570 21 is_stmt 0 view .LVU246
 1045 00da 0020     		movs	r0, #0
 1046              	.LVL99:
 1047              		.loc 1 625 8 view .LVU247
 1048 00dc 7047     		bx	lr
 1049              	.LVL100:
 1050              	.L82:
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1051              		.loc 1 628 14 view .LVU248
 1052 00de 0120     		movs	r0, #1
 1053              	.LVL101:
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1054              		.loc 1 632 3 is_stmt 1 view .LVU249
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 31


 1055              		.loc 1 633 1 is_stmt 0 view .LVU250
 1056 00e0 7047     		bx	lr
 1057              	.L84:
 1058 00e2 00BF     		.align	2
 1059              	.L83:
 1060 00e4 00700040 		.word	1073770496
 1061              		.cfi_endproc
 1062              	.LFE135:
 1064              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1065              		.align	1
 1066              		.global	HAL_PWREx_DisableGPIOPullDown
 1067              		.syntax unified
 1068              		.thumb
 1069              		.thumb_func
 1070              		.fpu fpv4-sp-d16
 1072              	HAL_PWREx_DisableGPIOPullDown:
 1073              	.LVL102:
 1074              	.LFB136:
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1075              		.loc 1 652 1 is_stmt 1 view -0
 1076              		.cfi_startproc
 1077              		@ args = 0, pretend = 0, frame = 0
 1078              		@ frame_needed = 0, uses_anonymous_args = 0
 1079              		@ link register save eliminated.
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1080              		.loc 1 653 3 view .LVU252
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 1081              		.loc 1 655 3 view .LVU253
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1082              		.loc 1 656 3 view .LVU254
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1083              		.loc 1 658 3 view .LVU255
 1084 0000 0828     		cmp	r0, #8
 1085 0002 4FD8     		bhi	.L97
 1086 0004 DFE800F0 		tbb	[pc, r0]
 1087              	.L88:
 1088 0008 05       		.byte	(.L96-.L88)/2
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 32


 1089 0009 0E       		.byte	(.L95-.L88)/2
 1090 000a 17       		.byte	(.L94-.L88)/2
 1091 000b 1E       		.byte	(.L93-.L88)/2
 1092 000c 25       		.byte	(.L92-.L88)/2
 1093 000d 2C       		.byte	(.L91-.L88)/2
 1094 000e 33       		.byte	(.L90-.L88)/2
 1095 000f 3A       		.byte	(.L89-.L88)/2
 1096 0010 45       		.byte	(.L87-.L88)/2
 1097 0011 00       		.p2align 1
 1098              	.L96:
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1099              		.loc 1 661 8 view .LVU256
 1100 0012 254A     		ldr	r2, .L98
 1101 0014 536A     		ldr	r3, [r2, #36]
 1102 0016 21F42041 		bic	r1, r1, #40960
 1103              	.LVL103:
 1104              		.loc 1 661 8 is_stmt 0 view .LVU257
 1105 001a 23EA0103 		bic	r3, r3, r1
 1106 001e 5362     		str	r3, [r2, #36]
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1107              		.loc 1 662 8 is_stmt 1 view .LVU258
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1108              		.loc 1 653 21 is_stmt 0 view .LVU259
 1109 0020 0020     		movs	r0, #0
 1110              	.LVL104:
 1111              		.loc 1 662 8 view .LVU260
 1112 0022 7047     		bx	lr
 1113              	.LVL105:
 1114              	.L95:
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1115              		.loc 1 664 8 is_stmt 1 view .LVU261
 1116 0024 204A     		ldr	r2, .L98
 1117 0026 D36A     		ldr	r3, [r2, #44]
 1118 0028 21F01001 		bic	r1, r1, #16
 1119              	.LVL106:
 1120              		.loc 1 664 8 is_stmt 0 view .LVU262
 1121 002c 23EA0103 		bic	r3, r3, r1
 1122 0030 D362     		str	r3, [r2, #44]
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1123              		.loc 1 665 8 is_stmt 1 view .LVU263
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1124              		.loc 1 653 21 is_stmt 0 view .LVU264
 1125 0032 0020     		movs	r0, #0
 1126              	.LVL107:
 1127              		.loc 1 665 8 view .LVU265
 1128 0034 7047     		bx	lr
 1129              	.LVL108:
 1130              	.L94:
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1131              		.loc 1 667 8 is_stmt 1 view .LVU266
 1132 0036 1C4A     		ldr	r2, .L98
 1133 0038 536B     		ldr	r3, [r2, #52]
 1134 003a 23EA0101 		bic	r1, r3, r1
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 33


 1135              	.LVL109:
 1136              		.loc 1 667 8 is_stmt 0 view .LVU267
 1137 003e 5163     		str	r1, [r2, #52]
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1138              		.loc 1 668 8 is_stmt 1 view .LVU268
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1139              		.loc 1 653 21 is_stmt 0 view .LVU269
 1140 0040 0020     		movs	r0, #0
 1141              	.LVL110:
 1142              		.loc 1 668 8 view .LVU270
 1143 0042 7047     		bx	lr
 1144              	.LVL111:
 1145              	.L93:
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1146              		.loc 1 671 8 is_stmt 1 view .LVU271
 1147 0044 184A     		ldr	r2, .L98
 1148 0046 D36B     		ldr	r3, [r2, #60]
 1149 0048 23EA0101 		bic	r1, r3, r1
 1150              	.LVL112:
 1151              		.loc 1 671 8 is_stmt 0 view .LVU272
 1152 004c D163     		str	r1, [r2, #60]
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1153              		.loc 1 672 8 is_stmt 1 view .LVU273
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1154              		.loc 1 653 21 is_stmt 0 view .LVU274
 1155 004e 0020     		movs	r0, #0
 1156              	.LVL113:
 1157              		.loc 1 672 8 view .LVU275
 1158 0050 7047     		bx	lr
 1159              	.LVL114:
 1160              	.L92:
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1161              		.loc 1 676 8 is_stmt 1 view .LVU276
 1162 0052 154A     		ldr	r2, .L98
 1163 0054 536C     		ldr	r3, [r2, #68]
 1164 0056 23EA0101 		bic	r1, r3, r1
 1165              	.LVL115:
 1166              		.loc 1 676 8 is_stmt 0 view .LVU277
 1167 005a 5164     		str	r1, [r2, #68]
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1168              		.loc 1 677 8 is_stmt 1 view .LVU278
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1169              		.loc 1 653 21 is_stmt 0 view .LVU279
 1170 005c 0020     		movs	r0, #0
 1171              	.LVL116:
 1172              		.loc 1 677 8 view .LVU280
 1173 005e 7047     		bx	lr
 1174              	.LVL117:
 1175              	.L91:
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 34


 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1176              		.loc 1 681 8 is_stmt 1 view .LVU281
 1177 0060 114A     		ldr	r2, .L98
 1178 0062 D36C     		ldr	r3, [r2, #76]
 1179 0064 23EA0101 		bic	r1, r3, r1
 1180              	.LVL118:
 1181              		.loc 1 681 8 is_stmt 0 view .LVU282
 1182 0068 D164     		str	r1, [r2, #76]
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1183              		.loc 1 682 8 is_stmt 1 view .LVU283
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1184              		.loc 1 653 21 is_stmt 0 view .LVU284
 1185 006a 0020     		movs	r0, #0
 1186              	.LVL119:
 1187              		.loc 1 682 8 view .LVU285
 1188 006c 7047     		bx	lr
 1189              	.LVL120:
 1190              	.L90:
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 1191              		.loc 1 686 8 is_stmt 1 view .LVU286
 1192 006e 0E4A     		ldr	r2, .L98
 1193 0070 536D     		ldr	r3, [r2, #84]
 1194 0072 23EA0101 		bic	r1, r3, r1
 1195              	.LVL121:
 1196              		.loc 1 686 8 is_stmt 0 view .LVU287
 1197 0076 5165     		str	r1, [r2, #84]
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1198              		.loc 1 687 8 is_stmt 1 view .LVU288
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1199              		.loc 1 653 21 is_stmt 0 view .LVU289
 1200 0078 0020     		movs	r0, #0
 1201              	.LVL122:
 1202              		.loc 1 687 8 view .LVU290
 1203 007a 7047     		bx	lr
 1204              	.LVL123:
 1205              	.L89:
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 1206              		.loc 1 691 8 is_stmt 1 view .LVU291
 1207 007c 0A4A     		ldr	r2, .L98
 1208 007e D36D     		ldr	r3, [r2, #92]
 1209 0080 21F00801 		bic	r1, r1, #8
 1210              	.LVL124:
 1211              		.loc 1 691 8 is_stmt 0 view .LVU292
 1212 0084 0904     		lsls	r1, r1, #16
 1213 0086 090C     		lsrs	r1, r1, #16
 1214 0088 23EA0103 		bic	r3, r3, r1
 1215 008c D365     		str	r3, [r2, #92]
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 35


 1216              		.loc 1 695 8 is_stmt 1 view .LVU293
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1217              		.loc 1 653 21 is_stmt 0 view .LVU294
 1218 008e 0020     		movs	r0, #0
 1219              	.LVL125:
 1220              		.loc 1 695 8 view .LVU295
 1221 0090 7047     		bx	lr
 1222              	.LVL126:
 1223              	.L87:
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1224              		.loc 1 698 8 is_stmt 1 view .LVU296
 1225 0092 054A     		ldr	r2, .L98
 1226 0094 536E     		ldr	r3, [r2, #100]
 1227 0096 C1F30B01 		ubfx	r1, r1, #0, #12
 1228              	.LVL127:
 1229              		.loc 1 698 8 is_stmt 0 view .LVU297
 1230 009a 23EA0101 		bic	r1, r3, r1
 1231 009e 5166     		str	r1, [r2, #100]
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1232              		.loc 1 699 8 is_stmt 1 view .LVU298
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1233              		.loc 1 653 21 is_stmt 0 view .LVU299
 1234 00a0 0020     		movs	r0, #0
 1235              	.LVL128:
 1236              		.loc 1 699 8 view .LVU300
 1237 00a2 7047     		bx	lr
 1238              	.LVL129:
 1239              	.L97:
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1240              		.loc 1 702 14 view .LVU301
 1241 00a4 0120     		movs	r0, #1
 1242              	.LVL130:
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1243              		.loc 1 706 3 is_stmt 1 view .LVU302
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1244              		.loc 1 707 1 is_stmt 0 view .LVU303
 1245 00a6 7047     		bx	lr
 1246              	.L99:
 1247              		.align	2
 1248              	.L98:
 1249 00a8 00700040 		.word	1073770496
 1250              		.cfi_endproc
 1251              	.LFE136:
 1253              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1254              		.align	1
 1255              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1259              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 36


 1261              	HAL_PWREx_EnablePullUpPullDownConfig:
 1262              	.LFB137:
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1263              		.loc 1 722 1 is_stmt 1 view -0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 0
 1266              		@ frame_needed = 0, uses_anonymous_args = 0
 1267              		@ link register save eliminated.
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1268              		.loc 1 723 3 view .LVU305
 1269 0000 024A     		ldr	r2, .L101
 1270 0002 9368     		ldr	r3, [r2, #8]
 1271 0004 43F48063 		orr	r3, r3, #1024
 1272 0008 9360     		str	r3, [r2, #8]
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1273              		.loc 1 724 1 is_stmt 0 view .LVU306
 1274 000a 7047     		bx	lr
 1275              	.L102:
 1276              		.align	2
 1277              	.L101:
 1278 000c 00700040 		.word	1073770496
 1279              		.cfi_endproc
 1280              	.LFE137:
 1282              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1283              		.align	1
 1284              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1288              		.fpu fpv4-sp-d16
 1290              	HAL_PWREx_DisablePullUpPullDownConfig:
 1291              	.LFB138:
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1292              		.loc 1 734 1 is_stmt 1 view -0
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 37


 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296              		@ link register save eliminated.
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1297              		.loc 1 735 3 view .LVU308
 1298 0000 024A     		ldr	r2, .L104
 1299 0002 9368     		ldr	r3, [r2, #8]
 1300 0004 23F48063 		bic	r3, r3, #1024
 1301 0008 9360     		str	r3, [r2, #8]
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1302              		.loc 1 736 1 is_stmt 0 view .LVU309
 1303 000a 7047     		bx	lr
 1304              	.L105:
 1305              		.align	2
 1306              	.L104:
 1307 000c 00700040 		.word	1073770496
 1308              		.cfi_endproc
 1309              	.LFE138:
 1311              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1312              		.align	1
 1313              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1314              		.syntax unified
 1315              		.thumb
 1316              		.thumb_func
 1317              		.fpu fpv4-sp-d16
 1319              	HAL_PWREx_EnableSRAM2ContentRetention:
 1320              	.LFB139:
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is set, SRAM2 is powered by the low-power regulator in
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         Standby mode and its content is kept.
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1321              		.loc 1 747 1 is_stmt 1 view -0
 1322              		.cfi_startproc
 1323              		@ args = 0, pretend = 0, frame = 0
 1324              		@ frame_needed = 0, uses_anonymous_args = 0
 1325              		@ link register save eliminated.
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_RRS);
 1326              		.loc 1 748 3 view .LVU311
 1327 0000 024A     		ldr	r2, .L107
 1328 0002 9368     		ldr	r3, [r2, #8]
 1329 0004 43F48073 		orr	r3, r3, #256
 1330 0008 9360     		str	r3, [r2, #8]
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1331              		.loc 1 749 1 is_stmt 0 view .LVU312
 1332 000a 7047     		bx	lr
 1333              	.L108:
 1334              		.align	2
 1335              	.L107:
 1336 000c 00700040 		.word	1073770496
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 38


 1337              		.cfi_endproc
 1338              	.LFE139:
 1340              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1341              		.align	1
 1342              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1343              		.syntax unified
 1344              		.thumb
 1345              		.thumb_func
 1346              		.fpu fpv4-sp-d16
 1348              	HAL_PWREx_DisableSRAM2ContentRetention:
 1349              	.LFB140:
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is reset, SRAM2 is powered off in Standby mode
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1350              		.loc 1 759 1 is_stmt 1 view -0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 0
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1355              		.loc 1 760 3 view .LVU314
 1356 0000 024A     		ldr	r2, .L110
 1357 0002 9368     		ldr	r3, [r2, #8]
 1358 0004 23F48073 		bic	r3, r3, #256
 1359 0008 9360     		str	r3, [r2, #8]
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1360              		.loc 1 761 1 is_stmt 0 view .LVU315
 1361 000a 7047     		bx	lr
 1362              	.L111:
 1363              		.align	2
 1364              	.L110:
 1365 000c 00700040 		.word	1073770496
 1366              		.cfi_endproc
 1367              	.LFE140:
 1369              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1370              		.align	1
 1371              		.global	HAL_PWREx_EnablePVM1
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1375              		.fpu fpv4-sp-d16
 1377              	HAL_PWREx_EnablePVM1:
 1378              	.LFB141:
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_EN_ULP)
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 39


 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EN_ULP);
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EN_ULP);
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_EN_ULP */
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 40


 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1379              		.loc 1 866 1 is_stmt 1 view -0
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1384              		.loc 1 867 3 view .LVU317
 1385 0000 024A     		ldr	r2, .L113
 1386 0002 5368     		ldr	r3, [r2, #4]
 1387 0004 43F01003 		orr	r3, r3, #16
 1388 0008 5360     		str	r3, [r2, #4]
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1389              		.loc 1 868 1 is_stmt 0 view .LVU318
 1390 000a 7047     		bx	lr
 1391              	.L114:
 1392              		.align	2
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 41


 1393              	.L113:
 1394 000c 00700040 		.word	1073770496
 1395              		.cfi_endproc
 1396              	.LFE141:
 1398              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1399              		.align	1
 1400              		.global	HAL_PWREx_DisablePVM1
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1404              		.fpu fpv4-sp-d16
 1406              	HAL_PWREx_DisablePVM1:
 1407              	.LFB142:
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1408              		.loc 1 875 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1413              		.loc 1 876 3 view .LVU320
 1414 0000 024A     		ldr	r2, .L116
 1415 0002 5368     		ldr	r3, [r2, #4]
 1416 0004 23F01003 		bic	r3, r3, #16
 1417 0008 5360     		str	r3, [r2, #4]
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1418              		.loc 1 877 1 is_stmt 0 view .LVU321
 1419 000a 7047     		bx	lr
 1420              	.L117:
 1421              		.align	2
 1422              	.L116:
 1423 000c 00700040 		.word	1073770496
 1424              		.cfi_endproc
 1425              	.LFE142:
 1427              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1428              		.align	1
 1429              		.global	HAL_PWREx_EnablePVM2
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1433              		.fpu fpv4-sp-d16
 1435              	HAL_PWREx_EnablePVM2:
 1436              	.LFB143:
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 42


 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1437              		.loc 1 887 1 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441              		@ link register save eliminated.
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1442              		.loc 1 888 3 view .LVU323
 1443 0000 024A     		ldr	r2, .L119
 1444 0002 5368     		ldr	r3, [r2, #4]
 1445 0004 43F02003 		orr	r3, r3, #32
 1446 0008 5360     		str	r3, [r2, #4]
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1447              		.loc 1 889 1 is_stmt 0 view .LVU324
 1448 000a 7047     		bx	lr
 1449              	.L120:
 1450              		.align	2
 1451              	.L119:
 1452 000c 00700040 		.word	1073770496
 1453              		.cfi_endproc
 1454              	.LFE143:
 1456              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1457              		.align	1
 1458              		.global	HAL_PWREx_DisablePVM2
 1459              		.syntax unified
 1460              		.thumb
 1461              		.thumb_func
 1462              		.fpu fpv4-sp-d16
 1464              	HAL_PWREx_DisablePVM2:
 1465              	.LFB144:
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1466              		.loc 1 896 1 is_stmt 1 view -0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1471              		.loc 1 897 3 view .LVU326
 1472 0000 024A     		ldr	r2, .L122
 1473 0002 5368     		ldr	r3, [r2, #4]
 1474 0004 23F02003 		bic	r3, r3, #32
 1475 0008 5360     		str	r3, [r2, #4]
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1476              		.loc 1 898 1 is_stmt 0 view .LVU327
 1477 000a 7047     		bx	lr
 1478              	.L123:
 1479              		.align	2
 1480              	.L122:
 1481 000c 00700040 		.word	1073770496
 1482              		.cfi_endproc
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 43


 1483              	.LFE144:
 1485              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1486              		.align	1
 1487              		.global	HAL_PWREx_EnablePVM3
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu fpv4-sp-d16
 1493              	HAL_PWREx_EnablePVM3:
 1494              	.LFB145:
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1495              		.loc 1 907 1 is_stmt 1 view -0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1500              		.loc 1 908 3 view .LVU329
 1501 0000 024A     		ldr	r2, .L125
 1502 0002 5368     		ldr	r3, [r2, #4]
 1503 0004 43F04003 		orr	r3, r3, #64
 1504 0008 5360     		str	r3, [r2, #4]
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1505              		.loc 1 909 1 is_stmt 0 view .LVU330
 1506 000a 7047     		bx	lr
 1507              	.L126:
 1508              		.align	2
 1509              	.L125:
 1510 000c 00700040 		.word	1073770496
 1511              		.cfi_endproc
 1512              	.LFE145:
 1514              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1515              		.align	1
 1516              		.global	HAL_PWREx_DisablePVM3
 1517              		.syntax unified
 1518              		.thumb
 1519              		.thumb_func
 1520              		.fpu fpv4-sp-d16
 1522              	HAL_PWREx_DisablePVM3:
 1523              	.LFB146:
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1524              		.loc 1 916 1 is_stmt 1 view -0
 1525              		.cfi_startproc
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 44


 1526              		@ args = 0, pretend = 0, frame = 0
 1527              		@ frame_needed = 0, uses_anonymous_args = 0
 1528              		@ link register save eliminated.
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1529              		.loc 1 917 3 view .LVU332
 1530 0000 024A     		ldr	r2, .L128
 1531 0002 5368     		ldr	r3, [r2, #4]
 1532 0004 23F04003 		bic	r3, r3, #64
 1533 0008 5360     		str	r3, [r2, #4]
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1534              		.loc 1 918 1 is_stmt 0 view .LVU333
 1535 000a 7047     		bx	lr
 1536              	.L129:
 1537              		.align	2
 1538              	.L128:
 1539 000c 00700040 		.word	1073770496
 1540              		.cfi_endproc
 1541              	.LFE146:
 1543              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1544              		.align	1
 1545              		.global	HAL_PWREx_EnablePVM4
 1546              		.syntax unified
 1547              		.thumb
 1548              		.thumb_func
 1549              		.fpu fpv4-sp-d16
 1551              	HAL_PWREx_EnablePVM4:
 1552              	.LFB147:
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1553              		.loc 1 926 1 is_stmt 1 view -0
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 0
 1556              		@ frame_needed = 0, uses_anonymous_args = 0
 1557              		@ link register save eliminated.
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1558              		.loc 1 927 3 view .LVU335
 1559 0000 024A     		ldr	r2, .L131
 1560 0002 5368     		ldr	r3, [r2, #4]
 1561 0004 43F08003 		orr	r3, r3, #128
 1562 0008 5360     		str	r3, [r2, #4]
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1563              		.loc 1 928 1 is_stmt 0 view .LVU336
 1564 000a 7047     		bx	lr
 1565              	.L132:
 1566              		.align	2
 1567              	.L131:
 1568 000c 00700040 		.word	1073770496
 1569              		.cfi_endproc
 1570              	.LFE147:
 1572              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1573              		.align	1
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 45


 1574              		.global	HAL_PWREx_DisablePVM4
 1575              		.syntax unified
 1576              		.thumb
 1577              		.thumb_func
 1578              		.fpu fpv4-sp-d16
 1580              	HAL_PWREx_DisablePVM4:
 1581              	.LFB148:
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1582              		.loc 1 935 1 is_stmt 1 view -0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 0
 1585              		@ frame_needed = 0, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1587              		.loc 1 936 3 view .LVU338
 1588 0000 024A     		ldr	r2, .L134
 1589 0002 5368     		ldr	r3, [r2, #4]
 1590 0004 23F08003 		bic	r3, r3, #128
 1591 0008 5360     		str	r3, [r2, #4]
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1592              		.loc 1 937 1 is_stmt 0 view .LVU339
 1593 000a 7047     		bx	lr
 1594              	.L135:
 1595              		.align	2
 1596              	.L134:
 1597 000c 00700040 		.word	1073770496
 1598              		.cfi_endproc
 1599              	.LFE148:
 1601              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1602              		.align	1
 1603              		.global	HAL_PWREx_ConfigPVM
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1607              		.fpu fpv4-sp-d16
 1609              	HAL_PWREx_ConfigPVM:
 1610              	.LVL131:
 1611              	.LFB149:
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 46


 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1612              		.loc 1 955 1 is_stmt 1 view -0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 0
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 1616              		@ link register save eliminated.
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1617              		.loc 1 956 3 view .LVU341
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 1618              		.loc 1 959 3 view .LVU342
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 1619              		.loc 1 960 3 view .LVU343
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 1620              		.loc 1 966 3 view .LVU344
 1621              		.loc 1 966 21 is_stmt 0 view .LVU345
 1622 0000 0368     		ldr	r3, [r0]
 1623              		.loc 1 966 3 view .LVU346
 1624 0002 202B     		cmp	r3, #32
 1625 0004 7AD0     		beq	.L137
 1626 0006 3CD9     		bls	.L159
 1627 0008 402B     		cmp	r3, #64
 1628 000a 00F0AE80 		beq	.L141
 1629 000e 802B     		cmp	r3, #128
 1630 0010 72D1     		bne	.L160
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 47


 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 48


1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 1631              		.loc 1 1067 7 is_stmt 1 view .LVU347
 1632 0012 754B     		ldr	r3, .L162
 1633 0014 5A6A     		ldr	r2, [r3, #36]
 1634 0016 22F04002 		bic	r2, r2, #64
 1635 001a 5A62     		str	r2, [r3, #36]
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 1636              		.loc 1 1068 7 view .LVU348
 1637 001c 1A6A     		ldr	r2, [r3, #32]
 1638 001e 22F04002 		bic	r2, r2, #64
 1639 0022 1A62     		str	r2, [r3, #32]
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 1640              		.loc 1 1069 7 view .LVU349
 1641 0024 DA6A     		ldr	r2, [r3, #44]
 1642 0026 22F04002 		bic	r2, r2, #64
 1643 002a DA62     		str	r2, [r3, #44]
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 1644              		.loc 1 1070 7 view .LVU350
 1645 002c 9A6A     		ldr	r2, [r3, #40]
 1646 002e 22F04002 		bic	r2, r2, #64
 1647 0032 9A62     		str	r2, [r3, #40]
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1648              		.loc 1 1073 7 view .LVU351
 1649              		.loc 1 1073 21 is_stmt 0 view .LVU352
 1650 0034 4368     		ldr	r3, [r0, #4]
 1651              		.loc 1 1073 9 view .LVU353
 1652 0036 13F4803F 		tst	r3, #65536
 1653 003a 04D0     		beq	.L152
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 1654              		.loc 1 1075 9 is_stmt 1 view .LVU354
 1655 003c 6A4A     		ldr	r2, .L162
 1656 003e 136A     		ldr	r3, [r2, #32]
 1657 0040 43F04003 		orr	r3, r3, #64
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 49


 1658 0044 1362     		str	r3, [r2, #32]
 1659              	.L152:
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1660              		.loc 1 1079 7 view .LVU355
 1661              		.loc 1 1079 21 is_stmt 0 view .LVU356
 1662 0046 4368     		ldr	r3, [r0, #4]
 1663              		.loc 1 1079 9 view .LVU357
 1664 0048 13F4003F 		tst	r3, #131072
 1665 004c 04D0     		beq	.L153
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 1666              		.loc 1 1081 9 is_stmt 1 view .LVU358
 1667 004e 664A     		ldr	r2, .L162
 1668 0050 536A     		ldr	r3, [r2, #36]
 1669 0052 43F04003 		orr	r3, r3, #64
 1670 0056 5362     		str	r3, [r2, #36]
 1671              	.L153:
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1672              		.loc 1 1085 7 view .LVU359
 1673              		.loc 1 1085 21 is_stmt 0 view .LVU360
 1674 0058 4368     		ldr	r3, [r0, #4]
 1675              		.loc 1 1085 9 view .LVU361
 1676 005a 13F0010F 		tst	r3, #1
 1677 005e 04D0     		beq	.L154
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 1678              		.loc 1 1087 9 is_stmt 1 view .LVU362
 1679 0060 614A     		ldr	r2, .L162
 1680 0062 936A     		ldr	r3, [r2, #40]
 1681 0064 43F04003 		orr	r3, r3, #64
 1682 0068 9362     		str	r3, [r2, #40]
 1683              	.L154:
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1684              		.loc 1 1090 7 view .LVU363
 1685              		.loc 1 1090 21 is_stmt 0 view .LVU364
 1686 006a 4368     		ldr	r3, [r0, #4]
 1687              		.loc 1 1090 9 view .LVU365
 1688 006c 13F0020F 		tst	r3, #2
 1689 0070 00F0B880 		beq	.L158
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 1690              		.loc 1 1092 9 is_stmt 1 view .LVU366
 1691 0074 5C4A     		ldr	r2, .L162
 1692 0076 D36A     		ldr	r3, [r2, #44]
 1693 0078 43F04003 		orr	r3, r3, #64
 1694 007c D362     		str	r3, [r2, #44]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1695              		.loc 1 956 21 is_stmt 0 view .LVU367
 1696 007e 0020     		movs	r0, #0
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 50


 1697              	.LVL132:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1698              		.loc 1 956 21 view .LVU368
 1699 0080 7047     		bx	lr
 1700              	.LVL133:
 1701              	.L159:
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 1702              		.loc 1 966 3 view .LVU369
 1703 0082 102B     		cmp	r3, #16
 1704 0084 36D1     		bne	.L161
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 1705              		.loc 1 971 7 is_stmt 1 view .LVU370
 1706 0086 584B     		ldr	r3, .L162
 1707 0088 5A6A     		ldr	r2, [r3, #36]
 1708 008a 22F00802 		bic	r2, r2, #8
 1709 008e 5A62     		str	r2, [r3, #36]
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 1710              		.loc 1 972 7 view .LVU371
 1711 0090 1A6A     		ldr	r2, [r3, #32]
 1712 0092 22F00802 		bic	r2, r2, #8
 1713 0096 1A62     		str	r2, [r3, #32]
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 1714              		.loc 1 973 7 view .LVU372
 1715 0098 DA6A     		ldr	r2, [r3, #44]
 1716 009a 22F00802 		bic	r2, r2, #8
 1717 009e DA62     		str	r2, [r3, #44]
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1718              		.loc 1 974 7 view .LVU373
 1719 00a0 9A6A     		ldr	r2, [r3, #40]
 1720 00a2 22F00802 		bic	r2, r2, #8
 1721 00a6 9A62     		str	r2, [r3, #40]
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1722              		.loc 1 977 7 view .LVU374
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1723              		.loc 1 977 21 is_stmt 0 view .LVU375
 1724 00a8 4368     		ldr	r3, [r0, #4]
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1725              		.loc 1 977 9 view .LVU376
 1726 00aa 13F4803F 		tst	r3, #65536
 1727 00ae 04D0     		beq	.L143
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1728              		.loc 1 979 9 is_stmt 1 view .LVU377
 1729 00b0 4D4A     		ldr	r2, .L162
 1730 00b2 136A     		ldr	r3, [r2, #32]
 1731 00b4 43F00803 		orr	r3, r3, #8
 1732 00b8 1362     		str	r3, [r2, #32]
 1733              	.L143:
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1734              		.loc 1 983 7 view .LVU378
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1735              		.loc 1 983 21 is_stmt 0 view .LVU379
 1736 00ba 4368     		ldr	r3, [r0, #4]
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1737              		.loc 1 983 9 view .LVU380
 1738 00bc 13F4003F 		tst	r3, #131072
 1739 00c0 04D0     		beq	.L144
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 51


 1740              		.loc 1 985 9 is_stmt 1 view .LVU381
 1741 00c2 494A     		ldr	r2, .L162
 1742 00c4 536A     		ldr	r3, [r2, #36]
 1743 00c6 43F00803 		orr	r3, r3, #8
 1744 00ca 5362     		str	r3, [r2, #36]
 1745              	.L144:
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1746              		.loc 1 989 7 view .LVU382
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1747              		.loc 1 989 21 is_stmt 0 view .LVU383
 1748 00cc 4368     		ldr	r3, [r0, #4]
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1749              		.loc 1 989 9 view .LVU384
 1750 00ce 13F0010F 		tst	r3, #1
 1751 00d2 04D0     		beq	.L145
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1752              		.loc 1 991 9 is_stmt 1 view .LVU385
 1753 00d4 444A     		ldr	r2, .L162
 1754 00d6 936A     		ldr	r3, [r2, #40]
 1755 00d8 43F00803 		orr	r3, r3, #8
 1756 00dc 9362     		str	r3, [r2, #40]
 1757              	.L145:
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1758              		.loc 1 994 7 view .LVU386
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1759              		.loc 1 994 21 is_stmt 0 view .LVU387
 1760 00de 4368     		ldr	r3, [r0, #4]
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1761              		.loc 1 994 9 view .LVU388
 1762 00e0 13F0020F 		tst	r3, #2
 1763 00e4 78D0     		beq	.L155
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1764              		.loc 1 996 9 is_stmt 1 view .LVU389
 1765 00e6 404A     		ldr	r2, .L162
 1766 00e8 D36A     		ldr	r3, [r2, #44]
 1767 00ea 43F00803 		orr	r3, r3, #8
 1768 00ee D362     		str	r3, [r2, #44]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1769              		.loc 1 956 21 is_stmt 0 view .LVU390
 1770 00f0 0020     		movs	r0, #0
 1771              	.LVL134:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1772              		.loc 1 956 21 view .LVU391
 1773 00f2 7047     		bx	lr
 1774              	.LVL135:
 1775              	.L161:
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1776              		.loc 1 1097 14 view .LVU392
 1777 00f4 0120     		movs	r0, #1
 1778              	.LVL136:
 1779              		.loc 1 1097 14 view .LVU393
 1780 00f6 7047     		bx	lr
 1781              	.LVL137:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 52


 1782              	.L160:
 1783              		.loc 1 1097 14 view .LVU394
 1784 00f8 0120     		movs	r0, #1
 1785              	.LVL138:
 1786              		.loc 1 1097 14 view .LVU395
 1787 00fa 7047     		bx	lr
 1788              	.LVL139:
 1789              	.L137:
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 1790              		.loc 1 1004 7 is_stmt 1 view .LVU396
 1791 00fc 3A4B     		ldr	r3, .L162
 1792 00fe 5A6A     		ldr	r2, [r3, #36]
 1793 0100 22F01002 		bic	r2, r2, #16
 1794 0104 5A62     		str	r2, [r3, #36]
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 1795              		.loc 1 1005 7 view .LVU397
 1796 0106 1A6A     		ldr	r2, [r3, #32]
 1797 0108 22F01002 		bic	r2, r2, #16
 1798 010c 1A62     		str	r2, [r3, #32]
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 1799              		.loc 1 1006 7 view .LVU398
 1800 010e DA6A     		ldr	r2, [r3, #44]
 1801 0110 22F01002 		bic	r2, r2, #16
 1802 0114 DA62     		str	r2, [r3, #44]
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1803              		.loc 1 1007 7 view .LVU399
 1804 0116 9A6A     		ldr	r2, [r3, #40]
 1805 0118 22F01002 		bic	r2, r2, #16
 1806 011c 9A62     		str	r2, [r3, #40]
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1807              		.loc 1 1010 7 view .LVU400
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1808              		.loc 1 1010 21 is_stmt 0 view .LVU401
 1809 011e 4368     		ldr	r3, [r0, #4]
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1810              		.loc 1 1010 9 view .LVU402
 1811 0120 13F4803F 		tst	r3, #65536
 1812 0124 04D0     		beq	.L146
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1813              		.loc 1 1012 9 is_stmt 1 view .LVU403
 1814 0126 304A     		ldr	r2, .L162
 1815 0128 136A     		ldr	r3, [r2, #32]
 1816 012a 43F01003 		orr	r3, r3, #16
 1817 012e 1362     		str	r3, [r2, #32]
 1818              	.L146:
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1819              		.loc 1 1016 7 view .LVU404
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1820              		.loc 1 1016 21 is_stmt 0 view .LVU405
 1821 0130 4368     		ldr	r3, [r0, #4]
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1822              		.loc 1 1016 9 view .LVU406
 1823 0132 13F4003F 		tst	r3, #131072
 1824 0136 04D0     		beq	.L147
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1825              		.loc 1 1018 9 is_stmt 1 view .LVU407
 1826 0138 2B4A     		ldr	r2, .L162
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 53


 1827 013a 536A     		ldr	r3, [r2, #36]
 1828 013c 43F01003 		orr	r3, r3, #16
 1829 0140 5362     		str	r3, [r2, #36]
 1830              	.L147:
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1831              		.loc 1 1022 7 view .LVU408
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1832              		.loc 1 1022 21 is_stmt 0 view .LVU409
 1833 0142 4368     		ldr	r3, [r0, #4]
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1834              		.loc 1 1022 9 view .LVU410
 1835 0144 13F0010F 		tst	r3, #1
 1836 0148 04D0     		beq	.L148
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1837              		.loc 1 1024 9 is_stmt 1 view .LVU411
 1838 014a 274A     		ldr	r2, .L162
 1839 014c 936A     		ldr	r3, [r2, #40]
 1840 014e 43F01003 		orr	r3, r3, #16
 1841 0152 9362     		str	r3, [r2, #40]
 1842              	.L148:
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1843              		.loc 1 1027 7 view .LVU412
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1844              		.loc 1 1027 21 is_stmt 0 view .LVU413
 1845 0154 4368     		ldr	r3, [r0, #4]
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1846              		.loc 1 1027 9 view .LVU414
 1847 0156 13F0020F 		tst	r3, #2
 1848 015a 3FD0     		beq	.L156
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1849              		.loc 1 1029 9 is_stmt 1 view .LVU415
 1850 015c 224A     		ldr	r2, .L162
 1851 015e D36A     		ldr	r3, [r2, #44]
 1852 0160 43F01003 		orr	r3, r3, #16
 1853 0164 D362     		str	r3, [r2, #44]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1854              		.loc 1 956 21 is_stmt 0 view .LVU416
 1855 0166 0020     		movs	r0, #0
 1856              	.LVL140:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1857              		.loc 1 956 21 view .LVU417
 1858 0168 7047     		bx	lr
 1859              	.LVL141:
 1860              	.L141:
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 1861              		.loc 1 1036 7 is_stmt 1 view .LVU418
 1862 016a 1F4B     		ldr	r3, .L162
 1863 016c 5A6A     		ldr	r2, [r3, #36]
 1864 016e 22F02002 		bic	r2, r2, #32
 1865 0172 5A62     		str	r2, [r3, #36]
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 1866              		.loc 1 1037 7 view .LVU419
 1867 0174 1A6A     		ldr	r2, [r3, #32]
 1868 0176 22F02002 		bic	r2, r2, #32
 1869 017a 1A62     		str	r2, [r3, #32]
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 1870              		.loc 1 1038 7 view .LVU420
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 54


 1871 017c DA6A     		ldr	r2, [r3, #44]
 1872 017e 22F02002 		bic	r2, r2, #32
 1873 0182 DA62     		str	r2, [r3, #44]
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1874              		.loc 1 1039 7 view .LVU421
 1875 0184 9A6A     		ldr	r2, [r3, #40]
 1876 0186 22F02002 		bic	r2, r2, #32
 1877 018a 9A62     		str	r2, [r3, #40]
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1878              		.loc 1 1042 7 view .LVU422
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1879              		.loc 1 1042 21 is_stmt 0 view .LVU423
 1880 018c 4368     		ldr	r3, [r0, #4]
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1881              		.loc 1 1042 9 view .LVU424
 1882 018e 13F4803F 		tst	r3, #65536
 1883 0192 04D0     		beq	.L149
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1884              		.loc 1 1044 9 is_stmt 1 view .LVU425
 1885 0194 144A     		ldr	r2, .L162
 1886 0196 136A     		ldr	r3, [r2, #32]
 1887 0198 43F02003 		orr	r3, r3, #32
 1888 019c 1362     		str	r3, [r2, #32]
 1889              	.L149:
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1890              		.loc 1 1048 7 view .LVU426
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1891              		.loc 1 1048 21 is_stmt 0 view .LVU427
 1892 019e 4368     		ldr	r3, [r0, #4]
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1893              		.loc 1 1048 9 view .LVU428
 1894 01a0 13F4003F 		tst	r3, #131072
 1895 01a4 04D0     		beq	.L150
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1896              		.loc 1 1050 9 is_stmt 1 view .LVU429
 1897 01a6 104A     		ldr	r2, .L162
 1898 01a8 536A     		ldr	r3, [r2, #36]
 1899 01aa 43F02003 		orr	r3, r3, #32
 1900 01ae 5362     		str	r3, [r2, #36]
 1901              	.L150:
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1902              		.loc 1 1054 7 view .LVU430
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1903              		.loc 1 1054 21 is_stmt 0 view .LVU431
 1904 01b0 4368     		ldr	r3, [r0, #4]
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1905              		.loc 1 1054 9 view .LVU432
 1906 01b2 13F0010F 		tst	r3, #1
 1907 01b6 04D0     		beq	.L151
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1908              		.loc 1 1056 9 is_stmt 1 view .LVU433
 1909 01b8 0B4A     		ldr	r2, .L162
 1910 01ba 936A     		ldr	r3, [r2, #40]
 1911 01bc 43F02003 		orr	r3, r3, #32
 1912 01c0 9362     		str	r3, [r2, #40]
 1913              	.L151:
1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 55


 1914              		.loc 1 1059 7 view .LVU434
1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1915              		.loc 1 1059 21 is_stmt 0 view .LVU435
 1916 01c2 4368     		ldr	r3, [r0, #4]
1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 1917              		.loc 1 1059 9 view .LVU436
 1918 01c4 13F0020F 		tst	r3, #2
 1919 01c8 0AD0     		beq	.L157
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 1920              		.loc 1 1061 9 is_stmt 1 view .LVU437
 1921 01ca 074A     		ldr	r2, .L162
 1922 01cc D36A     		ldr	r3, [r2, #44]
 1923 01ce 43F02003 		orr	r3, r3, #32
 1924 01d2 D362     		str	r3, [r2, #44]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1925              		.loc 1 956 21 is_stmt 0 view .LVU438
 1926 01d4 0020     		movs	r0, #0
 1927              	.LVL142:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1928              		.loc 1 956 21 view .LVU439
 1929 01d6 7047     		bx	lr
 1930              	.LVL143:
 1931              	.L155:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1932              		.loc 1 956 21 view .LVU440
 1933 01d8 0020     		movs	r0, #0
 1934              	.LVL144:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1935              		.loc 1 956 21 view .LVU441
 1936 01da 7047     		bx	lr
 1937              	.LVL145:
 1938              	.L156:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1939              		.loc 1 956 21 view .LVU442
 1940 01dc 0020     		movs	r0, #0
 1941              	.LVL146:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1942              		.loc 1 956 21 view .LVU443
 1943 01de 7047     		bx	lr
 1944              	.LVL147:
 1945              	.L157:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1946              		.loc 1 956 21 view .LVU444
 1947 01e0 0020     		movs	r0, #0
 1948              	.LVL148:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1949              		.loc 1 956 21 view .LVU445
 1950 01e2 7047     		bx	lr
 1951              	.LVL149:
 1952              	.L158:
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1953              		.loc 1 956 21 view .LVU446
 1954 01e4 0020     		movs	r0, #0
 1955              	.LVL150:
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 56


1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1956              		.loc 1 1101 3 is_stmt 1 view .LVU447
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1957              		.loc 1 1102 1 is_stmt 0 view .LVU448
 1958 01e6 7047     		bx	lr
 1959              	.L163:
 1960              		.align	2
 1961              	.L162:
 1962 01e8 00040140 		.word	1073808384
 1963              		.cfi_endproc
 1964              	.LFE149:
 1966              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 1967              		.align	1
 1968              		.global	HAL_PWREx_EnableLowPowerRunMode
 1969              		.syntax unified
 1970              		.thumb
 1971              		.thumb_func
 1972              		.fpu fpv4-sp-d16
 1974              	HAL_PWREx_EnableLowPowerRunMode:
 1975              	.LFB150:
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1976              		.loc 1 1117 1 is_stmt 1 view -0
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 0
 1979              		@ frame_needed = 0, uses_anonymous_args = 0
 1980              		@ link register save eliminated.
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 1981              		.loc 1 1119 3 view .LVU450
 1982 0000 024A     		ldr	r2, .L165
 1983 0002 1368     		ldr	r3, [r2]
 1984 0004 43F48043 		orr	r3, r3, #16384
 1985 0008 1360     		str	r3, [r2]
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1986              		.loc 1 1120 1 is_stmt 0 view .LVU451
 1987 000a 7047     		bx	lr
 1988              	.L166:
 1989              		.align	2
 1990              	.L165:
 1991 000c 00700040 		.word	1073770496
 1992              		.cfi_endproc
 1993              	.LFE150:
 1995              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 57


 1996              		.align	1
 1997              		.global	HAL_PWREx_DisableLowPowerRunMode
 1998              		.syntax unified
 1999              		.thumb
 2000              		.thumb_func
 2001              		.fpu fpv4-sp-d16
 2003              	HAL_PWREx_DisableLowPowerRunMode:
 2004              	.LFB151:
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2005              		.loc 1 1132 1 is_stmt 1 view -0
 2006              		.cfi_startproc
 2007              		@ args = 0, pretend = 0, frame = 0
 2008              		@ frame_needed = 0, uses_anonymous_args = 0
 2009              		@ link register save eliminated.
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 2010              		.loc 1 1133 3 view .LVU453
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2011              		.loc 1 1136 3 view .LVU454
 2012 0000 0F4A     		ldr	r2, .L173
 2013 0002 1368     		ldr	r3, [r2]
 2014 0004 23F48043 		bic	r3, r3, #16384
 2015 0008 1360     		str	r3, [r2]
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2016              		.loc 1 1139 3 view .LVU455
 2017              		.loc 1 1139 49 is_stmt 0 view .LVU456
 2018 000a 0E4B     		ldr	r3, .L173+4
 2019 000c 1A68     		ldr	r2, [r3]
 2020 000e 3223     		movs	r3, #50
 2021 0010 03FB02F3 		mul	r3, r3, r2
 2022              		.loc 1 1139 68 view .LVU457
 2023 0014 0C4A     		ldr	r2, .L173+8
 2024 0016 A2FB0323 		umull	r2, r3, r2, r3
 2025 001a 9B0C     		lsrs	r3, r3, #18
 2026              		.loc 1 1139 19 view .LVU458
 2027 001c 0133     		adds	r3, r3, #1
 2028              	.LVL151:
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2029              		.loc 1 1140 3 is_stmt 1 view .LVU459
 2030              	.L168:
 2031              		.loc 1 1140 11 is_stmt 0 view .LVU460
 2032 001e 084A     		ldr	r2, .L173
 2033 0020 5269     		ldr	r2, [r2, #20]
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 58


 2034              		.loc 1 1140 9 view .LVU461
 2035 0022 12F4007F 		tst	r2, #512
 2036 0026 02D0     		beq	.L169
 2037              		.loc 1 1140 53 discriminator 1 view .LVU462
 2038 0028 0BB1     		cbz	r3, .L169
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2039              		.loc 1 1142 5 is_stmt 1 view .LVU463
 2040              		.loc 1 1142 20 is_stmt 0 view .LVU464
 2041 002a 013B     		subs	r3, r3, #1
 2042              	.LVL152:
 2043              		.loc 1 1142 20 view .LVU465
 2044 002c F7E7     		b	.L168
 2045              	.L169:
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2046              		.loc 1 1144 3 is_stmt 1 view .LVU466
 2047              		.loc 1 1144 7 is_stmt 0 view .LVU467
 2048 002e 044B     		ldr	r3, .L173
 2049              	.LVL153:
 2050              		.loc 1 1144 7 view .LVU468
 2051 0030 5B69     		ldr	r3, [r3, #20]
 2052              		.loc 1 1144 6 view .LVU469
 2053 0032 13F4007F 		tst	r3, #512
 2054 0036 01D1     		bne	.L172
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2055              		.loc 1 1149 10 view .LVU470
 2056 0038 0020     		movs	r0, #0
 2057 003a 7047     		bx	lr
 2058              	.L172:
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2059              		.loc 1 1146 12 view .LVU471
 2060 003c 0320     		movs	r0, #3
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2061              		.loc 1 1150 1 view .LVU472
 2062 003e 7047     		bx	lr
 2063              	.L174:
 2064              		.align	2
 2065              	.L173:
 2066 0040 00700040 		.word	1073770496
 2067 0044 00000000 		.word	SystemCoreClock
 2068 0048 83DE1B43 		.word	1125899907
 2069              		.cfi_endproc
 2070              	.LFE151:
 2072              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2073              		.align	1
 2074              		.global	HAL_PWREx_EnterSTOP0Mode
 2075              		.syntax unified
 2076              		.thumb
 2077              		.thumb_func
 2078              		.fpu fpv4-sp-d16
 2080              	HAL_PWREx_EnterSTOP0Mode:
 2081              	.LVL154:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 59


 2082              	.LFB152:
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2083              		.loc 1 1176 1 is_stmt 1 view -0
 2084              		.cfi_startproc
 2085              		@ args = 0, pretend = 0, frame = 0
 2086              		@ frame_needed = 0, uses_anonymous_args = 0
 2087              		@ link register save eliminated.
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2088              		.loc 1 1178 3 view .LVU474
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2089              		.loc 1 1181 3 view .LVU475
 2090 0000 0B4A     		ldr	r2, .L179
 2091 0002 1368     		ldr	r3, [r2]
 2092 0004 23F00703 		bic	r3, r3, #7
 2093 0008 1360     		str	r3, [r2]
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2094              		.loc 1 1184 3 view .LVU476
 2095 000a 0A4A     		ldr	r2, .L179+4
 2096 000c 1369     		ldr	r3, [r2, #16]
 2097 000e 43F00403 		orr	r3, r3, #4
 2098 0012 1361     		str	r3, [r2, #16]
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2099              		.loc 1 1187 3 view .LVU477
 2100              		.loc 1 1187 5 is_stmt 0 view .LVU478
 2101 0014 0128     		cmp	r0, #1
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 60


 2102 0016 08D0     		beq	.L178
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2103              		.loc 1 1195 5 is_stmt 1 view .LVU479
 2104              	.LBB28:
 2105              	.LBI28:
 2106              		.file 2 "../../core/ST/CMSIS/Include/cmsis_gcc.h"
   1:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
   9:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../core/ST/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../core/ST/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../core/ST/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  34:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  35:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  38:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 61


  45:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  46:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  47:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  53:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  60:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  62:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  63:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  64:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  71:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  73:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  74:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  75:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  82:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  84:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  87:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  88:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  89:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  96:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  98:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  99:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 100:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 62


 102:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 107:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 109:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 112:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 113:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 114:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 121:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 123:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 126:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 127:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 128:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 132:../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 136:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 138:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 141:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 142:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 143:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 150:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 152:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 155:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 156:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 157:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 63


 159:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 164:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 166:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 167:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 168:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 175:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 177:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 180:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 181:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 182:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 186:../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 190:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 192:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 193:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 194:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 201:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 203:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 206:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 207:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 208:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 215:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 64


 216:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 217:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 218:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 219:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 221:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 228:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 230:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 231:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 232:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 239:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 241:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 242:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 243:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 250:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 252:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 255:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 256:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 257:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 264:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 266:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 267:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 268:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../core/ST/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 65


 273:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 276:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 278:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 279:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 280:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 287:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 289:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 292:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 293:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 294:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 301:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 303:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 304:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 306:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 307:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 309:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 316:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 319:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../core/ST/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 328:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 329:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 66


 330:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 337:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 344:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 345:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 347:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 348:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 349:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 351:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 352:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../core/ST/CMSIS/Include/cmsis_gcc.h **** */
 357:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 358:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 369:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 375:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 377:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 378:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 379:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 385:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 67


 387:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 388:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 389:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../core/ST/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 398:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 399:../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 400:../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 2107              		.loc 2 404 53 view .LVU480
 2108              	.LBB29:
 405:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 406:../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 2109              		.loc 2 406 3 view .LVU481
 2110              		.syntax unified
 2111              	@ 406 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2112 0018 40BF     		sev
 2113              	@ 0 "" 2
 2114              		.thumb
 2115              		.syntax unified
 2116              	.LBE29:
 2117              	.LBE28:
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2118              		.loc 1 1196 5 view .LVU482
 2119              	.LBB30:
 2120              	.LBI30:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2121              		.loc 2 394 53 view .LVU483
 2122              	.LBB31:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2123              		.loc 2 396 3 view .LVU484
 2124              		.syntax unified
 2125              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2126 001a 20BF     		wfe
 2127              	@ 0 "" 2
 2128              		.thumb
 2129              		.syntax unified
 2130              	.LBE31:
 2131              	.LBE30:
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2132              		.loc 1 1197 5 view .LVU485
 2133              	.LBB32:
 2134              	.LBI32:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2135              		.loc 2 394 53 view .LVU486
 2136              	.LBB33:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2137              		.loc 2 396 3 view .LVU487
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 68


 2138              		.syntax unified
 2139              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2140 001c 20BF     		wfe
 2141              	@ 0 "" 2
 2142              		.thumb
 2143              		.syntax unified
 2144              	.L177:
 2145              	.LBE33:
 2146              	.LBE32:
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2147              		.loc 1 1201 3 view .LVU488
 2148 001e 054A     		ldr	r2, .L179+4
 2149 0020 1369     		ldr	r3, [r2, #16]
 2150 0022 23F00403 		bic	r3, r3, #4
 2151 0026 1361     		str	r3, [r2, #16]
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2152              		.loc 1 1202 1 is_stmt 0 view .LVU489
 2153 0028 7047     		bx	lr
 2154              	.L178:
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2155              		.loc 1 1190 5 is_stmt 1 view .LVU490
 2156              	.LBB34:
 2157              	.LBI34:
 383:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2158              		.loc 2 383 53 view .LVU491
 2159              	.LBB35:
 385:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2160              		.loc 2 385 3 view .LVU492
 2161              		.syntax unified
 2162              	@ 385 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2163 002a 30BF     		wfi
 2164              	@ 0 "" 2
 2165              		.thumb
 2166              		.syntax unified
 2167 002c F7E7     		b	.L177
 2168              	.L180:
 2169 002e 00BF     		.align	2
 2170              	.L179:
 2171 0030 00700040 		.word	1073770496
 2172 0034 00ED00E0 		.word	-536810240
 2173              	.LBE35:
 2174              	.LBE34:
 2175              		.cfi_endproc
 2176              	.LFE152:
 2178              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2179              		.align	1
 2180              		.global	HAL_PWREx_EnterSTOP1Mode
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2184              		.fpu fpv4-sp-d16
 2186              	HAL_PWREx_EnterSTOP1Mode:
 2187              	.LVL155:
 2188              	.LFB153:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 69


1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2189              		.loc 1 1227 1 view -0
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 0
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 2193              		@ link register save eliminated.
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2194              		.loc 1 1229 3 view .LVU494
1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2195              		.loc 1 1232 3 view .LVU495
 2196 0000 0C4A     		ldr	r2, .L185
 2197 0002 1368     		ldr	r3, [r2]
 2198 0004 23F00703 		bic	r3, r3, #7
 2199 0008 43F00103 		orr	r3, r3, #1
 2200 000c 1360     		str	r3, [r2]
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2201              		.loc 1 1235 3 view .LVU496
 2202 000e 0A4A     		ldr	r2, .L185+4
 2203 0010 1369     		ldr	r3, [r2, #16]
 2204 0012 43F00403 		orr	r3, r3, #4
 2205 0016 1361     		str	r3, [r2, #16]
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2206              		.loc 1 1238 3 view .LVU497
 2207              		.loc 1 1238 5 is_stmt 0 view .LVU498
 2208 0018 0128     		cmp	r0, #1
 2209 001a 08D0     		beq	.L184
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 70


1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2210              		.loc 1 1246 5 is_stmt 1 view .LVU499
 2211              	.LBB36:
 2212              	.LBI36:
 404:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2213              		.loc 2 404 53 view .LVU500
 2214              	.LBB37:
 2215              		.loc 2 406 3 view .LVU501
 2216              		.syntax unified
 2217              	@ 406 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2218 001c 40BF     		sev
 2219              	@ 0 "" 2
 2220              		.thumb
 2221              		.syntax unified
 2222              	.LBE37:
 2223              	.LBE36:
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2224              		.loc 1 1247 5 view .LVU502
 2225              	.LBB38:
 2226              	.LBI38:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2227              		.loc 2 394 53 view .LVU503
 2228              	.LBB39:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2229              		.loc 2 396 3 view .LVU504
 2230              		.syntax unified
 2231              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2232 001e 20BF     		wfe
 2233              	@ 0 "" 2
 2234              		.thumb
 2235              		.syntax unified
 2236              	.LBE39:
 2237              	.LBE38:
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2238              		.loc 1 1248 5 view .LVU505
 2239              	.LBB40:
 2240              	.LBI40:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2241              		.loc 2 394 53 view .LVU506
 2242              	.LBB41:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2243              		.loc 2 396 3 view .LVU507
 2244              		.syntax unified
 2245              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2246 0020 20BF     		wfe
 2247              	@ 0 "" 2
 2248              		.thumb
 2249              		.syntax unified
 2250              	.L183:
 2251              	.LBE41:
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 71


 2252              	.LBE40:
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2253              		.loc 1 1252 3 view .LVU508
 2254 0022 054A     		ldr	r2, .L185+4
 2255 0024 1369     		ldr	r3, [r2, #16]
 2256 0026 23F00403 		bic	r3, r3, #4
 2257 002a 1361     		str	r3, [r2, #16]
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2258              		.loc 1 1253 1 is_stmt 0 view .LVU509
 2259 002c 7047     		bx	lr
 2260              	.L184:
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2261              		.loc 1 1241 5 is_stmt 1 view .LVU510
 2262              	.LBB42:
 2263              	.LBI42:
 383:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2264              		.loc 2 383 53 view .LVU511
 2265              	.LBB43:
 385:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2266              		.loc 2 385 3 view .LVU512
 2267              		.syntax unified
 2268              	@ 385 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2269 002e 30BF     		wfi
 2270              	@ 0 "" 2
 2271              		.thumb
 2272              		.syntax unified
 2273 0030 F7E7     		b	.L183
 2274              	.L186:
 2275 0032 00BF     		.align	2
 2276              	.L185:
 2277 0034 00700040 		.word	1073770496
 2278 0038 00ED00E0 		.word	-536810240
 2279              	.LBE43:
 2280              	.LBE42:
 2281              		.cfi_endproc
 2282              	.LFE153:
 2284              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2285              		.align	1
 2286              		.global	HAL_PWREx_EnterSTOP2Mode
 2287              		.syntax unified
 2288              		.thumb
 2289              		.thumb_func
 2290              		.fpu fpv4-sp-d16
 2292              	HAL_PWREx_EnterSTOP2Mode:
 2293              	.LVL156:
 2294              	.LFB154:
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 72


1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2295              		.loc 1 1279 1 view -0
 2296              		.cfi_startproc
 2297              		@ args = 0, pretend = 0, frame = 0
 2298              		@ frame_needed = 0, uses_anonymous_args = 0
 2299              		@ link register save eliminated.
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2300              		.loc 1 1281 3 view .LVU514
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2301              		.loc 1 1284 3 view .LVU515
 2302 0000 0C4A     		ldr	r2, .L191
 2303 0002 1368     		ldr	r3, [r2]
 2304 0004 23F00703 		bic	r3, r3, #7
 2305 0008 43F00203 		orr	r3, r3, #2
 2306 000c 1360     		str	r3, [r2]
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2307              		.loc 1 1287 3 view .LVU516
 2308 000e 0A4A     		ldr	r2, .L191+4
 2309 0010 1369     		ldr	r3, [r2, #16]
 2310 0012 43F00403 		orr	r3, r3, #4
 2311 0016 1361     		str	r3, [r2, #16]
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2312              		.loc 1 1290 3 view .LVU517
 2313              		.loc 1 1290 5 is_stmt 0 view .LVU518
 2314 0018 0128     		cmp	r0, #1
 2315 001a 08D0     		beq	.L190
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 73


1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2316              		.loc 1 1298 5 is_stmt 1 view .LVU519
 2317              	.LBB44:
 2318              	.LBI44:
 404:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2319              		.loc 2 404 53 view .LVU520
 2320              	.LBB45:
 2321              		.loc 2 406 3 view .LVU521
 2322              		.syntax unified
 2323              	@ 406 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2324 001c 40BF     		sev
 2325              	@ 0 "" 2
 2326              		.thumb
 2327              		.syntax unified
 2328              	.LBE45:
 2329              	.LBE44:
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2330              		.loc 1 1299 5 view .LVU522
 2331              	.LBB46:
 2332              	.LBI46:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2333              		.loc 2 394 53 view .LVU523
 2334              	.LBB47:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2335              		.loc 2 396 3 view .LVU524
 2336              		.syntax unified
 2337              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2338 001e 20BF     		wfe
 2339              	@ 0 "" 2
 2340              		.thumb
 2341              		.syntax unified
 2342              	.LBE47:
 2343              	.LBE46:
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2344              		.loc 1 1300 5 view .LVU525
 2345              	.LBB48:
 2346              	.LBI48:
 394:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2347              		.loc 2 394 53 view .LVU526
 2348              	.LBB49:
 396:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2349              		.loc 2 396 3 view .LVU527
 2350              		.syntax unified
 2351              	@ 396 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2352 0020 20BF     		wfe
 2353              	@ 0 "" 2
 2354              		.thumb
 2355              		.syntax unified
 2356              	.L189:
 2357              	.LBE49:
 2358              	.LBE48:
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2359              		.loc 1 1304 3 view .LVU528
 2360 0022 054A     		ldr	r2, .L191+4
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 74


 2361 0024 1369     		ldr	r3, [r2, #16]
 2362 0026 23F00403 		bic	r3, r3, #4
 2363 002a 1361     		str	r3, [r2, #16]
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2364              		.loc 1 1305 1 is_stmt 0 view .LVU529
 2365 002c 7047     		bx	lr
 2366              	.L190:
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2367              		.loc 1 1293 5 is_stmt 1 view .LVU530
 2368              	.LBB50:
 2369              	.LBI50:
 383:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2370              		.loc 2 383 53 view .LVU531
 2371              	.LBB51:
 385:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2372              		.loc 2 385 3 view .LVU532
 2373              		.syntax unified
 2374              	@ 385 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2375 002e 30BF     		wfi
 2376              	@ 0 "" 2
 2377              		.thumb
 2378              		.syntax unified
 2379 0030 F7E7     		b	.L189
 2380              	.L192:
 2381 0032 00BF     		.align	2
 2382              	.L191:
 2383 0034 00700040 		.word	1073770496
 2384 0038 00ED00E0 		.word	-536810240
 2385              	.LBE51:
 2386              	.LBE50:
 2387              		.cfi_endproc
 2388              	.LFE154:
 2390              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2391              		.align	1
 2392              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2393              		.syntax unified
 2394              		.thumb
 2395              		.thumb_func
 2396              		.fpu fpv4-sp-d16
 2398              	HAL_PWREx_EnterSHUTDOWNMode:
 2399              	.LFB155:
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 75


 2400              		.loc 1 1321 1 view -0
 2401              		.cfi_startproc
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 0, uses_anonymous_args = 0
 2404              		@ link register save eliminated.
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2405              		.loc 1 1324 3 view .LVU534
 2406 0000 064A     		ldr	r2, .L194
 2407 0002 1368     		ldr	r3, [r2]
 2408 0004 23F00703 		bic	r3, r3, #7
 2409 0008 43F00403 		orr	r3, r3, #4
 2410 000c 1360     		str	r3, [r2]
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2411              		.loc 1 1327 3 view .LVU535
 2412 000e 044A     		ldr	r2, .L194+4
 2413 0010 1369     		ldr	r3, [r2, #16]
 2414 0012 43F00403 		orr	r3, r3, #4
 2415 0016 1361     		str	r3, [r2, #16]
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2416              		.loc 1 1334 3 view .LVU536
 2417              	.LBB52:
 2418              	.LBI52:
 383:../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2419              		.loc 2 383 53 view .LVU537
 2420              	.LBB53:
 385:../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2421              		.loc 2 385 3 view .LVU538
 2422              		.syntax unified
 2423              	@ 385 "../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2424 0018 30BF     		wfi
 2425              	@ 0 "" 2
 2426              		.thumb
 2427              		.syntax unified
 2428              	.LBE53:
 2429              	.LBE52:
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2430              		.loc 1 1335 1 is_stmt 0 view .LVU539
 2431 001a 7047     		bx	lr
 2432              	.L195:
 2433              		.align	2
 2434              	.L194:
 2435 001c 00700040 		.word	1073770496
 2436 0020 00ED00E0 		.word	-536810240
 2437              		.cfi_endproc
 2438              	.LFE155:
 2440              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 2441              		.align	1
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 76


 2442              		.weak	HAL_PWREx_PVM1Callback
 2443              		.syntax unified
 2444              		.thumb
 2445              		.thumb_func
 2446              		.fpu fpv4-sp-d16
 2448              	HAL_PWREx_PVM1Callback:
 2449              	.LFB157:
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 77


1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2450              		.loc 1 1402 1 is_stmt 1 view -0
 2451              		.cfi_startproc
 2452              		@ args = 0, pretend = 0, frame = 0
 2453              		@ frame_needed = 0, uses_anonymous_args = 0
 2454              		@ link register save eliminated.
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2455              		.loc 1 1406 1 view .LVU541
 2456 0000 7047     		bx	lr
 2457              		.cfi_endproc
 2458              	.LFE157:
 2460              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 2461              		.align	1
 2462              		.weak	HAL_PWREx_PVM2Callback
 2463              		.syntax unified
 2464              		.thumb
 2465              		.thumb_func
 2466              		.fpu fpv4-sp-d16
 2468              	HAL_PWREx_PVM2Callback:
 2469              	.LFB158:
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2470              		.loc 1 1415 1 view -0
 2471              		.cfi_startproc
 2472              		@ args = 0, pretend = 0, frame = 0
 2473              		@ frame_needed = 0, uses_anonymous_args = 0
 2474              		@ link register save eliminated.
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 78


 2475              		.loc 1 1419 1 view .LVU543
 2476 0000 7047     		bx	lr
 2477              		.cfi_endproc
 2478              	.LFE158:
 2480              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 2481              		.align	1
 2482              		.weak	HAL_PWREx_PVM3Callback
 2483              		.syntax unified
 2484              		.thumb
 2485              		.thumb_func
 2486              		.fpu fpv4-sp-d16
 2488              	HAL_PWREx_PVM3Callback:
 2489              	.LFB159:
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2490              		.loc 1 1427 1 view -0
 2491              		.cfi_startproc
 2492              		@ args = 0, pretend = 0, frame = 0
 2493              		@ frame_needed = 0, uses_anonymous_args = 0
 2494              		@ link register save eliminated.
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2495              		.loc 1 1431 1 view .LVU545
 2496 0000 7047     		bx	lr
 2497              		.cfi_endproc
 2498              	.LFE159:
 2500              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 2501              		.align	1
 2502              		.weak	HAL_PWREx_PVM4Callback
 2503              		.syntax unified
 2504              		.thumb
 2505              		.thumb_func
 2506              		.fpu fpv4-sp-d16
 2508              	HAL_PWREx_PVM4Callback:
 2509              	.LFB160:
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2510              		.loc 1 1438 1 view -0
 2511              		.cfi_startproc
 2512              		@ args = 0, pretend = 0, frame = 0
 2513              		@ frame_needed = 0, uses_anonymous_args = 0
 2514              		@ link register save eliminated.
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 79


1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2515              		.loc 1 1442 1 view .LVU547
 2516 0000 7047     		bx	lr
 2517              		.cfi_endproc
 2518              	.LFE160:
 2520              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2521              		.align	1
 2522              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2523              		.syntax unified
 2524              		.thumb
 2525              		.thumb_func
 2526              		.fpu fpv4-sp-d16
 2528              	HAL_PWREx_PVD_PVM_IRQHandler:
 2529              	.LFB156:
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
 2530              		.loc 1 1346 1 view -0
 2531              		.cfi_startproc
 2532              		@ args = 0, pretend = 0, frame = 0
 2533              		@ frame_needed = 0, uses_anonymous_args = 0
 2534 0000 08B5     		push	{r3, lr}
 2535              	.LCFI0:
 2536              		.cfi_def_cfa_offset 8
 2537              		.cfi_offset 3, -8
 2538              		.cfi_offset 14, -4
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2539              		.loc 1 1348 3 view .LVU549
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2540              		.loc 1 1348 6 is_stmt 0 view .LVU550
 2541 0002 1C4B     		ldr	r3, .L212
 2542 0004 5B69     		ldr	r3, [r3, #20]
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2543              		.loc 1 1348 5 view .LVU551
 2544 0006 13F4803F 		tst	r3, #65536
 2545 000a 14D1     		bne	.L207
 2546              	.L201:
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2547              		.loc 1 1358 3 is_stmt 1 view .LVU552
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2548              		.loc 1 1358 6 is_stmt 0 view .LVU553
 2549 000c 194B     		ldr	r3, .L212
 2550 000e 5B6B     		ldr	r3, [r3, #52]
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2551              		.loc 1 1358 5 view .LVU554
 2552 0010 13F0080F 		tst	r3, #8
 2553 0014 16D1     		bne	.L208
 2554              	.L202:
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2555              		.loc 1 1368 3 is_stmt 1 view .LVU555
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2556              		.loc 1 1368 6 is_stmt 0 view .LVU556
 2557 0016 174B     		ldr	r3, .L212
 2558 0018 5B6B     		ldr	r3, [r3, #52]
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2559              		.loc 1 1368 5 view .LVU557
 2560 001a 13F0100F 		tst	r3, #16
 2561 001e 17D1     		bne	.L209
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 80


 2562              	.L203:
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2563              		.loc 1 1377 3 is_stmt 1 view .LVU558
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2564              		.loc 1 1377 6 is_stmt 0 view .LVU559
 2565 0020 144B     		ldr	r3, .L212
 2566 0022 5B6B     		ldr	r3, [r3, #52]
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2567              		.loc 1 1377 5 view .LVU560
 2568 0024 13F0200F 		tst	r3, #32
 2569 0028 18D1     		bne	.L210
 2570              	.L204:
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2571              		.loc 1 1385 3 is_stmt 1 view .LVU561
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2572              		.loc 1 1385 6 is_stmt 0 view .LVU562
 2573 002a 124B     		ldr	r3, .L212
 2574 002c 5B6B     		ldr	r3, [r3, #52]
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2575              		.loc 1 1385 5 view .LVU563
 2576 002e 13F0400F 		tst	r3, #64
 2577 0032 19D1     		bne	.L211
 2578              	.L200:
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2579              		.loc 1 1393 1 view .LVU564
 2580 0034 08BD     		pop	{r3, pc}
 2581              	.L207:
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2582              		.loc 1 1351 5 is_stmt 1 view .LVU565
 2583 0036 FFF7FEFF 		bl	HAL_PWR_PVDCallback
 2584              	.LVL157:
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2585              		.loc 1 1354 5 view .LVU566
 2586 003a 0E4B     		ldr	r3, .L212
 2587 003c 4FF48032 		mov	r2, #65536
 2588 0040 5A61     		str	r2, [r3, #20]
 2589 0042 E3E7     		b	.L201
 2590              	.L208:
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2591              		.loc 1 1361 5 view .LVU567
 2592 0044 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
 2593              	.LVL158:
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2594              		.loc 1 1364 5 view .LVU568
 2595 0048 0A4B     		ldr	r3, .L212
 2596 004a 0822     		movs	r2, #8
 2597 004c 5A63     		str	r2, [r3, #52]
 2598 004e E2E7     		b	.L202
 2599              	.L209:
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2600              		.loc 1 1371 5 view .LVU569
 2601 0050 FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
 2602              	.LVL159:
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2603              		.loc 1 1374 5 view .LVU570
 2604 0054 074B     		ldr	r3, .L212
 2605 0056 1022     		movs	r2, #16
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 81


 2606 0058 5A63     		str	r2, [r3, #52]
 2607 005a E1E7     		b	.L203
 2608              	.L210:
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2609              		.loc 1 1380 5 view .LVU571
 2610 005c FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
 2611              	.LVL160:
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2612              		.loc 1 1383 5 view .LVU572
 2613 0060 044B     		ldr	r3, .L212
 2614 0062 2022     		movs	r2, #32
 2615 0064 5A63     		str	r2, [r3, #52]
 2616 0066 E0E7     		b	.L204
 2617              	.L211:
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2618              		.loc 1 1388 5 view .LVU573
 2619 0068 FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
 2620              	.LVL161:
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2621              		.loc 1 1391 5 view .LVU574
 2622 006c 014B     		ldr	r3, .L212
 2623 006e 4022     		movs	r2, #64
 2624 0070 5A63     		str	r2, [r3, #52]
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2625              		.loc 1 1393 1 is_stmt 0 view .LVU575
 2626 0072 DFE7     		b	.L200
 2627              	.L213:
 2628              		.align	2
 2629              	.L212:
 2630 0074 00040140 		.word	1073808384
 2631              		.cfi_endproc
 2632              	.LFE156:
 2634              		.text
 2635              	.Letext0:
 2636              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 2637              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 2638              		.file 5 "../../core/ST/CMSIS/Include/core_cm4.h"
 2639              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2640              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 2641              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2642              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2643              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2644              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 82


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_pwr_ex.c
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:18     .text.HAL_PWREx_GetVoltageRange:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:26     .text.HAL_PWREx_GetVoltageRange:00000000 HAL_PWREx_GetVoltageRange
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:44     .text.HAL_PWREx_GetVoltageRange:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:49     .text.HAL_PWREx_ControlVoltageScaling:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:56     .text.HAL_PWREx_ControlVoltageScaling:00000000 HAL_PWREx_ControlVoltageScaling
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:173    .text.HAL_PWREx_ControlVoltageScaling:00000080 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:180    .text.HAL_PWREx_EnableBatteryCharging:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:187    .text.HAL_PWREx_EnableBatteryCharging:00000000 HAL_PWREx_EnableBatteryCharging
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:213    .text.HAL_PWREx_EnableBatteryCharging:00000018 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:218    .text.HAL_PWREx_DisableBatteryCharging:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:225    .text.HAL_PWREx_DisableBatteryCharging:00000000 HAL_PWREx_DisableBatteryCharging
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:242    .text.HAL_PWREx_DisableBatteryCharging:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:247    .text.HAL_PWREx_EnableVddUSB:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:254    .text.HAL_PWREx_EnableVddUSB:00000000 HAL_PWREx_EnableVddUSB
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:271    .text.HAL_PWREx_EnableVddUSB:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:276    .text.HAL_PWREx_DisableVddUSB:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:283    .text.HAL_PWREx_DisableVddUSB:00000000 HAL_PWREx_DisableVddUSB
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:300    .text.HAL_PWREx_DisableVddUSB:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:305    .text.HAL_PWREx_EnableVddIO2:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:312    .text.HAL_PWREx_EnableVddIO2:00000000 HAL_PWREx_EnableVddIO2
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:329    .text.HAL_PWREx_EnableVddIO2:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:334    .text.HAL_PWREx_DisableVddIO2:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:341    .text.HAL_PWREx_DisableVddIO2:00000000 HAL_PWREx_DisableVddIO2
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:358    .text.HAL_PWREx_DisableVddIO2:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:363    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:370    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 HAL_PWREx_EnableInternalWakeUpLine
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:387    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:392    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:399    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 HAL_PWREx_DisableInternalWakeUpLine
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:416    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:421    .text.HAL_PWREx_EnableGPIOPullUp:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:428    .text.HAL_PWREx_EnableGPIOPullUp:00000000 HAL_PWREx_EnableGPIOPullUp
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:444    .text.HAL_PWREx_EnableGPIOPullUp:00000008 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:645    .text.HAL_PWREx_EnableGPIOPullUp:000000e4 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:650    .text.HAL_PWREx_DisableGPIOPullUp:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:657    .text.HAL_PWREx_DisableGPIOPullUp:00000000 HAL_PWREx_DisableGPIOPullUp
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:673    .text.HAL_PWREx_DisableGPIOPullUp:00000008 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:831    .text.HAL_PWREx_DisableGPIOPullUp:000000a0 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:836    .text.HAL_PWREx_EnableGPIOPullDown:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:843    .text.HAL_PWREx_EnableGPIOPullDown:00000000 HAL_PWREx_EnableGPIOPullDown
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:859    .text.HAL_PWREx_EnableGPIOPullDown:00000008 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1060   .text.HAL_PWREx_EnableGPIOPullDown:000000e4 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1065   .text.HAL_PWREx_DisableGPIOPullDown:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1072   .text.HAL_PWREx_DisableGPIOPullDown:00000000 HAL_PWREx_DisableGPIOPullDown
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1088   .text.HAL_PWREx_DisableGPIOPullDown:00000008 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1249   .text.HAL_PWREx_DisableGPIOPullDown:000000a8 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1254   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1261   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 HAL_PWREx_EnablePullUpPullDownConfig
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1278   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1283   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1290   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 HAL_PWREx_DisablePullUpPullDownConfig
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1307   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1312   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1319   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 HAL_PWREx_EnableSRAM2ContentRetention
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1336   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000c $d
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 83


C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1341   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1348   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 HAL_PWREx_DisableSRAM2ContentRetention
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1365   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1370   .text.HAL_PWREx_EnablePVM1:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1377   .text.HAL_PWREx_EnablePVM1:00000000 HAL_PWREx_EnablePVM1
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1394   .text.HAL_PWREx_EnablePVM1:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1399   .text.HAL_PWREx_DisablePVM1:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1406   .text.HAL_PWREx_DisablePVM1:00000000 HAL_PWREx_DisablePVM1
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1423   .text.HAL_PWREx_DisablePVM1:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1428   .text.HAL_PWREx_EnablePVM2:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1435   .text.HAL_PWREx_EnablePVM2:00000000 HAL_PWREx_EnablePVM2
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1452   .text.HAL_PWREx_EnablePVM2:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1457   .text.HAL_PWREx_DisablePVM2:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1464   .text.HAL_PWREx_DisablePVM2:00000000 HAL_PWREx_DisablePVM2
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1481   .text.HAL_PWREx_DisablePVM2:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1486   .text.HAL_PWREx_EnablePVM3:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1493   .text.HAL_PWREx_EnablePVM3:00000000 HAL_PWREx_EnablePVM3
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1510   .text.HAL_PWREx_EnablePVM3:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1515   .text.HAL_PWREx_DisablePVM3:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1522   .text.HAL_PWREx_DisablePVM3:00000000 HAL_PWREx_DisablePVM3
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1539   .text.HAL_PWREx_DisablePVM3:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1544   .text.HAL_PWREx_EnablePVM4:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1551   .text.HAL_PWREx_EnablePVM4:00000000 HAL_PWREx_EnablePVM4
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1568   .text.HAL_PWREx_EnablePVM4:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1573   .text.HAL_PWREx_DisablePVM4:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1580   .text.HAL_PWREx_DisablePVM4:00000000 HAL_PWREx_DisablePVM4
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1597   .text.HAL_PWREx_DisablePVM4:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1602   .text.HAL_PWREx_ConfigPVM:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1609   .text.HAL_PWREx_ConfigPVM:00000000 HAL_PWREx_ConfigPVM
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1962   .text.HAL_PWREx_ConfigPVM:000001e8 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1967   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1974   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 HAL_PWREx_EnableLowPowerRunMode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1991   .text.HAL_PWREx_EnableLowPowerRunMode:0000000c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1996   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2003   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 HAL_PWREx_DisableLowPowerRunMode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2066   .text.HAL_PWREx_DisableLowPowerRunMode:00000040 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2073   .text.HAL_PWREx_EnterSTOP0Mode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2080   .text.HAL_PWREx_EnterSTOP0Mode:00000000 HAL_PWREx_EnterSTOP0Mode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2171   .text.HAL_PWREx_EnterSTOP0Mode:00000030 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2179   .text.HAL_PWREx_EnterSTOP1Mode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2186   .text.HAL_PWREx_EnterSTOP1Mode:00000000 HAL_PWREx_EnterSTOP1Mode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2277   .text.HAL_PWREx_EnterSTOP1Mode:00000034 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2285   .text.HAL_PWREx_EnterSTOP2Mode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2292   .text.HAL_PWREx_EnterSTOP2Mode:00000000 HAL_PWREx_EnterSTOP2Mode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2383   .text.HAL_PWREx_EnterSTOP2Mode:00000034 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2391   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2398   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 HAL_PWREx_EnterSHUTDOWNMode
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2435   .text.HAL_PWREx_EnterSHUTDOWNMode:0000001c $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2441   .text.HAL_PWREx_PVM1Callback:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2448   .text.HAL_PWREx_PVM1Callback:00000000 HAL_PWREx_PVM1Callback
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2461   .text.HAL_PWREx_PVM2Callback:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2468   .text.HAL_PWREx_PVM2Callback:00000000 HAL_PWREx_PVM2Callback
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2481   .text.HAL_PWREx_PVM3Callback:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2488   .text.HAL_PWREx_PVM3Callback:00000000 HAL_PWREx_PVM3Callback
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2501   .text.HAL_PWREx_PVM4Callback:00000000 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2508   .text.HAL_PWREx_PVM4Callback:00000000 HAL_PWREx_PVM4Callback
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2521   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 $t
ARM GAS  C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s 			page 84


C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2528   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 HAL_PWREx_PVD_PVM_IRQHandler
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:2630   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000074 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:453    .text.HAL_PWREx_EnableGPIOPullUp:00000011 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:453    .text.HAL_PWREx_EnableGPIOPullUp:00000012 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:682    .text.HAL_PWREx_DisableGPIOPullUp:00000011 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:682    .text.HAL_PWREx_DisableGPIOPullUp:00000012 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:868    .text.HAL_PWREx_EnableGPIOPullDown:00000011 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:868    .text.HAL_PWREx_EnableGPIOPullDown:00000012 $t
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1097   .text.HAL_PWREx_DisableGPIOPullDown:00000011 $d
C:\Users\yvesk\AppData\Local\Temp\ccRH4s4J.s:1097   .text.HAL_PWREx_DisableGPIOPullDown:00000012 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
