library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity formDetails is
	port(
		clk,reset: in STD_LOGIC;
		HPixel, VPixel: in integer range 0 to 1280;
		lim_esq, lim_dir, lim_sup: in integer range 1 to 1280;
		form: out STD_LOGIC
	);
end formDetails; 

architecture arc of formDetails is 

signal 	form_h, form_v: std_logic;

begin

FormHGen : process (clk, reset)
begin
	if reset = '1' then
		form_h <= '0';
	elsif clk'event and clk = '1' then
		if (FORM_HSTART <= HPixel) and (HPixel <= FORM_HEND) then
			form_h <= '1';
		else 
			form_h <= '0';
		end if;
	end if;
end process formHGen;

formVGen : process (clk, reset)
begin
	if reset = '1' then
		form_v <= '0';
	elsif clk'event and clk = '1' then
		if (FORM_VSTART <= VPixel) and (VPixel <= FORM_VEND) then
			form_v <= '1';
		else
			form_v <= '0';
		end if;
	end if;
end process;

--Se esta na linha e coluna, deve aparecer
form <= form_h and form_v;

end arc;