2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:09:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:09:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:09:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:09:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:23:18 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:23:18 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:23:18 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:23:18 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:25:06 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:25:06 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:25:06 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:25:06 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:26:17 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:26:17 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:26:17 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:26:17 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:28:57 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:28:57 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:28:57 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:28:57 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:36:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:36:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:36:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:36:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:50:22 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:50:22 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:50:22 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:50:22 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:55:50 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:55:50 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:55:50 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:55:50 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:57:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:57:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:57:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:57:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T15:58:40 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T15:58:40 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T15:58:40 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T15:58:40 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T16:06:26 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T16:06:26 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T16:06:26 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T16:06:26 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T16:06:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T16:06:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T16:06:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T16:06:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T17:55:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T17:55:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T17:55:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T17:55:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T17:59:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T17:59:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T17:59:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T17:59:09 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T18:30:10 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T18:30:10 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T18:30:10 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T18:30:10 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-14T18:46:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-14T18:46:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-14T18:46:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-14T18:46:41 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-15T19:28:16 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-15T19:28:16 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-15T19:28:16 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-15T19:28:16 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-17T13:50:01 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-17T13:50:01 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-17T13:50:01 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-17T13:50:01 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-17T14:02:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-17T14:02:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-17T14:02:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-17T14:02:37 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-17T14:12:51 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-17T14:12:51 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-17T14:12:51 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-17T14:12:51 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-21T01:02:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-21T01:02:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-21T01:02:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-21T01:02:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-21T02:12:23 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-21T02:12:23 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-21T02:12:23 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-21T02:12:23 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-21T20:45:28 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-21T20:45:28 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-21T20:45:28 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-21T20:45:28 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-21T21:04:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-21T21:04:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-21T21:04:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-21T21:04:55 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-22T13:51:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-22T13:51:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-22T13:51:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-22T13:51:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-22T14:01:05 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-22T14:01:05 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-22T14:01:05 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-22T14:01:05 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-28T12:43:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-28T12:43:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-28T12:43:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-28T12:43:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-28T12:45:19 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-28T12:45:19 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-28T12:45:19 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-28T12:45:19 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-05-02T21:09:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-05-02T21:09:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-05-02T21:09:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-05-02T21:09:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-05-03T08:44:32 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-05-03T08:44:32 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-05-03T08:44:32 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-05-03T08:44:32 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-05-03T08:47:02 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-05-03T08:47:02 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-05-03T08:47:02 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-05-03T08:47:02 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-05-03T08:47:34 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-05-03T08:47:34 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-05-03T08:47:34 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-05-03T08:47:34 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-05-03T10:12:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-05-03T10:12:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-05-03T10:12:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-05-03T10:12:42 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
