// Seed: 2780919571
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1 = id_1.id_1#(
      .id_1(-1),
      .id_1((!1)),
      .id_1(-1),
      .id_1(1),
      .id_1(-1),
      .id_1(-1'b0)
  ) [1];
endmodule
module module_1 #(
    parameter id_1 = 32'd61
) (
    output logic id_0,
    input  wor   _id_1,
    output tri0  id_2 [-1 'd0 : id_1]
);
  always_latch id_0 <= id_1;
  module_0 modCall_1 ();
endmodule
