// Seed: 2770205880
module module_0 (
    input  supply1 id_0,
    output supply1 id_1
);
  reg id_3;
  always @(id_3 or id_3) id_3 <= id_0 - 1;
  module_2(
      id_0, id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1
    , id_6,
    input wor id_2,
    input wor id_3,
    output tri0 id_4
);
  always @(negedge 1'd0) begin
    id_1 <= (1);
  end
  module_0(
      id_2, id_4
  );
endmodule
module module_2 (
    input  wand id_0,
    output tri0 id_1
);
endmodule
