<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMF-Placer: doc/pages/_2_5_ExtractDeviceInformationfromVivado.md Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMF-Placer
   &#160;<span id="projectnumber">2.0</span>
   </div>
   <div id="projectbrief">An Open-Source Timing-driven Analytical Mixed-size FPGA Placer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('__2__5___extract_device_informationfrom_vivado_8md.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">doc/pages/_2_5_ExtractDeviceInformationfromVivado.md</div>  </div>
</div><!--header-->
<div class="contents">
<a href="__2__5___extract_device_informationfrom_vivado_8md.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;@page _2_5_ExtractDeviceInformationfromVivado Extract Device Information from Vivado</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;# Extract Device Information from Vivado</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;Users can go through the following steps to extract the information of specific device in Vivado. Please note that we have provided device information for VCU108 which can be found in &quot;benchmarks/VCU108/device&quot;. Please note that for a device, you can go through this extraction flow just ONE TIME. You DON&#39;T need to do this every time your run AMFPlacer.</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;* a. Please ensure that your Vivado has the license for the specific device, so you can open the Device window by clicking on the top bar &quot;Window-&gt;Device&quot;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;* b. Open the Tcl script &quot;benchmarks/vivadoScripts/extractDeviceInfo.tcl&quot; in the project directory where you can find the below content at the beginning and modify them according to the comments suggesting.</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;```tcl</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;# replace this with the name for your device</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;set deviceName &quot;VCU108&quot; </div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;# replace this path with your one to specify where to store the files of extracted data</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;set targetFolderPath &quot;/home/tingyuan/tmpFiles/&quot; </div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;```</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;* c. Open your design of your target device or just create empty project of the target device. Open the Device window by clicking on the top bar &quot;Window-&gt;Device&quot; and execut the command below in the Tcl console of Vivado. It might take tens of minutes or 6 hours to finish the extraction due to the slow Tcl execution (get_site_pins is SOOOO slow...) related to strings and IOs in Vivado. (You can run the script at night and go to bed ealier..)</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;```tcl</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;# replace XXXXX to indicate where your AMFPlacer is located.</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;source XXXXX/AMF-Placer/benchmarks/vivadoScripts/extractDeviceInfo.tcl</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;```</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;* d. Finally, you should be able to find the extracted files in target folder path set by you. Below is an example showing the generated files for VCU108:</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;&lt;center&gt;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;&lt;img src=&quot;deviceFiles.png&quot; align=&quot;center&quot; alt=&quot;Device Files&quot; title=&quot;Device Files&quot; width=&quot;300&quot;  /&gt; </div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;&lt;/center&gt;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;Please note that since the exact location of the extracted site/BEL/pins are not provided, the Tcl script uses a Python script to map the sites/BEL/pin to specifc location based on their names and hierarchy. If users change their target devices from VCU108 or Xilinx Ultrascale Series products, they might need to change the Python script to adapt to some other FPGA architectures.</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;Below is an example showing what text file is in the extracted archive file, e.g. VCU108_DeviceSite.zip in the screenshot. </div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;We organize the content in the file mainly for user readibility and easier debugging/checking in Vivado. The information of each BEL will cost a single line. </div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;Each line in the file is related to a BEL on the device and a BEL is the smallest unit of resource on FPGA device. In the line, the name, site, tile, clock region and the type of site/tile of the BEL will be provided.</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;\verbatim</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;```perl</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;bel=&gt; SLICE_X115Y0/F6LUT site=&gt; SLICE_X115Y0 tile=&gt; CLE_M_X69Y0 clockRegion=&gt; X3Y0 sitetype=&gt; SLICEM tiletype=&gt; CLE_M</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;bel=&gt; DSP48E2_X3Y0/DSP_A_B_DATA site=&gt; DSP48E2_X3Y0 tile=&gt; DSP_X69Y0 clockRegion=&gt; X3Y0 sitetype=&gt; DSP48E2 tiletype=&gt; DSP</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;bel=&gt; SLICE_X121Y0/HFF2 site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;bel=&gt; RAMB18_X15Y1/RAMB18E2_U site=&gt; RAMB18_X15Y1 tile=&gt; BRAM_X73Y0 clockRegion=&gt; X4Y0 sitetype=&gt; RAMB181 tiletype=&gt; BRAM</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;bel=&gt; RAMB18_X15Y0/RAMBFIFO18 site=&gt; RAMB18_X15Y0 tile=&gt; BRAM_X73Y0 clockRegion=&gt; X4Y0 sitetype=&gt; RAMBFIFO18 tiletype=&gt; BRAM</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;bel=&gt; RAMB36_X15Y0/RAMBFIFO36E2 site=&gt; RAMB36_X15Y0 tile=&gt; BRAM_X73Y0 clockRegion=&gt; X4Y0 sitetype=&gt; RAMBFIFO36 tiletype=&gt; BRAM</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;bel=&gt; SLICE_X122Y0/A5LUT site=&gt; SLICE_X122Y0 tile=&gt; CLEL_R_X73Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;bel=&gt; SLICE_X121Y0/CARRY8 site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;bel=&gt; SLICE_X121Y0/CFF site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;bel=&gt; SLICE_X121Y0/CFF2 site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;bel=&gt; SLICE_X121Y0/D5LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;bel=&gt; SLICE_X121Y0/D6LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;bel=&gt; SLICE_X121Y0/DFF site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;bel=&gt; SLICE_X121Y0/DFF2 site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;bel=&gt; SLICE_X121Y0/E5LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;bel=&gt; SLICE_X121Y0/E6LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;bel=&gt; SLICE_X121Y0/EFF site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;bel=&gt; SLICE_X121Y0/EFF2 site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;bel=&gt; SLICE_X121Y0/F5LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;bel=&gt; SLICE_X121Y0/F6LUT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;bel=&gt; SLICE_X121Y0/F7MUX_AB site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;bel=&gt; SLICE_X121Y0/F7MUX_CD site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;bel=&gt; SLICE_X121Y0/F7MUX_EF site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;bel=&gt; SLICE_X121Y0/F7MUX_GH site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;bel=&gt; SLICE_X121Y0/F8MUX_BOT site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;bel=&gt; SLICE_X121Y0/F8MUX_TOP site=&gt; SLICE_X121Y0 tile=&gt; CLEL_R_X72Y0 clockRegion=&gt; X4Y0 sitetype=&gt; SLICEL tiletype=&gt; CLEL_R</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;bel=&gt; RAMB18_X15Y1/RAMB18E2_U site=&gt; RAMB18_X15Y1 tile=&gt; BRAM_X73Y0 clockRegion=&gt; X4Y0 sitetype=&gt; RAMB181 tiletype=&gt; BRAM</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;```</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;\endverbatim</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;As it can be noticed, the extracted device information does not contain exact location information but only the site/tile names. To ge the exact coordinate of the BELs/sites, the Tcl script will call a Python script to analyze the extracted information and map the BELs/Sites to coordinates. We conduct such mapping based on some previous ISPD benchmark dataset. This procedure will generate a new archive where the text file contains information of the sites on the FPGA device.</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;In the generated file, each line corresponds to a FPGA site&#39;s name, tile, clock region, site type, tile type, location coordinate X/Y and the BELs insides the site. An example is shown below.</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;\verbatim</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;```perl</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;site=&gt; RAMB36_X10Y71 tile=&gt; BRAM_X50Y355 clockRegionName=&gt; X2Y5 sitetype=&gt; RAMBFIFO36 tiletype=&gt; BRAM centerx=&gt; 50.75 centery=&gt; 357.35 BELs=&gt; [RAMB36_X10Y71/RAMBFIFO36E2]</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;site=&gt; SLICE_X16Y157 tile=&gt; CLEL_L_X10Y157 clockRegionName=&gt; X0Y2 sitetype=&gt; SLICEL tiletype=&gt; CLEL_L centerx=&gt; 9.75 centery=&gt; 157.0 BELs=&gt; [SLICE_X16Y157/A5LUT,SLICE_X16Y157/A6LUT,SLICE_X16Y157/AFF,SLICE_X16Y157/AFF2,SLICE_X16Y157/B5LUT,SLICE_X16Y157/B6LUT,SLICE_X16Y157/BFF,SLICE_X16Y157/BFF2,SLICE_X16Y157/C5LUT,SLICE_X16Y157/C6LUT,SLICE_X16Y157/CARRY8,SLICE_X16Y157/CFF,SLICE_X16Y157/CFF2,SLICE_X16Y157/D5LUT,SLICE_X16Y157/D6LUT,SLICE_X16Y157/DFF,SLICE_X16Y157/DFF2,SLICE_X16Y157/E5LUT,SLICE_X16Y157/E6LUT,SLICE_X16Y157/EFF,SLICE_X16Y157/EFF2,SLICE_X16Y157/F5LUT,SLICE_X16Y157/F6LUT,SLICE_X16Y157/F7MUX_AB,SLICE_X16Y157/F7MUX_CD,SLICE_X16Y157/F7MUX_EF,SLICE_X16Y157/F7MUX_GH,SLICE_X16Y157/F8MUX_BOT,SLICE_X16Y157/F8MUX_TOP,SLICE_X16Y157/F9MUX,SLICE_X16Y157/FFF,SLICE_X16Y157/FFF2,SLICE_X16Y157/G5LUT,SLICE_X16Y157/G6LUT,SLICE_X16Y157/GFF,SLICE_X16Y157/GFF2,SLICE_X16Y157/H5LUT,SLICE_X16Y157/H6LUT,SLICE_X16Y157/HFF,SLICE_X16Y157/HFF2]</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;site=&gt; DSP48E2_X2Y61 tile=&gt; DSP_X51Y150 clockRegionName=&gt; X2Y2 sitetype=&gt; DSP48E2 tiletype=&gt; DSP centerx=&gt; 52.25 centery=&gt; 153.42499999999998 BELs=&gt; [DSP48E2_X2Y61/DSP_ALU,DSP48E2_X2Y61/DSP_A_B_DATA,DSP48E2_X2Y61/DSP_C_DATA,DSP48E2_X2Y61/DSP_MULTIPLIER,DSP48E2_X2Y61/DSP_M_DATA,DSP48E2_X2Y61/DSP_OUTPUT,DSP48E2_X2Y61/DSP_PREADD,DSP48E2_X2Y61/DSP_PREADD_DATA]</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;site=&gt; HPIO_VREF_SITE_X1Y5 tile=&gt; HPIO_L_X51Y150 clockRegionName=&gt; X3Y2 sitetype=&gt; HPIO_VREF_SITE tiletype=&gt; HPIO_L centerx=&gt; 52.75 centery=&gt; 150.0 BELs=&gt; [HPIO_VREF_SITE_X1Y5/HPIO_VREF1,HPIO_VREF_SITE_X1Y5/HPIO_VREF2]</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;site=&gt; HPIOBDIFFINBUF_X1Y60 tile=&gt; HPIO_L_X51Y150 clockRegionName=&gt; X3Y2 sitetype=&gt; HPIOBDIFFINBUF tiletype=&gt; HPIO_L centerx=&gt; 52.75 centery=&gt; 150.0 BELs=&gt; [HPIOBDIFFINBUF_X1Y60/DIFFINBUF]</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;site=&gt; IOB_X1Y149 tile=&gt; HPIO_L_X51Y150 clockRegionName=&gt; X3Y2 sitetype=&gt; HPIOB tiletype=&gt; HPIO_L centerx=&gt; 52.75 centery=&gt; 171.42857142857144 BELs=&gt; [IOB_X1Y149/IBUFCTRL,IOB_X1Y149/INBUF,IOB_X1Y149/OUTBUF,IOB_X1Y149/OUTINV,IOB_X1Y149/PAD,IOB_X1Y149/PULL]</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;```</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;\endverbatim</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;Meanwhile, the detailed information of the PCIE pins are also extracted because most of pins of BELs have tiny location offsets relative to the center of site (e.g., CLB) and we ignore them while the pin offsets of the PCIE slot are significant and cannot be ignored.</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;This is a temporary work-around solution since currently we don&#39;t have any detailed information of low-level physical architecture of UltraScale/+ FPGAs. We will try to conduct experiments on open-source FPGA archicture in the future.</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="__2__5___extract_device_informationfrom_vivado_8md.html">_2_5_ExtractDeviceInformationfromVivado.md</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
