// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="seidel_seidel,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.394000,HLS_SYN_LAT=34588161,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1670,HLS_SYN_LUT=1828,HLS_VERSION=2022_2_2}" *)

module seidel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tsteps,
        n,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] tsteps;
input  [31:0] n;
output  [13:0] A_address0;
output   A_ce0;
output   A_we0;
output  [63:0] A_d0;
input  [63:0] A_q0;
output  [13:0] A_address1;
output   A_ce1;
input  [63:0] A_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] A_address0;
reg A_ce0;
reg A_we0;
reg A_ce1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] select_ln4_fu_125_p3;
reg   [6:0] select_ln4_reg_258;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln8_fu_104_p2;
wire   [13:0] empty_10_fu_153_p2;
reg   [13:0] empty_10_reg_264;
wire    ap_CS_fsm_state3;
reg   [63:0] A_load_reg_275;
wire    ap_CS_fsm_state4;
wire   [13:0] sub_ln13_fu_193_p2;
reg   [13:0] sub_ln13_reg_280;
wire    ap_CS_fsm_state5;
wire   [13:0] sub_ln13_1_fu_225_p2;
reg   [13:0] sub_ln13_1_reg_285;
wire   [63:0] empty_12_fu_232_p1;
reg   [63:0] empty_12_reg_290;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_done;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_idle;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_ready;
wire   [13:0] grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address0;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce0;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_we0;
wire   [63:0] grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_d0;
wire   [13:0] grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address1;
wire    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce1;
reg    grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] p_cast_fu_164_p1;
reg   [6:0] i_fu_60;
wire   [6:0] indvars_iv_next16_fu_200_p2;
reg   [12:0] indvar_flatten_fu_64;
wire   [12:0] add_ln8_fu_110_p2;
wire   [0:0] icmp_ln10_fu_119_p2;
wire   [9:0] tmp_1_fu_141_p3;
wire   [13:0] tmp_fu_133_p3;
wire   [13:0] tmp_1_cast_fu_149_p1;
wire   [6:0] empty_11_fu_168_p2;
wire   [9:0] tmp_3_fu_181_p3;
wire   [13:0] tmp_2_fu_173_p3;
wire   [13:0] zext_ln13_fu_189_p1;
wire   [9:0] tmp_5_fu_213_p3;
wire   [13:0] tmp_4_fu_205_p3;
wire   [13:0] zext_ln13_11_fu_221_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg = 1'b0;
end

seidel_seidel_Pipeline_VITIS_LOOP_12_3 grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start),
    .ap_done(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_done),
    .ap_idle(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_idle),
    .ap_ready(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_ready),
    .empty_5(empty_12_reg_290),
    .sub_ln13(sub_ln13_reg_280),
    .A_address0(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address0),
    .A_ce0(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce0),
    .A_we0(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_we0),
    .A_d0(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address1),
    .A_ce1(grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce1),
    .A_q1(A_q1),
    .empty(empty_10_reg_264),
    .sub_ln13_1(sub_ln13_1_reg_285)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg <= 1'b1;
        end else if ((grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_ready == 1'b1)) begin
            grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_60 <= 7'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_fu_60 <= indvars_iv_next16_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_64 <= 13'd0;
    end else if (((icmp_ln8_fu_104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_64 <= add_ln8_fu_110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_load_reg_275 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_10_reg_264[13 : 3] <= empty_10_fu_153_p2[13 : 3];
        select_ln4_reg_258 <= select_ln4_fu_125_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_12_reg_290 <= empty_12_fu_232_p1;
        sub_ln13_1_reg_285[13 : 3] <= sub_ln13_1_fu_225_p2[13 : 3];
        sub_ln13_reg_280[13 : 3] <= sub_ln13_fu_193_p2[13 : 3];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = p_cast_fu_164_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce1 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_we0 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln8_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address1 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_address1;

assign A_d0 = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_A_d0;

assign add_ln8_fu_110_p2 = (indvar_flatten_fu_64 + 13'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign empty_10_fu_153_p2 = (tmp_fu_133_p3 - tmp_1_cast_fu_149_p1);

assign empty_11_fu_168_p2 = ($signed(select_ln4_reg_258) + $signed(7'd127));

assign empty_12_fu_232_p1 = A_load_reg_275;

assign grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start = grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg;

assign icmp_ln10_fu_119_p2 = ((i_fu_60 == 7'd119) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_104_p2 = ((indvar_flatten_fu_64 == 13'd4720) ? 1'b1 : 1'b0);

assign indvars_iv_next16_fu_200_p2 = (select_ln4_reg_258 + 7'd1);

assign p_cast_fu_164_p1 = empty_10_reg_264;

assign select_ln4_fu_125_p3 = ((icmp_ln10_fu_119_p2[0:0] == 1'b1) ? 7'd1 : i_fu_60);

assign sub_ln13_1_fu_225_p2 = (tmp_4_fu_205_p3 - zext_ln13_11_fu_221_p1);

assign sub_ln13_fu_193_p2 = (tmp_2_fu_173_p3 - zext_ln13_fu_189_p1);

assign tmp_1_cast_fu_149_p1 = tmp_1_fu_141_p3;

assign tmp_1_fu_141_p3 = {{select_ln4_fu_125_p3}, {3'd0}};

assign tmp_2_fu_173_p3 = {{empty_11_fu_168_p2}, {7'd0}};

assign tmp_3_fu_181_p3 = {{empty_11_fu_168_p2}, {3'd0}};

assign tmp_4_fu_205_p3 = {{indvars_iv_next16_fu_200_p2}, {7'd0}};

assign tmp_5_fu_213_p3 = {{indvars_iv_next16_fu_200_p2}, {3'd0}};

assign tmp_fu_133_p3 = {{select_ln4_fu_125_p3}, {7'd0}};

assign zext_ln13_11_fu_221_p1 = tmp_5_fu_213_p3;

assign zext_ln13_fu_189_p1 = tmp_3_fu_181_p3;

always @ (posedge ap_clk) begin
    empty_10_reg_264[2:0] <= 3'b000;
    sub_ln13_reg_280[2:0] <= 3'b000;
    sub_ln13_1_reg_285[2:0] <= 3'b000;
end

endmodule //seidel
