|multicicloMIPSFPGA
iKEY[0] => multiciclomips:multicicloMIPS0.clk
iKEY[1] => ~NO_FANOUT~
iKEY[2] => ~NO_FANOUT~
iKEY[3] => ~NO_FANOUT~
iCLK_28 => multiciclomips:multicicloMIPS0.clkAddressMem
iSW[0] => Mux0.IN9
iSW[0] => Mux1.IN9
iSW[0] => Mux2.IN9
iSW[0] => Mux3.IN9
iSW[0] => Mux4.IN9
iSW[0] => Mux5.IN9
iSW[0] => Mux6.IN9
iSW[0] => Mux7.IN9
iSW[0] => Mux8.IN9
iSW[0] => Mux9.IN9
iSW[0] => Mux10.IN9
iSW[0] => Mux11.IN9
iSW[0] => Mux12.IN9
iSW[0] => Mux13.IN9
iSW[0] => Mux14.IN9
iSW[0] => Mux15.IN9
iSW[0] => Mux16.IN9
iSW[0] => Mux17.IN9
iSW[0] => Mux18.IN9
iSW[0] => Mux19.IN9
iSW[0] => Mux20.IN9
iSW[0] => Mux21.IN9
iSW[0] => Mux22.IN9
iSW[0] => Mux23.IN9
iSW[0] => Mux24.IN8
iSW[0] => Mux25.IN8
iSW[0] => Mux26.IN8
iSW[0] => Mux27.IN6
iSW[0] => Mux28.IN5
iSW[0] => Mux29.IN5
iSW[0] => Mux30.IN5
iSW[0] => Mux31.IN4
iSW[1] => Mux0.IN8
iSW[1] => Mux1.IN8
iSW[1] => Mux2.IN8
iSW[1] => Mux3.IN8
iSW[1] => Mux4.IN8
iSW[1] => Mux5.IN8
iSW[1] => Mux6.IN8
iSW[1] => Mux7.IN8
iSW[1] => Mux8.IN8
iSW[1] => Mux9.IN8
iSW[1] => Mux10.IN8
iSW[1] => Mux11.IN8
iSW[1] => Mux12.IN8
iSW[1] => Mux13.IN8
iSW[1] => Mux14.IN8
iSW[1] => Mux15.IN8
iSW[1] => Mux16.IN8
iSW[1] => Mux17.IN8
iSW[1] => Mux18.IN8
iSW[1] => Mux19.IN8
iSW[1] => Mux20.IN8
iSW[1] => Mux21.IN8
iSW[1] => Mux22.IN8
iSW[1] => Mux23.IN8
iSW[1] => Mux24.IN7
iSW[1] => Mux25.IN7
iSW[1] => Mux26.IN7
iSW[1] => Mux27.IN5
iSW[1] => Mux28.IN4
iSW[1] => Mux29.IN4
iSW[1] => Mux30.IN4
iSW[1] => Mux31.IN3
iSW[2] => Mux0.IN7
iSW[2] => Mux1.IN7
iSW[2] => Mux2.IN7
iSW[2] => Mux3.IN7
iSW[2] => Mux4.IN7
iSW[2] => Mux5.IN7
iSW[2] => Mux6.IN7
iSW[2] => Mux7.IN7
iSW[2] => Mux8.IN7
iSW[2] => Mux9.IN7
iSW[2] => Mux10.IN7
iSW[2] => Mux11.IN7
iSW[2] => Mux12.IN7
iSW[2] => Mux13.IN7
iSW[2] => Mux14.IN7
iSW[2] => Mux15.IN7
iSW[2] => Mux16.IN7
iSW[2] => Mux17.IN7
iSW[2] => Mux18.IN7
iSW[2] => Mux19.IN7
iSW[2] => Mux20.IN7
iSW[2] => Mux21.IN7
iSW[2] => Mux22.IN7
iSW[2] => Mux23.IN7
iSW[2] => Mux24.IN6
iSW[2] => Mux25.IN6
iSW[2] => Mux26.IN6
iSW[2] => Mux27.IN4
iSW[2] => Mux28.IN3
iSW[2] => Mux29.IN3
iSW[2] => Mux30.IN3
iSW[2] => Mux31.IN2
iSW[3] => Mux0.IN6
iSW[3] => Mux1.IN6
iSW[3] => Mux2.IN6
iSW[3] => Mux3.IN6
iSW[3] => Mux4.IN6
iSW[3] => Mux5.IN6
iSW[3] => Mux6.IN6
iSW[3] => Mux7.IN6
iSW[3] => Mux8.IN6
iSW[3] => Mux9.IN6
iSW[3] => Mux10.IN6
iSW[3] => Mux11.IN6
iSW[3] => Mux12.IN6
iSW[3] => Mux13.IN6
iSW[3] => Mux14.IN6
iSW[3] => Mux15.IN6
iSW[3] => Mux16.IN6
iSW[3] => Mux17.IN6
iSW[3] => Mux18.IN6
iSW[3] => Mux19.IN6
iSW[3] => Mux20.IN6
iSW[3] => Mux21.IN6
iSW[3] => Mux22.IN6
iSW[3] => Mux23.IN6
iSW[3] => Mux24.IN5
iSW[3] => Mux25.IN5
iSW[3] => Mux26.IN5
iSW[3] => Mux27.IN3
iSW[3] => Mux28.IN2
iSW[3] => Mux29.IN2
iSW[3] => Mux30.IN2
iSW[3] => Mux31.IN1
iSW[4] => ~NO_FANOUT~
iSW[5] => ~NO_FANOUT~
iSW[6] => ~NO_FANOUT~
iSW[7] => ~NO_FANOUT~
iSW[8] => ~NO_FANOUT~
iSW[9] => ~NO_FANOUT~
iSW[10] => ~NO_FANOUT~
iSW[11] => ~NO_FANOUT~
iSW[12] => ~NO_FANOUT~
iSW[13] => ~NO_FANOUT~
iSW[14] => ~NO_FANOUT~
iSW[15] => ~NO_FANOUT~
iSW[16] => ~NO_FANOUT~
iSW[17] => multiciclomips:multicicloMIPS0.reset
oLEDR[0] <= multiciclomips:multicicloMIPS0.opALU_t[0]
oLEDR[1] <= multiciclomips:multicicloMIPS0.opALU_t[1]
oLEDR[2] <= multiciclomips:multicicloMIPS0.orgAALU_t
oLEDR[3] <= multiciclomips:multicicloMIPS0.orgBALU_t[0]
oLEDR[4] <= multiciclomips:multicicloMIPS0.orgBALU_t[1]
oLEDR[5] <= multiciclomips:multicicloMIPS0.writeBREG_t
oLEDR[6] <= multiciclomips:multicicloMIPS0.regDst_t
oLEDR[7] <= multiciclomips:multicicloMIPS0.Mem2Reg_t
oLEDR[8] <= multiciclomips:multicicloMIPS0.writeMem_t
oLEDR[9] <= multiciclomips:multicicloMIPS0.iorD_t
oLEDR[10] <= multiciclomips:multicicloMIPS0.escreveIR_t
oLEDR[11] <= multiciclomips:multicicloMIPS0.orgPC_t[0]
oLEDR[12] <= multiciclomips:multicicloMIPS0.orgPC_t[1]
oLEDR[13] <= multiciclomips:multicicloMIPS0.escrevePC_t
oLEDR[14] <= multiciclomips:multicicloMIPS0.escrevePCCond_t
oLEDR[15] <= multiciclomips:multicicloMIPS0.escrevePCCondN_t
oLEDR[16] <= multiciclomips:multicicloMIPS0.cntrEnd_t[0]
oLEDR[17] <= multiciclomips:multicicloMIPS0.cntrEnd_t[1]
oLEDG[0] <= multiciclomips:multicicloMIPS0.regEstado_t[0]
oLEDG[1] <= multiciclomips:multicicloMIPS0.regEstado_t[1]
oLEDG[2] <= multiciclomips:multicicloMIPS0.regEstado_t[2]
oLEDG[3] <= multiciclomips:multicicloMIPS0.regEstado_t[3]
oLEDG[4] <= <GND>
oLEDG[5] <= <GND>
oLEDG[6] <= <GND>
oLEDG[7] <= <GND>
oHEX0_D[0] <= setesegm:seteSegm0.oHEX[0]
oHEX0_D[1] <= setesegm:seteSegm0.oHEX[1]
oHEX0_D[2] <= setesegm:seteSegm0.oHEX[2]
oHEX0_D[3] <= setesegm:seteSegm0.oHEX[3]
oHEX0_D[4] <= setesegm:seteSegm0.oHEX[4]
oHEX0_D[5] <= setesegm:seteSegm0.oHEX[5]
oHEX0_D[6] <= setesegm:seteSegm0.oHEX[6]
oHEX1_D[0] <= setesegm:seteSegm1.oHEX[0]
oHEX1_D[1] <= setesegm:seteSegm1.oHEX[1]
oHEX1_D[2] <= setesegm:seteSegm1.oHEX[2]
oHEX1_D[3] <= setesegm:seteSegm1.oHEX[3]
oHEX1_D[4] <= setesegm:seteSegm1.oHEX[4]
oHEX1_D[5] <= setesegm:seteSegm1.oHEX[5]
oHEX1_D[6] <= setesegm:seteSegm1.oHEX[6]
oHEX2_D[0] <= setesegm:seteSegm2.oHEX[0]
oHEX2_D[1] <= setesegm:seteSegm2.oHEX[1]
oHEX2_D[2] <= setesegm:seteSegm2.oHEX[2]
oHEX2_D[3] <= setesegm:seteSegm2.oHEX[3]
oHEX2_D[4] <= setesegm:seteSegm2.oHEX[4]
oHEX2_D[5] <= setesegm:seteSegm2.oHEX[5]
oHEX2_D[6] <= setesegm:seteSegm2.oHEX[6]
oHEX3_D[0] <= setesegm:seteSegm3.oHEX[0]
oHEX3_D[1] <= setesegm:seteSegm3.oHEX[1]
oHEX3_D[2] <= setesegm:seteSegm3.oHEX[2]
oHEX3_D[3] <= setesegm:seteSegm3.oHEX[3]
oHEX3_D[4] <= setesegm:seteSegm3.oHEX[4]
oHEX3_D[5] <= setesegm:seteSegm3.oHEX[5]
oHEX3_D[6] <= setesegm:seteSegm3.oHEX[6]
oHEX4_D[0] <= setesegm:seteSegm4.oHEX[0]
oHEX4_D[1] <= setesegm:seteSegm4.oHEX[1]
oHEX4_D[2] <= setesegm:seteSegm4.oHEX[2]
oHEX4_D[3] <= setesegm:seteSegm4.oHEX[3]
oHEX4_D[4] <= setesegm:seteSegm4.oHEX[4]
oHEX4_D[5] <= setesegm:seteSegm4.oHEX[5]
oHEX4_D[6] <= setesegm:seteSegm4.oHEX[6]
oHEX5_D[0] <= setesegm:seteSegm5.oHEX[0]
oHEX5_D[1] <= setesegm:seteSegm5.oHEX[1]
oHEX5_D[2] <= setesegm:seteSegm5.oHEX[2]
oHEX5_D[3] <= setesegm:seteSegm5.oHEX[3]
oHEX5_D[4] <= setesegm:seteSegm5.oHEX[4]
oHEX5_D[5] <= setesegm:seteSegm5.oHEX[5]
oHEX5_D[6] <= setesegm:seteSegm5.oHEX[6]
oHEX6_D[0] <= setesegm:seteSegm6.oHEX[0]
oHEX6_D[1] <= setesegm:seteSegm6.oHEX[1]
oHEX6_D[2] <= setesegm:seteSegm6.oHEX[2]
oHEX6_D[3] <= setesegm:seteSegm6.oHEX[3]
oHEX6_D[4] <= setesegm:seteSegm6.oHEX[4]
oHEX6_D[5] <= setesegm:seteSegm6.oHEX[5]
oHEX6_D[6] <= setesegm:seteSegm6.oHEX[6]
oHEX7_D[0] <= setesegm:seteSegm7.oHEX[0]
oHEX7_D[1] <= setesegm:seteSegm7.oHEX[1]
oHEX7_D[2] <= setesegm:seteSegm7.oHEX[2]
oHEX7_D[3] <= setesegm:seteSegm7.oHEX[3]
oHEX7_D[4] <= setesegm:seteSegm7.oHEX[4]
oHEX7_D[5] <= setesegm:seteSegm7.oHEX[5]
oHEX7_D[6] <= setesegm:seteSegm7.oHEX[6]


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0
reset => operativaMIPS:operativa.reset
clk => operativaMIPS:operativa.clk
clk => controleMIPS:controle.clk
clkAddressMem => operativaMIPS:operativa.clkAddressMem
opALU_t[0] <= controleMIPS:controle.opALU[0]
opALU_t[1] <= controleMIPS:controle.opALU[1]
orgAALU_t <= controleMIPS:controle.orgAALU
orgBALU_t[0] <= controleMIPS:controle.orgBALU[0]
orgBALU_t[1] <= controleMIPS:controle.orgBALU[1]
writeBREG_t <= controleMIPS:controle.writeBREG
regDst_t <= controleMIPS:controle.regDst
Mem2Reg_t <= controleMIPS:controle.Mem2Reg
writeMem_t <= controleMIPS:controle.writeMem
iorD_t <= controleMIPS:controle.iorD
escreveIR_t <= controleMIPS:controle.escreveIR
orgPC_t[0] <= controleMIPS:controle.orgPC[0]
orgPC_t[1] <= controleMIPS:controle.orgPC[1]
escrevePC_t <= controleMIPS:controle.escrevePC
escrevePCCond_t <= controleMIPS:controle.escrevePCCond
escrevePCCondN_t <= controleMIPS:controle.escrevePCCondN
cntrEnd_t[0] <= controleMIPS:controle.cntrEnd[0]
cntrEnd_t[1] <= controleMIPS:controle.cntrEnd[1]
regEstado_t[0] <= controleMIPS:controle.regEstado[0]
regEstado_t[1] <= controleMIPS:controle.regEstado[1]
regEstado_t[2] <= controleMIPS:controle.regEstado[2]
regEstado_t[3] <= controleMIPS:controle.regEstado[3]
PC_t[0] <= operativaMIPS:operativa.PC_t[0]
PC_t[1] <= operativaMIPS:operativa.PC_t[1]
PC_t[2] <= operativaMIPS:operativa.PC_t[2]
PC_t[3] <= operativaMIPS:operativa.PC_t[3]
PC_t[4] <= operativaMIPS:operativa.PC_t[4]
PC_t[5] <= operativaMIPS:operativa.PC_t[5]
PC_t[6] <= operativaMIPS:operativa.PC_t[6]
PC_t[7] <= operativaMIPS:operativa.PC_t[7]
PC_t[8] <= operativaMIPS:operativa.PC_t[8]
PC_t[9] <= operativaMIPS:operativa.PC_t[9]
PC_t[10] <= operativaMIPS:operativa.PC_t[10]
PC_t[11] <= operativaMIPS:operativa.PC_t[11]
PC_t[12] <= operativaMIPS:operativa.PC_t[12]
PC_t[13] <= operativaMIPS:operativa.PC_t[13]
PC_t[14] <= operativaMIPS:operativa.PC_t[14]
PC_t[15] <= operativaMIPS:operativa.PC_t[15]
PC_t[16] <= operativaMIPS:operativa.PC_t[16]
PC_t[17] <= operativaMIPS:operativa.PC_t[17]
PC_t[18] <= operativaMIPS:operativa.PC_t[18]
PC_t[19] <= operativaMIPS:operativa.PC_t[19]
PC_t[20] <= operativaMIPS:operativa.PC_t[20]
PC_t[21] <= operativaMIPS:operativa.PC_t[21]
PC_t[22] <= operativaMIPS:operativa.PC_t[22]
PC_t[23] <= operativaMIPS:operativa.PC_t[23]
PC_t[24] <= operativaMIPS:operativa.PC_t[24]
PC_t[25] <= operativaMIPS:operativa.PC_t[25]
PC_t[26] <= operativaMIPS:operativa.PC_t[26]
PC_t[27] <= operativaMIPS:operativa.PC_t[27]
PC_t[28] <= operativaMIPS:operativa.PC_t[28]
PC_t[29] <= operativaMIPS:operativa.PC_t[29]
PC_t[30] <= operativaMIPS:operativa.PC_t[30]
PC_t[31] <= operativaMIPS:operativa.PC_t[31]
saidaMuxMem_t[0] <= operativaMIPS:operativa.saidaMuxMem_t[0]
saidaMuxMem_t[1] <= operativaMIPS:operativa.saidaMuxMem_t[1]
saidaMuxMem_t[2] <= operativaMIPS:operativa.saidaMuxMem_t[2]
saidaMuxMem_t[3] <= operativaMIPS:operativa.saidaMuxMem_t[3]
saidaMuxMem_t[4] <= operativaMIPS:operativa.saidaMuxMem_t[4]
saidaMuxMem_t[5] <= operativaMIPS:operativa.saidaMuxMem_t[5]
saidaMuxMem_t[6] <= operativaMIPS:operativa.saidaMuxMem_t[6]
saidaMuxMem_t[7] <= operativaMIPS:operativa.saidaMuxMem_t[7]
RI_t[0] <= operativaMIPS:operativa.RI_t[0]
RI_t[1] <= operativaMIPS:operativa.RI_t[1]
RI_t[2] <= operativaMIPS:operativa.RI_t[2]
RI_t[3] <= operativaMIPS:operativa.RI_t[3]
RI_t[4] <= operativaMIPS:operativa.RI_t[4]
RI_t[5] <= operativaMIPS:operativa.RI_t[5]
RI_t[6] <= operativaMIPS:operativa.RI_t[6]
RI_t[7] <= operativaMIPS:operativa.RI_t[7]
RI_t[8] <= operativaMIPS:operativa.RI_t[8]
RI_t[9] <= operativaMIPS:operativa.RI_t[9]
RI_t[10] <= operativaMIPS:operativa.RI_t[10]
RI_t[11] <= operativaMIPS:operativa.RI_t[11]
RI_t[12] <= operativaMIPS:operativa.RI_t[12]
RI_t[13] <= operativaMIPS:operativa.RI_t[13]
RI_t[14] <= operativaMIPS:operativa.RI_t[14]
RI_t[15] <= operativaMIPS:operativa.RI_t[15]
RI_t[16] <= operativaMIPS:operativa.RI_t[16]
RI_t[17] <= operativaMIPS:operativa.RI_t[17]
RI_t[18] <= operativaMIPS:operativa.RI_t[18]
RI_t[19] <= operativaMIPS:operativa.RI_t[19]
RI_t[20] <= operativaMIPS:operativa.RI_t[20]
RI_t[21] <= operativaMIPS:operativa.RI_t[21]
RI_t[22] <= operativaMIPS:operativa.RI_t[22]
RI_t[23] <= operativaMIPS:operativa.RI_t[23]
RI_t[24] <= operativaMIPS:operativa.RI_t[24]
RI_t[25] <= operativaMIPS:operativa.RI_t[25]
RI_t[26] <= operativaMIPS:operativa.RI_t[26]
RI_t[27] <= operativaMIPS:operativa.RI_t[27]
RI_t[28] <= operativaMIPS:operativa.RI_t[28]
RI_t[29] <= operativaMIPS:operativa.RI_t[29]
RI_t[30] <= operativaMIPS:operativa.RI_t[30]
RI_t[31] <= operativaMIPS:operativa.RI_t[31]
MDR_t[0] <= operativaMIPS:operativa.MDR_t[0]
MDR_t[1] <= operativaMIPS:operativa.MDR_t[1]
MDR_t[2] <= operativaMIPS:operativa.MDR_t[2]
MDR_t[3] <= operativaMIPS:operativa.MDR_t[3]
MDR_t[4] <= operativaMIPS:operativa.MDR_t[4]
MDR_t[5] <= operativaMIPS:operativa.MDR_t[5]
MDR_t[6] <= operativaMIPS:operativa.MDR_t[6]
MDR_t[7] <= operativaMIPS:operativa.MDR_t[7]
MDR_t[8] <= operativaMIPS:operativa.MDR_t[8]
MDR_t[9] <= operativaMIPS:operativa.MDR_t[9]
MDR_t[10] <= operativaMIPS:operativa.MDR_t[10]
MDR_t[11] <= operativaMIPS:operativa.MDR_t[11]
MDR_t[12] <= operativaMIPS:operativa.MDR_t[12]
MDR_t[13] <= operativaMIPS:operativa.MDR_t[13]
MDR_t[14] <= operativaMIPS:operativa.MDR_t[14]
MDR_t[15] <= operativaMIPS:operativa.MDR_t[15]
MDR_t[16] <= operativaMIPS:operativa.MDR_t[16]
MDR_t[17] <= operativaMIPS:operativa.MDR_t[17]
MDR_t[18] <= operativaMIPS:operativa.MDR_t[18]
MDR_t[19] <= operativaMIPS:operativa.MDR_t[19]
MDR_t[20] <= operativaMIPS:operativa.MDR_t[20]
MDR_t[21] <= operativaMIPS:operativa.MDR_t[21]
MDR_t[22] <= operativaMIPS:operativa.MDR_t[22]
MDR_t[23] <= operativaMIPS:operativa.MDR_t[23]
MDR_t[24] <= operativaMIPS:operativa.MDR_t[24]
MDR_t[25] <= operativaMIPS:operativa.MDR_t[25]
MDR_t[26] <= operativaMIPS:operativa.MDR_t[26]
MDR_t[27] <= operativaMIPS:operativa.MDR_t[27]
MDR_t[28] <= operativaMIPS:operativa.MDR_t[28]
MDR_t[29] <= operativaMIPS:operativa.MDR_t[29]
MDR_t[30] <= operativaMIPS:operativa.MDR_t[30]
MDR_t[31] <= operativaMIPS:operativa.MDR_t[31]
saidaMuxRegDst_t[0] <= operativaMIPS:operativa.saidaMuxRegDst_t[0]
saidaMuxRegDst_t[1] <= operativaMIPS:operativa.saidaMuxRegDst_t[1]
saidaMuxRegDst_t[2] <= operativaMIPS:operativa.saidaMuxRegDst_t[2]
saidaMuxRegDst_t[3] <= operativaMIPS:operativa.saidaMuxRegDst_t[3]
saidaMuxRegDst_t[4] <= operativaMIPS:operativa.saidaMuxRegDst_t[4]
saidaMuxMem2Reg_t[0] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[0]
saidaMuxMem2Reg_t[1] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[1]
saidaMuxMem2Reg_t[2] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[2]
saidaMuxMem2Reg_t[3] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[3]
saidaMuxMem2Reg_t[4] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[4]
saidaMuxMem2Reg_t[5] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[5]
saidaMuxMem2Reg_t[6] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[6]
saidaMuxMem2Reg_t[7] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[7]
saidaMuxMem2Reg_t[8] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[8]
saidaMuxMem2Reg_t[9] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[9]
saidaMuxMem2Reg_t[10] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[10]
saidaMuxMem2Reg_t[11] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[11]
saidaMuxMem2Reg_t[12] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[12]
saidaMuxMem2Reg_t[13] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[13]
saidaMuxMem2Reg_t[14] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[14]
saidaMuxMem2Reg_t[15] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[15]
saidaMuxMem2Reg_t[16] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[16]
saidaMuxMem2Reg_t[17] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[17]
saidaMuxMem2Reg_t[18] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[18]
saidaMuxMem2Reg_t[19] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[19]
saidaMuxMem2Reg_t[20] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[20]
saidaMuxMem2Reg_t[21] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[21]
saidaMuxMem2Reg_t[22] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[22]
saidaMuxMem2Reg_t[23] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[23]
saidaMuxMem2Reg_t[24] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[24]
saidaMuxMem2Reg_t[25] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[25]
saidaMuxMem2Reg_t[26] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[26]
saidaMuxMem2Reg_t[27] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[27]
saidaMuxMem2Reg_t[28] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[28]
saidaMuxMem2Reg_t[29] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[29]
saidaMuxMem2Reg_t[30] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[30]
saidaMuxMem2Reg_t[31] <= operativaMIPS:operativa.saidaMuxMem2Reg_t[31]
regA_t[0] <= operativaMIPS:operativa.regA_t[0]
regA_t[1] <= operativaMIPS:operativa.regA_t[1]
regA_t[2] <= operativaMIPS:operativa.regA_t[2]
regA_t[3] <= operativaMIPS:operativa.regA_t[3]
regA_t[4] <= operativaMIPS:operativa.regA_t[4]
regA_t[5] <= operativaMIPS:operativa.regA_t[5]
regA_t[6] <= operativaMIPS:operativa.regA_t[6]
regA_t[7] <= operativaMIPS:operativa.regA_t[7]
regA_t[8] <= operativaMIPS:operativa.regA_t[8]
regA_t[9] <= operativaMIPS:operativa.regA_t[9]
regA_t[10] <= operativaMIPS:operativa.regA_t[10]
regA_t[11] <= operativaMIPS:operativa.regA_t[11]
regA_t[12] <= operativaMIPS:operativa.regA_t[12]
regA_t[13] <= operativaMIPS:operativa.regA_t[13]
regA_t[14] <= operativaMIPS:operativa.regA_t[14]
regA_t[15] <= operativaMIPS:operativa.regA_t[15]
regA_t[16] <= operativaMIPS:operativa.regA_t[16]
regA_t[17] <= operativaMIPS:operativa.regA_t[17]
regA_t[18] <= operativaMIPS:operativa.regA_t[18]
regA_t[19] <= operativaMIPS:operativa.regA_t[19]
regA_t[20] <= operativaMIPS:operativa.regA_t[20]
regA_t[21] <= operativaMIPS:operativa.regA_t[21]
regA_t[22] <= operativaMIPS:operativa.regA_t[22]
regA_t[23] <= operativaMIPS:operativa.regA_t[23]
regA_t[24] <= operativaMIPS:operativa.regA_t[24]
regA_t[25] <= operativaMIPS:operativa.regA_t[25]
regA_t[26] <= operativaMIPS:operativa.regA_t[26]
regA_t[27] <= operativaMIPS:operativa.regA_t[27]
regA_t[28] <= operativaMIPS:operativa.regA_t[28]
regA_t[29] <= operativaMIPS:operativa.regA_t[29]
regA_t[30] <= operativaMIPS:operativa.regA_t[30]
regA_t[31] <= operativaMIPS:operativa.regA_t[31]
regB_t[0] <= operativaMIPS:operativa.regB_t[0]
regB_t[1] <= operativaMIPS:operativa.regB_t[1]
regB_t[2] <= operativaMIPS:operativa.regB_t[2]
regB_t[3] <= operativaMIPS:operativa.regB_t[3]
regB_t[4] <= operativaMIPS:operativa.regB_t[4]
regB_t[5] <= operativaMIPS:operativa.regB_t[5]
regB_t[6] <= operativaMIPS:operativa.regB_t[6]
regB_t[7] <= operativaMIPS:operativa.regB_t[7]
regB_t[8] <= operativaMIPS:operativa.regB_t[8]
regB_t[9] <= operativaMIPS:operativa.regB_t[9]
regB_t[10] <= operativaMIPS:operativa.regB_t[10]
regB_t[11] <= operativaMIPS:operativa.regB_t[11]
regB_t[12] <= operativaMIPS:operativa.regB_t[12]
regB_t[13] <= operativaMIPS:operativa.regB_t[13]
regB_t[14] <= operativaMIPS:operativa.regB_t[14]
regB_t[15] <= operativaMIPS:operativa.regB_t[15]
regB_t[16] <= operativaMIPS:operativa.regB_t[16]
regB_t[17] <= operativaMIPS:operativa.regB_t[17]
regB_t[18] <= operativaMIPS:operativa.regB_t[18]
regB_t[19] <= operativaMIPS:operativa.regB_t[19]
regB_t[20] <= operativaMIPS:operativa.regB_t[20]
regB_t[21] <= operativaMIPS:operativa.regB_t[21]
regB_t[22] <= operativaMIPS:operativa.regB_t[22]
regB_t[23] <= operativaMIPS:operativa.regB_t[23]
regB_t[24] <= operativaMIPS:operativa.regB_t[24]
regB_t[25] <= operativaMIPS:operativa.regB_t[25]
regB_t[26] <= operativaMIPS:operativa.regB_t[26]
regB_t[27] <= operativaMIPS:operativa.regB_t[27]
regB_t[28] <= operativaMIPS:operativa.regB_t[28]
regB_t[29] <= operativaMIPS:operativa.regB_t[29]
regB_t[30] <= operativaMIPS:operativa.regB_t[30]
regB_t[31] <= operativaMIPS:operativa.regB_t[31]
saidaCntrALU_t[0] <= operativaMIPS:operativa.saidaCntrALU_t[0]
saidaCntrALU_t[1] <= operativaMIPS:operativa.saidaCntrALU_t[1]
saidaCntrALU_t[2] <= operativaMIPS:operativa.saidaCntrALU_t[2]
saidaCntrALU_t[3] <= operativaMIPS:operativa.saidaCntrALU_t[3]
saidaMuxULA1_t[0] <= operativaMIPS:operativa.saidaMuxULA1_t[0]
saidaMuxULA1_t[1] <= operativaMIPS:operativa.saidaMuxULA1_t[1]
saidaMuxULA1_t[2] <= operativaMIPS:operativa.saidaMuxULA1_t[2]
saidaMuxULA1_t[3] <= operativaMIPS:operativa.saidaMuxULA1_t[3]
saidaMuxULA1_t[4] <= operativaMIPS:operativa.saidaMuxULA1_t[4]
saidaMuxULA1_t[5] <= operativaMIPS:operativa.saidaMuxULA1_t[5]
saidaMuxULA1_t[6] <= operativaMIPS:operativa.saidaMuxULA1_t[6]
saidaMuxULA1_t[7] <= operativaMIPS:operativa.saidaMuxULA1_t[7]
saidaMuxULA1_t[8] <= operativaMIPS:operativa.saidaMuxULA1_t[8]
saidaMuxULA1_t[9] <= operativaMIPS:operativa.saidaMuxULA1_t[9]
saidaMuxULA1_t[10] <= operativaMIPS:operativa.saidaMuxULA1_t[10]
saidaMuxULA1_t[11] <= operativaMIPS:operativa.saidaMuxULA1_t[11]
saidaMuxULA1_t[12] <= operativaMIPS:operativa.saidaMuxULA1_t[12]
saidaMuxULA1_t[13] <= operativaMIPS:operativa.saidaMuxULA1_t[13]
saidaMuxULA1_t[14] <= operativaMIPS:operativa.saidaMuxULA1_t[14]
saidaMuxULA1_t[15] <= operativaMIPS:operativa.saidaMuxULA1_t[15]
saidaMuxULA1_t[16] <= operativaMIPS:operativa.saidaMuxULA1_t[16]
saidaMuxULA1_t[17] <= operativaMIPS:operativa.saidaMuxULA1_t[17]
saidaMuxULA1_t[18] <= operativaMIPS:operativa.saidaMuxULA1_t[18]
saidaMuxULA1_t[19] <= operativaMIPS:operativa.saidaMuxULA1_t[19]
saidaMuxULA1_t[20] <= operativaMIPS:operativa.saidaMuxULA1_t[20]
saidaMuxULA1_t[21] <= operativaMIPS:operativa.saidaMuxULA1_t[21]
saidaMuxULA1_t[22] <= operativaMIPS:operativa.saidaMuxULA1_t[22]
saidaMuxULA1_t[23] <= operativaMIPS:operativa.saidaMuxULA1_t[23]
saidaMuxULA1_t[24] <= operativaMIPS:operativa.saidaMuxULA1_t[24]
saidaMuxULA1_t[25] <= operativaMIPS:operativa.saidaMuxULA1_t[25]
saidaMuxULA1_t[26] <= operativaMIPS:operativa.saidaMuxULA1_t[26]
saidaMuxULA1_t[27] <= operativaMIPS:operativa.saidaMuxULA1_t[27]
saidaMuxULA1_t[28] <= operativaMIPS:operativa.saidaMuxULA1_t[28]
saidaMuxULA1_t[29] <= operativaMIPS:operativa.saidaMuxULA1_t[29]
saidaMuxULA1_t[30] <= operativaMIPS:operativa.saidaMuxULA1_t[30]
saidaMuxULA1_t[31] <= operativaMIPS:operativa.saidaMuxULA1_t[31]
saidaMuxULA2_t[0] <= operativaMIPS:operativa.saidaMuxULA2_t[0]
saidaMuxULA2_t[1] <= operativaMIPS:operativa.saidaMuxULA2_t[1]
saidaMuxULA2_t[2] <= operativaMIPS:operativa.saidaMuxULA2_t[2]
saidaMuxULA2_t[3] <= operativaMIPS:operativa.saidaMuxULA2_t[3]
saidaMuxULA2_t[4] <= operativaMIPS:operativa.saidaMuxULA2_t[4]
saidaMuxULA2_t[5] <= operativaMIPS:operativa.saidaMuxULA2_t[5]
saidaMuxULA2_t[6] <= operativaMIPS:operativa.saidaMuxULA2_t[6]
saidaMuxULA2_t[7] <= operativaMIPS:operativa.saidaMuxULA2_t[7]
saidaMuxULA2_t[8] <= operativaMIPS:operativa.saidaMuxULA2_t[8]
saidaMuxULA2_t[9] <= operativaMIPS:operativa.saidaMuxULA2_t[9]
saidaMuxULA2_t[10] <= operativaMIPS:operativa.saidaMuxULA2_t[10]
saidaMuxULA2_t[11] <= operativaMIPS:operativa.saidaMuxULA2_t[11]
saidaMuxULA2_t[12] <= operativaMIPS:operativa.saidaMuxULA2_t[12]
saidaMuxULA2_t[13] <= operativaMIPS:operativa.saidaMuxULA2_t[13]
saidaMuxULA2_t[14] <= operativaMIPS:operativa.saidaMuxULA2_t[14]
saidaMuxULA2_t[15] <= operativaMIPS:operativa.saidaMuxULA2_t[15]
saidaMuxULA2_t[16] <= operativaMIPS:operativa.saidaMuxULA2_t[16]
saidaMuxULA2_t[17] <= operativaMIPS:operativa.saidaMuxULA2_t[17]
saidaMuxULA2_t[18] <= operativaMIPS:operativa.saidaMuxULA2_t[18]
saidaMuxULA2_t[19] <= operativaMIPS:operativa.saidaMuxULA2_t[19]
saidaMuxULA2_t[20] <= operativaMIPS:operativa.saidaMuxULA2_t[20]
saidaMuxULA2_t[21] <= operativaMIPS:operativa.saidaMuxULA2_t[21]
saidaMuxULA2_t[22] <= operativaMIPS:operativa.saidaMuxULA2_t[22]
saidaMuxULA2_t[23] <= operativaMIPS:operativa.saidaMuxULA2_t[23]
saidaMuxULA2_t[24] <= operativaMIPS:operativa.saidaMuxULA2_t[24]
saidaMuxULA2_t[25] <= operativaMIPS:operativa.saidaMuxULA2_t[25]
saidaMuxULA2_t[26] <= operativaMIPS:operativa.saidaMuxULA2_t[26]
saidaMuxULA2_t[27] <= operativaMIPS:operativa.saidaMuxULA2_t[27]
saidaMuxULA2_t[28] <= operativaMIPS:operativa.saidaMuxULA2_t[28]
saidaMuxULA2_t[29] <= operativaMIPS:operativa.saidaMuxULA2_t[29]
saidaMuxULA2_t[30] <= operativaMIPS:operativa.saidaMuxULA2_t[30]
saidaMuxULA2_t[31] <= operativaMIPS:operativa.saidaMuxULA2_t[31]
shamt_t[0] <= operativaMIPS:operativa.shamt_t[0]
shamt_t[1] <= operativaMIPS:operativa.shamt_t[1]
shamt_t[2] <= operativaMIPS:operativa.shamt_t[2]
shamt_t[3] <= operativaMIPS:operativa.shamt_t[3]
shamt_t[4] <= operativaMIPS:operativa.shamt_t[4]
zero_t <= operativaMIPS:operativa.zero_t
SaidaALU_t[0] <= operativaMIPS:operativa.SaidaALU_t[0]
SaidaALU_t[1] <= operativaMIPS:operativa.SaidaALU_t[1]
SaidaALU_t[2] <= operativaMIPS:operativa.SaidaALU_t[2]
SaidaALU_t[3] <= operativaMIPS:operativa.SaidaALU_t[3]
SaidaALU_t[4] <= operativaMIPS:operativa.SaidaALU_t[4]
SaidaALU_t[5] <= operativaMIPS:operativa.SaidaALU_t[5]
SaidaALU_t[6] <= operativaMIPS:operativa.SaidaALU_t[6]
SaidaALU_t[7] <= operativaMIPS:operativa.SaidaALU_t[7]
SaidaALU_t[8] <= operativaMIPS:operativa.SaidaALU_t[8]
SaidaALU_t[9] <= operativaMIPS:operativa.SaidaALU_t[9]
SaidaALU_t[10] <= operativaMIPS:operativa.SaidaALU_t[10]
SaidaALU_t[11] <= operativaMIPS:operativa.SaidaALU_t[11]
SaidaALU_t[12] <= operativaMIPS:operativa.SaidaALU_t[12]
SaidaALU_t[13] <= operativaMIPS:operativa.SaidaALU_t[13]
SaidaALU_t[14] <= operativaMIPS:operativa.SaidaALU_t[14]
SaidaALU_t[15] <= operativaMIPS:operativa.SaidaALU_t[15]
SaidaALU_t[16] <= operativaMIPS:operativa.SaidaALU_t[16]
SaidaALU_t[17] <= operativaMIPS:operativa.SaidaALU_t[17]
SaidaALU_t[18] <= operativaMIPS:operativa.SaidaALU_t[18]
SaidaALU_t[19] <= operativaMIPS:operativa.SaidaALU_t[19]
SaidaALU_t[20] <= operativaMIPS:operativa.SaidaALU_t[20]
SaidaALU_t[21] <= operativaMIPS:operativa.SaidaALU_t[21]
SaidaALU_t[22] <= operativaMIPS:operativa.SaidaALU_t[22]
SaidaALU_t[23] <= operativaMIPS:operativa.SaidaALU_t[23]
SaidaALU_t[24] <= operativaMIPS:operativa.SaidaALU_t[24]
SaidaALU_t[25] <= operativaMIPS:operativa.SaidaALU_t[25]
SaidaALU_t[26] <= operativaMIPS:operativa.SaidaALU_t[26]
SaidaALU_t[27] <= operativaMIPS:operativa.SaidaALU_t[27]
SaidaALU_t[28] <= operativaMIPS:operativa.SaidaALU_t[28]
SaidaALU_t[29] <= operativaMIPS:operativa.SaidaALU_t[29]
SaidaALU_t[30] <= operativaMIPS:operativa.SaidaALU_t[30]
SaidaALU_t[31] <= operativaMIPS:operativa.SaidaALU_t[31]
saidaMuxPC_t[0] <= operativaMIPS:operativa.saidaMuxPC_t[0]
saidaMuxPC_t[1] <= operativaMIPS:operativa.saidaMuxPC_t[1]
saidaMuxPC_t[2] <= operativaMIPS:operativa.saidaMuxPC_t[2]
saidaMuxPC_t[3] <= operativaMIPS:operativa.saidaMuxPC_t[3]
saidaMuxPC_t[4] <= operativaMIPS:operativa.saidaMuxPC_t[4]
saidaMuxPC_t[5] <= operativaMIPS:operativa.saidaMuxPC_t[5]
saidaMuxPC_t[6] <= operativaMIPS:operativa.saidaMuxPC_t[6]
saidaMuxPC_t[7] <= operativaMIPS:operativa.saidaMuxPC_t[7]
saidaMuxPC_t[8] <= operativaMIPS:operativa.saidaMuxPC_t[8]
saidaMuxPC_t[9] <= operativaMIPS:operativa.saidaMuxPC_t[9]
saidaMuxPC_t[10] <= operativaMIPS:operativa.saidaMuxPC_t[10]
saidaMuxPC_t[11] <= operativaMIPS:operativa.saidaMuxPC_t[11]
saidaMuxPC_t[12] <= operativaMIPS:operativa.saidaMuxPC_t[12]
saidaMuxPC_t[13] <= operativaMIPS:operativa.saidaMuxPC_t[13]
saidaMuxPC_t[14] <= operativaMIPS:operativa.saidaMuxPC_t[14]
saidaMuxPC_t[15] <= operativaMIPS:operativa.saidaMuxPC_t[15]
saidaMuxPC_t[16] <= operativaMIPS:operativa.saidaMuxPC_t[16]
saidaMuxPC_t[17] <= operativaMIPS:operativa.saidaMuxPC_t[17]
saidaMuxPC_t[18] <= operativaMIPS:operativa.saidaMuxPC_t[18]
saidaMuxPC_t[19] <= operativaMIPS:operativa.saidaMuxPC_t[19]
saidaMuxPC_t[20] <= operativaMIPS:operativa.saidaMuxPC_t[20]
saidaMuxPC_t[21] <= operativaMIPS:operativa.saidaMuxPC_t[21]
saidaMuxPC_t[22] <= operativaMIPS:operativa.saidaMuxPC_t[22]
saidaMuxPC_t[23] <= operativaMIPS:operativa.saidaMuxPC_t[23]
saidaMuxPC_t[24] <= operativaMIPS:operativa.saidaMuxPC_t[24]
saidaMuxPC_t[25] <= operativaMIPS:operativa.saidaMuxPC_t[25]
saidaMuxPC_t[26] <= operativaMIPS:operativa.saidaMuxPC_t[26]
saidaMuxPC_t[27] <= operativaMIPS:operativa.saidaMuxPC_t[27]
saidaMuxPC_t[28] <= operativaMIPS:operativa.saidaMuxPC_t[28]
saidaMuxPC_t[29] <= operativaMIPS:operativa.saidaMuxPC_t[29]
saidaMuxPC_t[30] <= operativaMIPS:operativa.saidaMuxPC_t[30]
saidaMuxPC_t[31] <= operativaMIPS:operativa.saidaMuxPC_t[31]


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa
reset => ~NO_FANOUT~
clk => bregMIPS:breg.clk
clk => SaidaALU[0].CLK
clk => SaidaALU[1].CLK
clk => SaidaALU[2].CLK
clk => SaidaALU[3].CLK
clk => SaidaALU[4].CLK
clk => SaidaALU[5].CLK
clk => SaidaALU[6].CLK
clk => SaidaALU[7].CLK
clk => SaidaALU[8].CLK
clk => SaidaALU[9].CLK
clk => SaidaALU[10].CLK
clk => SaidaALU[11].CLK
clk => SaidaALU[12].CLK
clk => SaidaALU[13].CLK
clk => SaidaALU[14].CLK
clk => SaidaALU[15].CLK
clk => SaidaALU[16].CLK
clk => SaidaALU[17].CLK
clk => SaidaALU[18].CLK
clk => SaidaALU[19].CLK
clk => SaidaALU[20].CLK
clk => SaidaALU[21].CLK
clk => SaidaALU[22].CLK
clk => SaidaALU[23].CLK
clk => SaidaALU[24].CLK
clk => SaidaALU[25].CLK
clk => SaidaALU[26].CLK
clk => SaidaALU[27].CLK
clk => SaidaALU[28].CLK
clk => SaidaALU[29].CLK
clk => SaidaALU[30].CLK
clk => SaidaALU[31].CLK
clk => regB[0].CLK
clk => regB[1].CLK
clk => regB[2].CLK
clk => regB[3].CLK
clk => regB[4].CLK
clk => regB[5].CLK
clk => regB[6].CLK
clk => regB[7].CLK
clk => regB[8].CLK
clk => regB[9].CLK
clk => regB[10].CLK
clk => regB[11].CLK
clk => regB[12].CLK
clk => regB[13].CLK
clk => regB[14].CLK
clk => regB[15].CLK
clk => regB[16].CLK
clk => regB[17].CLK
clk => regB[18].CLK
clk => regB[19].CLK
clk => regB[20].CLK
clk => regB[21].CLK
clk => regB[22].CLK
clk => regB[23].CLK
clk => regB[24].CLK
clk => regB[25].CLK
clk => regB[26].CLK
clk => regB[27].CLK
clk => regB[28].CLK
clk => regB[29].CLK
clk => regB[30].CLK
clk => regB[31].CLK
clk => regA[0].CLK
clk => regA[1].CLK
clk => regA[2].CLK
clk => regA[3].CLK
clk => regA[4].CLK
clk => regA[5].CLK
clk => regA[6].CLK
clk => regA[7].CLK
clk => regA[8].CLK
clk => regA[9].CLK
clk => regA[10].CLK
clk => regA[11].CLK
clk => regA[12].CLK
clk => regA[13].CLK
clk => regA[14].CLK
clk => regA[15].CLK
clk => regA[16].CLK
clk => regA[17].CLK
clk => regA[18].CLK
clk => regA[19].CLK
clk => regA[20].CLK
clk => regA[21].CLK
clk => regA[22].CLK
clk => regA[23].CLK
clk => regA[24].CLK
clk => regA[25].CLK
clk => regA[26].CLK
clk => regA[27].CLK
clk => regA[28].CLK
clk => regA[29].CLK
clk => regA[30].CLK
clk => regA[31].CLK
clk => MDR[0].CLK
clk => MDR[1].CLK
clk => MDR[2].CLK
clk => MDR[3].CLK
clk => MDR[4].CLK
clk => MDR[5].CLK
clk => MDR[6].CLK
clk => MDR[7].CLK
clk => MDR[8].CLK
clk => MDR[9].CLK
clk => MDR[10].CLK
clk => MDR[11].CLK
clk => MDR[12].CLK
clk => MDR[13].CLK
clk => MDR[14].CLK
clk => MDR[15].CLK
clk => MDR[16].CLK
clk => MDR[17].CLK
clk => MDR[18].CLK
clk => MDR[19].CLK
clk => MDR[20].CLK
clk => MDR[21].CLK
clk => MDR[22].CLK
clk => MDR[23].CLK
clk => MDR[24].CLK
clk => MDR[25].CLK
clk => MDR[26].CLK
clk => MDR[27].CLK
clk => MDR[28].CLK
clk => MDR[29].CLK
clk => MDR[30].CLK
clk => MDR[31].CLK
clk => RI[0].CLK
clk => RI[1].CLK
clk => RI[2].CLK
clk => RI[3].CLK
clk => RI[4].CLK
clk => RI[5].CLK
clk => RI[6].CLK
clk => RI[7].CLK
clk => RI[8].CLK
clk => RI[9].CLK
clk => RI[10].CLK
clk => RI[11].CLK
clk => RI[12].CLK
clk => RI[13].CLK
clk => RI[14].CLK
clk => RI[15].CLK
clk => RI[16].CLK
clk => RI[17].CLK
clk => RI[18].CLK
clk => RI[19].CLK
clk => RI[20].CLK
clk => RI[21].CLK
clk => RI[22].CLK
clk => RI[23].CLK
clk => RI[24].CLK
clk => RI[25].CLK
clk => RI[26].CLK
clk => RI[27].CLK
clk => RI[28].CLK
clk => RI[29].CLK
clk => RI[30].CLK
clk => RI[31].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => PC[16].CLK
clk => PC[17].CLK
clk => PC[18].CLK
clk => PC[19].CLK
clk => PC[20].CLK
clk => PC[21].CLK
clk => PC[22].CLK
clk => PC[23].CLK
clk => PC[24].CLK
clk => PC[25].CLK
clk => PC[26].CLK
clk => PC[27].CLK
clk => PC[28].CLK
clk => PC[29].CLK
clk => PC[30].CLK
clk => PC[31].CLK
clkAddressMem => memoriaMIPS:mem.clock
opALU[0] => Mux64.IN5
opALU[0] => Mux66.IN5
opALU[0] => Mux68.IN5
opALU[0] => Mux70.IN5
opALU[0] => Mux73.IN5
opALU[1] => Mux64.IN4
opALU[1] => Mux66.IN4
opALU[1] => Mux68.IN4
opALU[1] => Mux70.IN4
opALU[1] => Mux73.IN4
orgAALU => Selector45.IN3
orgAALU => Selector46.IN3
orgAALU => Selector47.IN3
orgAALU => Selector48.IN3
orgAALU => Selector49.IN3
orgAALU => Selector50.IN3
orgAALU => Selector51.IN3
orgAALU => Selector52.IN3
orgAALU => Selector53.IN3
orgAALU => Selector54.IN3
orgAALU => Selector55.IN3
orgAALU => Selector56.IN3
orgAALU => Selector57.IN3
orgAALU => Selector58.IN3
orgAALU => Selector59.IN3
orgAALU => Selector60.IN3
orgAALU => Selector61.IN3
orgAALU => Selector62.IN3
orgAALU => Selector63.IN3
orgAALU => Selector64.IN3
orgAALU => Selector65.IN3
orgAALU => Selector66.IN3
orgAALU => Selector67.IN3
orgAALU => Selector68.IN3
orgAALU => Selector69.IN3
orgAALU => Selector70.IN3
orgAALU => Selector71.IN3
orgAALU => Selector72.IN3
orgAALU => Selector73.IN3
orgAALU => Selector74.IN3
orgAALU => Selector75.IN3
orgAALU => Selector76.IN3
orgAALU => Selector45.IN1
orgAALU => Selector46.IN1
orgAALU => Selector47.IN1
orgAALU => Selector48.IN1
orgAALU => Selector49.IN1
orgAALU => Selector50.IN1
orgAALU => Selector51.IN1
orgAALU => Selector52.IN1
orgAALU => Selector53.IN1
orgAALU => Selector54.IN1
orgAALU => Selector55.IN1
orgAALU => Selector56.IN1
orgAALU => Selector57.IN1
orgAALU => Selector58.IN1
orgAALU => Selector59.IN1
orgAALU => Selector60.IN1
orgAALU => Selector61.IN1
orgAALU => Selector62.IN1
orgAALU => Selector63.IN1
orgAALU => Selector64.IN1
orgAALU => Selector65.IN1
orgAALU => Selector66.IN1
orgAALU => Selector67.IN1
orgAALU => Selector68.IN1
orgAALU => Selector69.IN1
orgAALU => Selector70.IN1
orgAALU => Selector71.IN1
orgAALU => Selector72.IN1
orgAALU => Selector73.IN1
orgAALU => Selector74.IN1
orgAALU => Selector75.IN1
orgAALU => Selector76.IN1
orgBALU[0] => Mux0.IN2
orgBALU[0] => Mux1.IN2
orgBALU[0] => Mux2.IN2
orgBALU[0] => Mux3.IN2
orgBALU[0] => Mux4.IN2
orgBALU[0] => Mux5.IN2
orgBALU[0] => Mux6.IN2
orgBALU[0] => Mux7.IN2
orgBALU[0] => Mux8.IN2
orgBALU[0] => Mux9.IN2
orgBALU[0] => Mux10.IN2
orgBALU[0] => Mux11.IN2
orgBALU[0] => Mux12.IN2
orgBALU[0] => Mux13.IN2
orgBALU[0] => Mux14.IN2
orgBALU[0] => Mux15.IN2
orgBALU[0] => Mux16.IN2
orgBALU[0] => Mux17.IN2
orgBALU[0] => Mux18.IN2
orgBALU[0] => Mux19.IN2
orgBALU[0] => Mux20.IN2
orgBALU[0] => Mux21.IN2
orgBALU[0] => Mux22.IN2
orgBALU[0] => Mux23.IN2
orgBALU[0] => Mux24.IN2
orgBALU[0] => Mux25.IN2
orgBALU[0] => Mux26.IN2
orgBALU[0] => Mux27.IN2
orgBALU[0] => Mux28.IN2
orgBALU[0] => Mux29.IN2
orgBALU[0] => Mux30.IN3
orgBALU[0] => Mux31.IN3
orgBALU[1] => Mux0.IN1
orgBALU[1] => Mux1.IN1
orgBALU[1] => Mux2.IN1
orgBALU[1] => Mux3.IN1
orgBALU[1] => Mux4.IN1
orgBALU[1] => Mux5.IN1
orgBALU[1] => Mux6.IN1
orgBALU[1] => Mux7.IN1
orgBALU[1] => Mux8.IN1
orgBALU[1] => Mux9.IN1
orgBALU[1] => Mux10.IN1
orgBALU[1] => Mux11.IN1
orgBALU[1] => Mux12.IN1
orgBALU[1] => Mux13.IN1
orgBALU[1] => Mux14.IN1
orgBALU[1] => Mux15.IN1
orgBALU[1] => Mux16.IN1
orgBALU[1] => Mux17.IN1
orgBALU[1] => Mux18.IN1
orgBALU[1] => Mux19.IN1
orgBALU[1] => Mux20.IN1
orgBALU[1] => Mux21.IN1
orgBALU[1] => Mux22.IN1
orgBALU[1] => Mux23.IN1
orgBALU[1] => Mux24.IN1
orgBALU[1] => Mux25.IN1
orgBALU[1] => Mux26.IN1
orgBALU[1] => Mux27.IN1
orgBALU[1] => Mux28.IN1
orgBALU[1] => Mux29.IN1
orgBALU[1] => Mux30.IN2
orgBALU[1] => Mux31.IN2
writeBREG => bregMIPS:breg.wreg
regDst => Selector8.IN3
regDst => Selector9.IN3
regDst => Selector10.IN3
regDst => Selector11.IN3
regDst => Selector12.IN3
regDst => Selector8.IN1
regDst => Selector9.IN1
regDst => Selector10.IN1
regDst => Selector11.IN1
regDst => Selector12.IN1
Mem2Reg => Selector13.IN3
Mem2Reg => Selector14.IN3
Mem2Reg => Selector15.IN3
Mem2Reg => Selector16.IN3
Mem2Reg => Selector17.IN3
Mem2Reg => Selector18.IN3
Mem2Reg => Selector19.IN3
Mem2Reg => Selector20.IN3
Mem2Reg => Selector21.IN3
Mem2Reg => Selector22.IN3
Mem2Reg => Selector23.IN3
Mem2Reg => Selector24.IN3
Mem2Reg => Selector25.IN3
Mem2Reg => Selector26.IN3
Mem2Reg => Selector27.IN3
Mem2Reg => Selector28.IN3
Mem2Reg => Selector29.IN3
Mem2Reg => Selector30.IN3
Mem2Reg => Selector31.IN3
Mem2Reg => Selector32.IN3
Mem2Reg => Selector33.IN3
Mem2Reg => Selector34.IN3
Mem2Reg => Selector35.IN3
Mem2Reg => Selector36.IN3
Mem2Reg => Selector37.IN3
Mem2Reg => Selector38.IN3
Mem2Reg => Selector39.IN3
Mem2Reg => Selector40.IN3
Mem2Reg => Selector41.IN3
Mem2Reg => Selector42.IN3
Mem2Reg => Selector43.IN3
Mem2Reg => Selector44.IN3
Mem2Reg => Selector13.IN1
Mem2Reg => Selector14.IN1
Mem2Reg => Selector15.IN1
Mem2Reg => Selector16.IN1
Mem2Reg => Selector17.IN1
Mem2Reg => Selector18.IN1
Mem2Reg => Selector19.IN1
Mem2Reg => Selector20.IN1
Mem2Reg => Selector21.IN1
Mem2Reg => Selector22.IN1
Mem2Reg => Selector23.IN1
Mem2Reg => Selector24.IN1
Mem2Reg => Selector25.IN1
Mem2Reg => Selector26.IN1
Mem2Reg => Selector27.IN1
Mem2Reg => Selector28.IN1
Mem2Reg => Selector29.IN1
Mem2Reg => Selector30.IN1
Mem2Reg => Selector31.IN1
Mem2Reg => Selector32.IN1
Mem2Reg => Selector33.IN1
Mem2Reg => Selector34.IN1
Mem2Reg => Selector35.IN1
Mem2Reg => Selector36.IN1
Mem2Reg => Selector37.IN1
Mem2Reg => Selector38.IN1
Mem2Reg => Selector39.IN1
Mem2Reg => Selector40.IN1
Mem2Reg => Selector41.IN1
Mem2Reg => Selector42.IN1
Mem2Reg => Selector43.IN1
Mem2Reg => Selector44.IN1
writeMem => memoriaMIPS:mem.wren
iorD => Selector0.IN5
iorD => Selector1.IN3
iorD => Selector2.IN3
iorD => Selector3.IN3
iorD => Selector4.IN3
iorD => Selector5.IN3
iorD => Selector6.IN3
iorD => Selector7.IN3
iorD => Selector0.IN3
iorD => Selector1.IN1
iorD => Selector2.IN1
iorD => Selector3.IN1
iorD => Selector4.IN1
iorD => Selector5.IN1
iorD => Selector6.IN1
iorD => Selector7.IN1
escreveIR => RI[0].ENA
escreveIR => RI[1].ENA
escreveIR => RI[2].ENA
escreveIR => RI[3].ENA
escreveIR => RI[4].ENA
escreveIR => RI[5].ENA
escreveIR => RI[6].ENA
escreveIR => RI[7].ENA
escreveIR => RI[8].ENA
escreveIR => RI[9].ENA
escreveIR => RI[10].ENA
escreveIR => RI[11].ENA
escreveIR => RI[12].ENA
escreveIR => RI[13].ENA
escreveIR => RI[14].ENA
escreveIR => RI[15].ENA
escreveIR => RI[16].ENA
escreveIR => RI[17].ENA
escreveIR => RI[18].ENA
escreveIR => RI[19].ENA
escreveIR => RI[20].ENA
escreveIR => RI[21].ENA
escreveIR => RI[22].ENA
escreveIR => RI[23].ENA
escreveIR => RI[24].ENA
escreveIR => RI[25].ENA
escreveIR => RI[26].ENA
escreveIR => RI[27].ENA
escreveIR => RI[28].ENA
escreveIR => RI[29].ENA
escreveIR => RI[30].ENA
escreveIR => RI[31].ENA
orgPC[0] => Mux32.IN2
orgPC[0] => Mux33.IN2
orgPC[0] => Mux34.IN2
orgPC[0] => Mux35.IN2
orgPC[0] => Mux36.IN2
orgPC[0] => Mux37.IN2
orgPC[0] => Mux38.IN2
orgPC[0] => Mux39.IN2
orgPC[0] => Mux40.IN2
orgPC[0] => Mux41.IN2
orgPC[0] => Mux42.IN2
orgPC[0] => Mux43.IN2
orgPC[0] => Mux44.IN2
orgPC[0] => Mux45.IN2
orgPC[0] => Mux46.IN2
orgPC[0] => Mux47.IN2
orgPC[0] => Mux48.IN2
orgPC[0] => Mux49.IN2
orgPC[0] => Mux50.IN2
orgPC[0] => Mux51.IN2
orgPC[0] => Mux52.IN2
orgPC[0] => Mux53.IN2
orgPC[0] => Mux54.IN2
orgPC[0] => Mux55.IN2
orgPC[0] => Mux56.IN2
orgPC[0] => Mux57.IN2
orgPC[0] => Mux58.IN2
orgPC[0] => Mux59.IN2
orgPC[0] => Mux60.IN2
orgPC[0] => Mux61.IN2
orgPC[0] => Mux62.IN3
orgPC[0] => Mux63.IN3
orgPC[1] => Mux32.IN1
orgPC[1] => Mux33.IN1
orgPC[1] => Mux34.IN1
orgPC[1] => Mux35.IN1
orgPC[1] => Mux36.IN1
orgPC[1] => Mux37.IN1
orgPC[1] => Mux38.IN1
orgPC[1] => Mux39.IN1
orgPC[1] => Mux40.IN1
orgPC[1] => Mux41.IN1
orgPC[1] => Mux42.IN1
orgPC[1] => Mux43.IN1
orgPC[1] => Mux44.IN1
orgPC[1] => Mux45.IN1
orgPC[1] => Mux46.IN1
orgPC[1] => Mux47.IN1
orgPC[1] => Mux48.IN1
orgPC[1] => Mux49.IN1
orgPC[1] => Mux50.IN1
orgPC[1] => Mux51.IN1
orgPC[1] => Mux52.IN1
orgPC[1] => Mux53.IN1
orgPC[1] => Mux54.IN1
orgPC[1] => Mux55.IN1
orgPC[1] => Mux56.IN1
orgPC[1] => Mux57.IN1
orgPC[1] => Mux58.IN1
orgPC[1] => Mux59.IN1
orgPC[1] => Mux60.IN1
orgPC[1] => Mux61.IN1
orgPC[1] => Mux62.IN2
orgPC[1] => Mux63.IN2
escrevePC => PC_behavior.IN1
escrevePCCond => PC_behavior.IN1
escrevePCCondN => PC_behavior.IN1
PC_t[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_t[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_t[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_t[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_t[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_t[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_t[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_t[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_t[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_t[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC_t[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC_t[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC_t[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC_t[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC_t[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC_t[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC_t[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC_t[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC_t[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC_t[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC_t[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC_t[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC_t[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC_t[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC_t[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC_t[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC_t[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC_t[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC_t[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC_t[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC_t[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC_t[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem_t[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
RI_t[0] <= RI[0].DB_MAX_OUTPUT_PORT_TYPE
RI_t[1] <= RI[1].DB_MAX_OUTPUT_PORT_TYPE
RI_t[2] <= RI[2].DB_MAX_OUTPUT_PORT_TYPE
RI_t[3] <= RI[3].DB_MAX_OUTPUT_PORT_TYPE
RI_t[4] <= RI[4].DB_MAX_OUTPUT_PORT_TYPE
RI_t[5] <= RI[5].DB_MAX_OUTPUT_PORT_TYPE
RI_t[6] <= RI[6].DB_MAX_OUTPUT_PORT_TYPE
RI_t[7] <= RI[7].DB_MAX_OUTPUT_PORT_TYPE
RI_t[8] <= RI[8].DB_MAX_OUTPUT_PORT_TYPE
RI_t[9] <= RI[9].DB_MAX_OUTPUT_PORT_TYPE
RI_t[10] <= RI[10].DB_MAX_OUTPUT_PORT_TYPE
RI_t[11] <= RI[11].DB_MAX_OUTPUT_PORT_TYPE
RI_t[12] <= RI[12].DB_MAX_OUTPUT_PORT_TYPE
RI_t[13] <= RI[13].DB_MAX_OUTPUT_PORT_TYPE
RI_t[14] <= RI[14].DB_MAX_OUTPUT_PORT_TYPE
RI_t[15] <= RI[15].DB_MAX_OUTPUT_PORT_TYPE
RI_t[16] <= RI[16].DB_MAX_OUTPUT_PORT_TYPE
RI_t[17] <= RI[17].DB_MAX_OUTPUT_PORT_TYPE
RI_t[18] <= RI[18].DB_MAX_OUTPUT_PORT_TYPE
RI_t[19] <= RI[19].DB_MAX_OUTPUT_PORT_TYPE
RI_t[20] <= RI[20].DB_MAX_OUTPUT_PORT_TYPE
RI_t[21] <= RI[21].DB_MAX_OUTPUT_PORT_TYPE
RI_t[22] <= RI[22].DB_MAX_OUTPUT_PORT_TYPE
RI_t[23] <= RI[23].DB_MAX_OUTPUT_PORT_TYPE
RI_t[24] <= RI[24].DB_MAX_OUTPUT_PORT_TYPE
RI_t[25] <= RI[25].DB_MAX_OUTPUT_PORT_TYPE
RI_t[26] <= RI[26].DB_MAX_OUTPUT_PORT_TYPE
RI_t[27] <= RI[27].DB_MAX_OUTPUT_PORT_TYPE
RI_t[28] <= RI[28].DB_MAX_OUTPUT_PORT_TYPE
RI_t[29] <= RI[29].DB_MAX_OUTPUT_PORT_TYPE
RI_t[30] <= RI[30].DB_MAX_OUTPUT_PORT_TYPE
RI_t[31] <= RI[31].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[0] <= MDR[0].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[1] <= MDR[1].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[2] <= MDR[2].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[3] <= MDR[3].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[4] <= MDR[4].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[5] <= MDR[5].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[6] <= MDR[6].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[7] <= MDR[7].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[8] <= MDR[8].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[9] <= MDR[9].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[10] <= MDR[10].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[11] <= MDR[11].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[12] <= MDR[12].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[13] <= MDR[13].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[14] <= MDR[14].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[15] <= MDR[15].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[16] <= MDR[16].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[17] <= MDR[17].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[18] <= MDR[18].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[19] <= MDR[19].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[20] <= MDR[20].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[21] <= MDR[21].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[22] <= MDR[22].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[23] <= MDR[23].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[24] <= MDR[24].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[25] <= MDR[25].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[26] <= MDR[26].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[27] <= MDR[27].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[28] <= MDR[28].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[29] <= MDR[29].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[30] <= MDR[30].DB_MAX_OUTPUT_PORT_TYPE
MDR_t[31] <= MDR[31].DB_MAX_OUTPUT_PORT_TYPE
saidaMuxRegDst_t[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxRegDst_t[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxRegDst_t[2] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxRegDst_t[3] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxRegDst_t[4] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[0] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[1] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[2] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[3] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[4] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[5] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[6] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[7] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[8] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[9] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[10] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[11] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[12] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[13] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[14] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[15] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[16] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[17] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[18] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[19] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[20] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[21] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[22] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[23] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[24] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[25] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[26] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[27] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[28] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[29] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[30] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxMem2Reg_t[31] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
regA_t[0] <= regA[0].DB_MAX_OUTPUT_PORT_TYPE
regA_t[1] <= regA[1].DB_MAX_OUTPUT_PORT_TYPE
regA_t[2] <= regA[2].DB_MAX_OUTPUT_PORT_TYPE
regA_t[3] <= regA[3].DB_MAX_OUTPUT_PORT_TYPE
regA_t[4] <= regA[4].DB_MAX_OUTPUT_PORT_TYPE
regA_t[5] <= regA[5].DB_MAX_OUTPUT_PORT_TYPE
regA_t[6] <= regA[6].DB_MAX_OUTPUT_PORT_TYPE
regA_t[7] <= regA[7].DB_MAX_OUTPUT_PORT_TYPE
regA_t[8] <= regA[8].DB_MAX_OUTPUT_PORT_TYPE
regA_t[9] <= regA[9].DB_MAX_OUTPUT_PORT_TYPE
regA_t[10] <= regA[10].DB_MAX_OUTPUT_PORT_TYPE
regA_t[11] <= regA[11].DB_MAX_OUTPUT_PORT_TYPE
regA_t[12] <= regA[12].DB_MAX_OUTPUT_PORT_TYPE
regA_t[13] <= regA[13].DB_MAX_OUTPUT_PORT_TYPE
regA_t[14] <= regA[14].DB_MAX_OUTPUT_PORT_TYPE
regA_t[15] <= regA[15].DB_MAX_OUTPUT_PORT_TYPE
regA_t[16] <= regA[16].DB_MAX_OUTPUT_PORT_TYPE
regA_t[17] <= regA[17].DB_MAX_OUTPUT_PORT_TYPE
regA_t[18] <= regA[18].DB_MAX_OUTPUT_PORT_TYPE
regA_t[19] <= regA[19].DB_MAX_OUTPUT_PORT_TYPE
regA_t[20] <= regA[20].DB_MAX_OUTPUT_PORT_TYPE
regA_t[21] <= regA[21].DB_MAX_OUTPUT_PORT_TYPE
regA_t[22] <= regA[22].DB_MAX_OUTPUT_PORT_TYPE
regA_t[23] <= regA[23].DB_MAX_OUTPUT_PORT_TYPE
regA_t[24] <= regA[24].DB_MAX_OUTPUT_PORT_TYPE
regA_t[25] <= regA[25].DB_MAX_OUTPUT_PORT_TYPE
regA_t[26] <= regA[26].DB_MAX_OUTPUT_PORT_TYPE
regA_t[27] <= regA[27].DB_MAX_OUTPUT_PORT_TYPE
regA_t[28] <= regA[28].DB_MAX_OUTPUT_PORT_TYPE
regA_t[29] <= regA[29].DB_MAX_OUTPUT_PORT_TYPE
regA_t[30] <= regA[30].DB_MAX_OUTPUT_PORT_TYPE
regA_t[31] <= regA[31].DB_MAX_OUTPUT_PORT_TYPE
regB_t[0] <= regB[0].DB_MAX_OUTPUT_PORT_TYPE
regB_t[1] <= regB[1].DB_MAX_OUTPUT_PORT_TYPE
regB_t[2] <= regB[2].DB_MAX_OUTPUT_PORT_TYPE
regB_t[3] <= regB[3].DB_MAX_OUTPUT_PORT_TYPE
regB_t[4] <= regB[4].DB_MAX_OUTPUT_PORT_TYPE
regB_t[5] <= regB[5].DB_MAX_OUTPUT_PORT_TYPE
regB_t[6] <= regB[6].DB_MAX_OUTPUT_PORT_TYPE
regB_t[7] <= regB[7].DB_MAX_OUTPUT_PORT_TYPE
regB_t[8] <= regB[8].DB_MAX_OUTPUT_PORT_TYPE
regB_t[9] <= regB[9].DB_MAX_OUTPUT_PORT_TYPE
regB_t[10] <= regB[10].DB_MAX_OUTPUT_PORT_TYPE
regB_t[11] <= regB[11].DB_MAX_OUTPUT_PORT_TYPE
regB_t[12] <= regB[12].DB_MAX_OUTPUT_PORT_TYPE
regB_t[13] <= regB[13].DB_MAX_OUTPUT_PORT_TYPE
regB_t[14] <= regB[14].DB_MAX_OUTPUT_PORT_TYPE
regB_t[15] <= regB[15].DB_MAX_OUTPUT_PORT_TYPE
regB_t[16] <= regB[16].DB_MAX_OUTPUT_PORT_TYPE
regB_t[17] <= regB[17].DB_MAX_OUTPUT_PORT_TYPE
regB_t[18] <= regB[18].DB_MAX_OUTPUT_PORT_TYPE
regB_t[19] <= regB[19].DB_MAX_OUTPUT_PORT_TYPE
regB_t[20] <= regB[20].DB_MAX_OUTPUT_PORT_TYPE
regB_t[21] <= regB[21].DB_MAX_OUTPUT_PORT_TYPE
regB_t[22] <= regB[22].DB_MAX_OUTPUT_PORT_TYPE
regB_t[23] <= regB[23].DB_MAX_OUTPUT_PORT_TYPE
regB_t[24] <= regB[24].DB_MAX_OUTPUT_PORT_TYPE
regB_t[25] <= regB[25].DB_MAX_OUTPUT_PORT_TYPE
regB_t[26] <= regB[26].DB_MAX_OUTPUT_PORT_TYPE
regB_t[27] <= regB[27].DB_MAX_OUTPUT_PORT_TYPE
regB_t[28] <= regB[28].DB_MAX_OUTPUT_PORT_TYPE
regB_t[29] <= regB[29].DB_MAX_OUTPUT_PORT_TYPE
regB_t[30] <= regB[30].DB_MAX_OUTPUT_PORT_TYPE
regB_t[31] <= regB[31].DB_MAX_OUTPUT_PORT_TYPE
saidaCntrALU_t[0] <= saidaCntrALU[0].DB_MAX_OUTPUT_PORT_TYPE
saidaCntrALU_t[1] <= saidaCntrALU[1].DB_MAX_OUTPUT_PORT_TYPE
saidaCntrALU_t[2] <= saidaCntrALU[2].DB_MAX_OUTPUT_PORT_TYPE
saidaCntrALU_t[3] <= saidaCntrALU[3].DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[0] <= Selector76.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[1] <= Selector75.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[2] <= Selector74.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[3] <= Selector73.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[4] <= Selector72.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[5] <= Selector71.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[6] <= Selector70.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[7] <= Selector69.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[8] <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[9] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[10] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[11] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[12] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[13] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[14] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[15] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[16] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[17] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[18] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[19] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[20] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[21] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[22] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[23] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[24] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[25] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[26] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[27] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[28] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[29] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[30] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA1_t[31] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxULA2_t[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
shamt_t[0] <= RI[6].DB_MAX_OUTPUT_PORT_TYPE
shamt_t[1] <= RI[7].DB_MAX_OUTPUT_PORT_TYPE
shamt_t[2] <= RI[8].DB_MAX_OUTPUT_PORT_TYPE
shamt_t[3] <= RI[9].DB_MAX_OUTPUT_PORT_TYPE
shamt_t[4] <= RI[10].DB_MAX_OUTPUT_PORT_TYPE
zero_t <= ulaMIPS:ula.zero
SaidaALU_t[0] <= SaidaALU[0].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[1] <= SaidaALU[1].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[2] <= SaidaALU[2].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[3] <= SaidaALU[3].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[4] <= SaidaALU[4].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[5] <= SaidaALU[5].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[6] <= SaidaALU[6].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[7] <= SaidaALU[7].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[8] <= SaidaALU[8].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[9] <= SaidaALU[9].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[10] <= SaidaALU[10].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[11] <= SaidaALU[11].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[12] <= SaidaALU[12].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[13] <= SaidaALU[13].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[14] <= SaidaALU[14].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[15] <= SaidaALU[15].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[16] <= SaidaALU[16].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[17] <= SaidaALU[17].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[18] <= SaidaALU[18].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[19] <= SaidaALU[19].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[20] <= SaidaALU[20].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[21] <= SaidaALU[21].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[22] <= SaidaALU[22].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[23] <= SaidaALU[23].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[24] <= SaidaALU[24].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[25] <= SaidaALU[25].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[26] <= SaidaALU[26].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[27] <= SaidaALU[27].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[28] <= SaidaALU[28].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[29] <= SaidaALU[29].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[30] <= SaidaALU[30].DB_MAX_OUTPUT_PORT_TYPE
SaidaALU_t[31] <= SaidaALU[31].DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
saidaMuxPC_t[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component
wren_a => altsyncram_ufd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ufd1:auto_generated.data_a[0]
data_a[1] => altsyncram_ufd1:auto_generated.data_a[1]
data_a[2] => altsyncram_ufd1:auto_generated.data_a[2]
data_a[3] => altsyncram_ufd1:auto_generated.data_a[3]
data_a[4] => altsyncram_ufd1:auto_generated.data_a[4]
data_a[5] => altsyncram_ufd1:auto_generated.data_a[5]
data_a[6] => altsyncram_ufd1:auto_generated.data_a[6]
data_a[7] => altsyncram_ufd1:auto_generated.data_a[7]
data_a[8] => altsyncram_ufd1:auto_generated.data_a[8]
data_a[9] => altsyncram_ufd1:auto_generated.data_a[9]
data_a[10] => altsyncram_ufd1:auto_generated.data_a[10]
data_a[11] => altsyncram_ufd1:auto_generated.data_a[11]
data_a[12] => altsyncram_ufd1:auto_generated.data_a[12]
data_a[13] => altsyncram_ufd1:auto_generated.data_a[13]
data_a[14] => altsyncram_ufd1:auto_generated.data_a[14]
data_a[15] => altsyncram_ufd1:auto_generated.data_a[15]
data_a[16] => altsyncram_ufd1:auto_generated.data_a[16]
data_a[17] => altsyncram_ufd1:auto_generated.data_a[17]
data_a[18] => altsyncram_ufd1:auto_generated.data_a[18]
data_a[19] => altsyncram_ufd1:auto_generated.data_a[19]
data_a[20] => altsyncram_ufd1:auto_generated.data_a[20]
data_a[21] => altsyncram_ufd1:auto_generated.data_a[21]
data_a[22] => altsyncram_ufd1:auto_generated.data_a[22]
data_a[23] => altsyncram_ufd1:auto_generated.data_a[23]
data_a[24] => altsyncram_ufd1:auto_generated.data_a[24]
data_a[25] => altsyncram_ufd1:auto_generated.data_a[25]
data_a[26] => altsyncram_ufd1:auto_generated.data_a[26]
data_a[27] => altsyncram_ufd1:auto_generated.data_a[27]
data_a[28] => altsyncram_ufd1:auto_generated.data_a[28]
data_a[29] => altsyncram_ufd1:auto_generated.data_a[29]
data_a[30] => altsyncram_ufd1:auto_generated.data_a[30]
data_a[31] => altsyncram_ufd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ufd1:auto_generated.address_a[0]
address_a[1] => altsyncram_ufd1:auto_generated.address_a[1]
address_a[2] => altsyncram_ufd1:auto_generated.address_a[2]
address_a[3] => altsyncram_ufd1:auto_generated.address_a[3]
address_a[4] => altsyncram_ufd1:auto_generated.address_a[4]
address_a[5] => altsyncram_ufd1:auto_generated.address_a[5]
address_a[6] => altsyncram_ufd1:auto_generated.address_a[6]
address_a[7] => altsyncram_ufd1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ufd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ufd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ufd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ufd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ufd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ufd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ufd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ufd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ufd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ufd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ufd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ufd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ufd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ufd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ufd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ufd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ufd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ufd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ufd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ufd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ufd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ufd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ufd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ufd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ufd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ufd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ufd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ufd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ufd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ufd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ufd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ufd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ufd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|bregMIPS:breg
clk => breg[31][0].CLK
clk => breg[31][1].CLK
clk => breg[31][2].CLK
clk => breg[31][3].CLK
clk => breg[31][4].CLK
clk => breg[31][5].CLK
clk => breg[31][6].CLK
clk => breg[31][7].CLK
clk => breg[31][8].CLK
clk => breg[31][9].CLK
clk => breg[31][10].CLK
clk => breg[31][11].CLK
clk => breg[31][12].CLK
clk => breg[31][13].CLK
clk => breg[31][14].CLK
clk => breg[31][15].CLK
clk => breg[31][16].CLK
clk => breg[31][17].CLK
clk => breg[31][18].CLK
clk => breg[31][19].CLK
clk => breg[31][20].CLK
clk => breg[31][21].CLK
clk => breg[31][22].CLK
clk => breg[31][23].CLK
clk => breg[31][24].CLK
clk => breg[31][25].CLK
clk => breg[31][26].CLK
clk => breg[31][27].CLK
clk => breg[31][28].CLK
clk => breg[31][29].CLK
clk => breg[31][30].CLK
clk => breg[31][31].CLK
clk => breg[30][0].CLK
clk => breg[30][1].CLK
clk => breg[30][2].CLK
clk => breg[30][3].CLK
clk => breg[30][4].CLK
clk => breg[30][5].CLK
clk => breg[30][6].CLK
clk => breg[30][7].CLK
clk => breg[30][8].CLK
clk => breg[30][9].CLK
clk => breg[30][10].CLK
clk => breg[30][11].CLK
clk => breg[30][12].CLK
clk => breg[30][13].CLK
clk => breg[30][14].CLK
clk => breg[30][15].CLK
clk => breg[30][16].CLK
clk => breg[30][17].CLK
clk => breg[30][18].CLK
clk => breg[30][19].CLK
clk => breg[30][20].CLK
clk => breg[30][21].CLK
clk => breg[30][22].CLK
clk => breg[30][23].CLK
clk => breg[30][24].CLK
clk => breg[30][25].CLK
clk => breg[30][26].CLK
clk => breg[30][27].CLK
clk => breg[30][28].CLK
clk => breg[30][29].CLK
clk => breg[30][30].CLK
clk => breg[30][31].CLK
clk => breg[29][0].CLK
clk => breg[29][1].CLK
clk => breg[29][2].CLK
clk => breg[29][3].CLK
clk => breg[29][4].CLK
clk => breg[29][5].CLK
clk => breg[29][6].CLK
clk => breg[29][7].CLK
clk => breg[29][8].CLK
clk => breg[29][9].CLK
clk => breg[29][10].CLK
clk => breg[29][11].CLK
clk => breg[29][12].CLK
clk => breg[29][13].CLK
clk => breg[29][14].CLK
clk => breg[29][15].CLK
clk => breg[29][16].CLK
clk => breg[29][17].CLK
clk => breg[29][18].CLK
clk => breg[29][19].CLK
clk => breg[29][20].CLK
clk => breg[29][21].CLK
clk => breg[29][22].CLK
clk => breg[29][23].CLK
clk => breg[29][24].CLK
clk => breg[29][25].CLK
clk => breg[29][26].CLK
clk => breg[29][27].CLK
clk => breg[29][28].CLK
clk => breg[29][29].CLK
clk => breg[29][30].CLK
clk => breg[29][31].CLK
clk => breg[28][0].CLK
clk => breg[28][1].CLK
clk => breg[28][2].CLK
clk => breg[28][3].CLK
clk => breg[28][4].CLK
clk => breg[28][5].CLK
clk => breg[28][6].CLK
clk => breg[28][7].CLK
clk => breg[28][8].CLK
clk => breg[28][9].CLK
clk => breg[28][10].CLK
clk => breg[28][11].CLK
clk => breg[28][12].CLK
clk => breg[28][13].CLK
clk => breg[28][14].CLK
clk => breg[28][15].CLK
clk => breg[28][16].CLK
clk => breg[28][17].CLK
clk => breg[28][18].CLK
clk => breg[28][19].CLK
clk => breg[28][20].CLK
clk => breg[28][21].CLK
clk => breg[28][22].CLK
clk => breg[28][23].CLK
clk => breg[28][24].CLK
clk => breg[28][25].CLK
clk => breg[28][26].CLK
clk => breg[28][27].CLK
clk => breg[28][28].CLK
clk => breg[28][29].CLK
clk => breg[28][30].CLK
clk => breg[28][31].CLK
clk => breg[27][0].CLK
clk => breg[27][1].CLK
clk => breg[27][2].CLK
clk => breg[27][3].CLK
clk => breg[27][4].CLK
clk => breg[27][5].CLK
clk => breg[27][6].CLK
clk => breg[27][7].CLK
clk => breg[27][8].CLK
clk => breg[27][9].CLK
clk => breg[27][10].CLK
clk => breg[27][11].CLK
clk => breg[27][12].CLK
clk => breg[27][13].CLK
clk => breg[27][14].CLK
clk => breg[27][15].CLK
clk => breg[27][16].CLK
clk => breg[27][17].CLK
clk => breg[27][18].CLK
clk => breg[27][19].CLK
clk => breg[27][20].CLK
clk => breg[27][21].CLK
clk => breg[27][22].CLK
clk => breg[27][23].CLK
clk => breg[27][24].CLK
clk => breg[27][25].CLK
clk => breg[27][26].CLK
clk => breg[27][27].CLK
clk => breg[27][28].CLK
clk => breg[27][29].CLK
clk => breg[27][30].CLK
clk => breg[27][31].CLK
clk => breg[26][0].CLK
clk => breg[26][1].CLK
clk => breg[26][2].CLK
clk => breg[26][3].CLK
clk => breg[26][4].CLK
clk => breg[26][5].CLK
clk => breg[26][6].CLK
clk => breg[26][7].CLK
clk => breg[26][8].CLK
clk => breg[26][9].CLK
clk => breg[26][10].CLK
clk => breg[26][11].CLK
clk => breg[26][12].CLK
clk => breg[26][13].CLK
clk => breg[26][14].CLK
clk => breg[26][15].CLK
clk => breg[26][16].CLK
clk => breg[26][17].CLK
clk => breg[26][18].CLK
clk => breg[26][19].CLK
clk => breg[26][20].CLK
clk => breg[26][21].CLK
clk => breg[26][22].CLK
clk => breg[26][23].CLK
clk => breg[26][24].CLK
clk => breg[26][25].CLK
clk => breg[26][26].CLK
clk => breg[26][27].CLK
clk => breg[26][28].CLK
clk => breg[26][29].CLK
clk => breg[26][30].CLK
clk => breg[26][31].CLK
clk => breg[25][0].CLK
clk => breg[25][1].CLK
clk => breg[25][2].CLK
clk => breg[25][3].CLK
clk => breg[25][4].CLK
clk => breg[25][5].CLK
clk => breg[25][6].CLK
clk => breg[25][7].CLK
clk => breg[25][8].CLK
clk => breg[25][9].CLK
clk => breg[25][10].CLK
clk => breg[25][11].CLK
clk => breg[25][12].CLK
clk => breg[25][13].CLK
clk => breg[25][14].CLK
clk => breg[25][15].CLK
clk => breg[25][16].CLK
clk => breg[25][17].CLK
clk => breg[25][18].CLK
clk => breg[25][19].CLK
clk => breg[25][20].CLK
clk => breg[25][21].CLK
clk => breg[25][22].CLK
clk => breg[25][23].CLK
clk => breg[25][24].CLK
clk => breg[25][25].CLK
clk => breg[25][26].CLK
clk => breg[25][27].CLK
clk => breg[25][28].CLK
clk => breg[25][29].CLK
clk => breg[25][30].CLK
clk => breg[25][31].CLK
clk => breg[24][0].CLK
clk => breg[24][1].CLK
clk => breg[24][2].CLK
clk => breg[24][3].CLK
clk => breg[24][4].CLK
clk => breg[24][5].CLK
clk => breg[24][6].CLK
clk => breg[24][7].CLK
clk => breg[24][8].CLK
clk => breg[24][9].CLK
clk => breg[24][10].CLK
clk => breg[24][11].CLK
clk => breg[24][12].CLK
clk => breg[24][13].CLK
clk => breg[24][14].CLK
clk => breg[24][15].CLK
clk => breg[24][16].CLK
clk => breg[24][17].CLK
clk => breg[24][18].CLK
clk => breg[24][19].CLK
clk => breg[24][20].CLK
clk => breg[24][21].CLK
clk => breg[24][22].CLK
clk => breg[24][23].CLK
clk => breg[24][24].CLK
clk => breg[24][25].CLK
clk => breg[24][26].CLK
clk => breg[24][27].CLK
clk => breg[24][28].CLK
clk => breg[24][29].CLK
clk => breg[24][30].CLK
clk => breg[24][31].CLK
clk => breg[23][0].CLK
clk => breg[23][1].CLK
clk => breg[23][2].CLK
clk => breg[23][3].CLK
clk => breg[23][4].CLK
clk => breg[23][5].CLK
clk => breg[23][6].CLK
clk => breg[23][7].CLK
clk => breg[23][8].CLK
clk => breg[23][9].CLK
clk => breg[23][10].CLK
clk => breg[23][11].CLK
clk => breg[23][12].CLK
clk => breg[23][13].CLK
clk => breg[23][14].CLK
clk => breg[23][15].CLK
clk => breg[23][16].CLK
clk => breg[23][17].CLK
clk => breg[23][18].CLK
clk => breg[23][19].CLK
clk => breg[23][20].CLK
clk => breg[23][21].CLK
clk => breg[23][22].CLK
clk => breg[23][23].CLK
clk => breg[23][24].CLK
clk => breg[23][25].CLK
clk => breg[23][26].CLK
clk => breg[23][27].CLK
clk => breg[23][28].CLK
clk => breg[23][29].CLK
clk => breg[23][30].CLK
clk => breg[23][31].CLK
clk => breg[22][0].CLK
clk => breg[22][1].CLK
clk => breg[22][2].CLK
clk => breg[22][3].CLK
clk => breg[22][4].CLK
clk => breg[22][5].CLK
clk => breg[22][6].CLK
clk => breg[22][7].CLK
clk => breg[22][8].CLK
clk => breg[22][9].CLK
clk => breg[22][10].CLK
clk => breg[22][11].CLK
clk => breg[22][12].CLK
clk => breg[22][13].CLK
clk => breg[22][14].CLK
clk => breg[22][15].CLK
clk => breg[22][16].CLK
clk => breg[22][17].CLK
clk => breg[22][18].CLK
clk => breg[22][19].CLK
clk => breg[22][20].CLK
clk => breg[22][21].CLK
clk => breg[22][22].CLK
clk => breg[22][23].CLK
clk => breg[22][24].CLK
clk => breg[22][25].CLK
clk => breg[22][26].CLK
clk => breg[22][27].CLK
clk => breg[22][28].CLK
clk => breg[22][29].CLK
clk => breg[22][30].CLK
clk => breg[22][31].CLK
clk => breg[21][0].CLK
clk => breg[21][1].CLK
clk => breg[21][2].CLK
clk => breg[21][3].CLK
clk => breg[21][4].CLK
clk => breg[21][5].CLK
clk => breg[21][6].CLK
clk => breg[21][7].CLK
clk => breg[21][8].CLK
clk => breg[21][9].CLK
clk => breg[21][10].CLK
clk => breg[21][11].CLK
clk => breg[21][12].CLK
clk => breg[21][13].CLK
clk => breg[21][14].CLK
clk => breg[21][15].CLK
clk => breg[21][16].CLK
clk => breg[21][17].CLK
clk => breg[21][18].CLK
clk => breg[21][19].CLK
clk => breg[21][20].CLK
clk => breg[21][21].CLK
clk => breg[21][22].CLK
clk => breg[21][23].CLK
clk => breg[21][24].CLK
clk => breg[21][25].CLK
clk => breg[21][26].CLK
clk => breg[21][27].CLK
clk => breg[21][28].CLK
clk => breg[21][29].CLK
clk => breg[21][30].CLK
clk => breg[21][31].CLK
clk => breg[20][0].CLK
clk => breg[20][1].CLK
clk => breg[20][2].CLK
clk => breg[20][3].CLK
clk => breg[20][4].CLK
clk => breg[20][5].CLK
clk => breg[20][6].CLK
clk => breg[20][7].CLK
clk => breg[20][8].CLK
clk => breg[20][9].CLK
clk => breg[20][10].CLK
clk => breg[20][11].CLK
clk => breg[20][12].CLK
clk => breg[20][13].CLK
clk => breg[20][14].CLK
clk => breg[20][15].CLK
clk => breg[20][16].CLK
clk => breg[20][17].CLK
clk => breg[20][18].CLK
clk => breg[20][19].CLK
clk => breg[20][20].CLK
clk => breg[20][21].CLK
clk => breg[20][22].CLK
clk => breg[20][23].CLK
clk => breg[20][24].CLK
clk => breg[20][25].CLK
clk => breg[20][26].CLK
clk => breg[20][27].CLK
clk => breg[20][28].CLK
clk => breg[20][29].CLK
clk => breg[20][30].CLK
clk => breg[20][31].CLK
clk => breg[19][0].CLK
clk => breg[19][1].CLK
clk => breg[19][2].CLK
clk => breg[19][3].CLK
clk => breg[19][4].CLK
clk => breg[19][5].CLK
clk => breg[19][6].CLK
clk => breg[19][7].CLK
clk => breg[19][8].CLK
clk => breg[19][9].CLK
clk => breg[19][10].CLK
clk => breg[19][11].CLK
clk => breg[19][12].CLK
clk => breg[19][13].CLK
clk => breg[19][14].CLK
clk => breg[19][15].CLK
clk => breg[19][16].CLK
clk => breg[19][17].CLK
clk => breg[19][18].CLK
clk => breg[19][19].CLK
clk => breg[19][20].CLK
clk => breg[19][21].CLK
clk => breg[19][22].CLK
clk => breg[19][23].CLK
clk => breg[19][24].CLK
clk => breg[19][25].CLK
clk => breg[19][26].CLK
clk => breg[19][27].CLK
clk => breg[19][28].CLK
clk => breg[19][29].CLK
clk => breg[19][30].CLK
clk => breg[19][31].CLK
clk => breg[18][0].CLK
clk => breg[18][1].CLK
clk => breg[18][2].CLK
clk => breg[18][3].CLK
clk => breg[18][4].CLK
clk => breg[18][5].CLK
clk => breg[18][6].CLK
clk => breg[18][7].CLK
clk => breg[18][8].CLK
clk => breg[18][9].CLK
clk => breg[18][10].CLK
clk => breg[18][11].CLK
clk => breg[18][12].CLK
clk => breg[18][13].CLK
clk => breg[18][14].CLK
clk => breg[18][15].CLK
clk => breg[18][16].CLK
clk => breg[18][17].CLK
clk => breg[18][18].CLK
clk => breg[18][19].CLK
clk => breg[18][20].CLK
clk => breg[18][21].CLK
clk => breg[18][22].CLK
clk => breg[18][23].CLK
clk => breg[18][24].CLK
clk => breg[18][25].CLK
clk => breg[18][26].CLK
clk => breg[18][27].CLK
clk => breg[18][28].CLK
clk => breg[18][29].CLK
clk => breg[18][30].CLK
clk => breg[18][31].CLK
clk => breg[17][0].CLK
clk => breg[17][1].CLK
clk => breg[17][2].CLK
clk => breg[17][3].CLK
clk => breg[17][4].CLK
clk => breg[17][5].CLK
clk => breg[17][6].CLK
clk => breg[17][7].CLK
clk => breg[17][8].CLK
clk => breg[17][9].CLK
clk => breg[17][10].CLK
clk => breg[17][11].CLK
clk => breg[17][12].CLK
clk => breg[17][13].CLK
clk => breg[17][14].CLK
clk => breg[17][15].CLK
clk => breg[17][16].CLK
clk => breg[17][17].CLK
clk => breg[17][18].CLK
clk => breg[17][19].CLK
clk => breg[17][20].CLK
clk => breg[17][21].CLK
clk => breg[17][22].CLK
clk => breg[17][23].CLK
clk => breg[17][24].CLK
clk => breg[17][25].CLK
clk => breg[17][26].CLK
clk => breg[17][27].CLK
clk => breg[17][28].CLK
clk => breg[17][29].CLK
clk => breg[17][30].CLK
clk => breg[17][31].CLK
clk => breg[16][0].CLK
clk => breg[16][1].CLK
clk => breg[16][2].CLK
clk => breg[16][3].CLK
clk => breg[16][4].CLK
clk => breg[16][5].CLK
clk => breg[16][6].CLK
clk => breg[16][7].CLK
clk => breg[16][8].CLK
clk => breg[16][9].CLK
clk => breg[16][10].CLK
clk => breg[16][11].CLK
clk => breg[16][12].CLK
clk => breg[16][13].CLK
clk => breg[16][14].CLK
clk => breg[16][15].CLK
clk => breg[16][16].CLK
clk => breg[16][17].CLK
clk => breg[16][18].CLK
clk => breg[16][19].CLK
clk => breg[16][20].CLK
clk => breg[16][21].CLK
clk => breg[16][22].CLK
clk => breg[16][23].CLK
clk => breg[16][24].CLK
clk => breg[16][25].CLK
clk => breg[16][26].CLK
clk => breg[16][27].CLK
clk => breg[16][28].CLK
clk => breg[16][29].CLK
clk => breg[16][30].CLK
clk => breg[16][31].CLK
clk => breg[15][0].CLK
clk => breg[15][1].CLK
clk => breg[15][2].CLK
clk => breg[15][3].CLK
clk => breg[15][4].CLK
clk => breg[15][5].CLK
clk => breg[15][6].CLK
clk => breg[15][7].CLK
clk => breg[15][8].CLK
clk => breg[15][9].CLK
clk => breg[15][10].CLK
clk => breg[15][11].CLK
clk => breg[15][12].CLK
clk => breg[15][13].CLK
clk => breg[15][14].CLK
clk => breg[15][15].CLK
clk => breg[15][16].CLK
clk => breg[15][17].CLK
clk => breg[15][18].CLK
clk => breg[15][19].CLK
clk => breg[15][20].CLK
clk => breg[15][21].CLK
clk => breg[15][22].CLK
clk => breg[15][23].CLK
clk => breg[15][24].CLK
clk => breg[15][25].CLK
clk => breg[15][26].CLK
clk => breg[15][27].CLK
clk => breg[15][28].CLK
clk => breg[15][29].CLK
clk => breg[15][30].CLK
clk => breg[15][31].CLK
clk => breg[14][0].CLK
clk => breg[14][1].CLK
clk => breg[14][2].CLK
clk => breg[14][3].CLK
clk => breg[14][4].CLK
clk => breg[14][5].CLK
clk => breg[14][6].CLK
clk => breg[14][7].CLK
clk => breg[14][8].CLK
clk => breg[14][9].CLK
clk => breg[14][10].CLK
clk => breg[14][11].CLK
clk => breg[14][12].CLK
clk => breg[14][13].CLK
clk => breg[14][14].CLK
clk => breg[14][15].CLK
clk => breg[14][16].CLK
clk => breg[14][17].CLK
clk => breg[14][18].CLK
clk => breg[14][19].CLK
clk => breg[14][20].CLK
clk => breg[14][21].CLK
clk => breg[14][22].CLK
clk => breg[14][23].CLK
clk => breg[14][24].CLK
clk => breg[14][25].CLK
clk => breg[14][26].CLK
clk => breg[14][27].CLK
clk => breg[14][28].CLK
clk => breg[14][29].CLK
clk => breg[14][30].CLK
clk => breg[14][31].CLK
clk => breg[13][0].CLK
clk => breg[13][1].CLK
clk => breg[13][2].CLK
clk => breg[13][3].CLK
clk => breg[13][4].CLK
clk => breg[13][5].CLK
clk => breg[13][6].CLK
clk => breg[13][7].CLK
clk => breg[13][8].CLK
clk => breg[13][9].CLK
clk => breg[13][10].CLK
clk => breg[13][11].CLK
clk => breg[13][12].CLK
clk => breg[13][13].CLK
clk => breg[13][14].CLK
clk => breg[13][15].CLK
clk => breg[13][16].CLK
clk => breg[13][17].CLK
clk => breg[13][18].CLK
clk => breg[13][19].CLK
clk => breg[13][20].CLK
clk => breg[13][21].CLK
clk => breg[13][22].CLK
clk => breg[13][23].CLK
clk => breg[13][24].CLK
clk => breg[13][25].CLK
clk => breg[13][26].CLK
clk => breg[13][27].CLK
clk => breg[13][28].CLK
clk => breg[13][29].CLK
clk => breg[13][30].CLK
clk => breg[13][31].CLK
clk => breg[12][0].CLK
clk => breg[12][1].CLK
clk => breg[12][2].CLK
clk => breg[12][3].CLK
clk => breg[12][4].CLK
clk => breg[12][5].CLK
clk => breg[12][6].CLK
clk => breg[12][7].CLK
clk => breg[12][8].CLK
clk => breg[12][9].CLK
clk => breg[12][10].CLK
clk => breg[12][11].CLK
clk => breg[12][12].CLK
clk => breg[12][13].CLK
clk => breg[12][14].CLK
clk => breg[12][15].CLK
clk => breg[12][16].CLK
clk => breg[12][17].CLK
clk => breg[12][18].CLK
clk => breg[12][19].CLK
clk => breg[12][20].CLK
clk => breg[12][21].CLK
clk => breg[12][22].CLK
clk => breg[12][23].CLK
clk => breg[12][24].CLK
clk => breg[12][25].CLK
clk => breg[12][26].CLK
clk => breg[12][27].CLK
clk => breg[12][28].CLK
clk => breg[12][29].CLK
clk => breg[12][30].CLK
clk => breg[12][31].CLK
clk => breg[11][0].CLK
clk => breg[11][1].CLK
clk => breg[11][2].CLK
clk => breg[11][3].CLK
clk => breg[11][4].CLK
clk => breg[11][5].CLK
clk => breg[11][6].CLK
clk => breg[11][7].CLK
clk => breg[11][8].CLK
clk => breg[11][9].CLK
clk => breg[11][10].CLK
clk => breg[11][11].CLK
clk => breg[11][12].CLK
clk => breg[11][13].CLK
clk => breg[11][14].CLK
clk => breg[11][15].CLK
clk => breg[11][16].CLK
clk => breg[11][17].CLK
clk => breg[11][18].CLK
clk => breg[11][19].CLK
clk => breg[11][20].CLK
clk => breg[11][21].CLK
clk => breg[11][22].CLK
clk => breg[11][23].CLK
clk => breg[11][24].CLK
clk => breg[11][25].CLK
clk => breg[11][26].CLK
clk => breg[11][27].CLK
clk => breg[11][28].CLK
clk => breg[11][29].CLK
clk => breg[11][30].CLK
clk => breg[11][31].CLK
clk => breg[10][0].CLK
clk => breg[10][1].CLK
clk => breg[10][2].CLK
clk => breg[10][3].CLK
clk => breg[10][4].CLK
clk => breg[10][5].CLK
clk => breg[10][6].CLK
clk => breg[10][7].CLK
clk => breg[10][8].CLK
clk => breg[10][9].CLK
clk => breg[10][10].CLK
clk => breg[10][11].CLK
clk => breg[10][12].CLK
clk => breg[10][13].CLK
clk => breg[10][14].CLK
clk => breg[10][15].CLK
clk => breg[10][16].CLK
clk => breg[10][17].CLK
clk => breg[10][18].CLK
clk => breg[10][19].CLK
clk => breg[10][20].CLK
clk => breg[10][21].CLK
clk => breg[10][22].CLK
clk => breg[10][23].CLK
clk => breg[10][24].CLK
clk => breg[10][25].CLK
clk => breg[10][26].CLK
clk => breg[10][27].CLK
clk => breg[10][28].CLK
clk => breg[10][29].CLK
clk => breg[10][30].CLK
clk => breg[10][31].CLK
clk => breg[9][0].CLK
clk => breg[9][1].CLK
clk => breg[9][2].CLK
clk => breg[9][3].CLK
clk => breg[9][4].CLK
clk => breg[9][5].CLK
clk => breg[9][6].CLK
clk => breg[9][7].CLK
clk => breg[9][8].CLK
clk => breg[9][9].CLK
clk => breg[9][10].CLK
clk => breg[9][11].CLK
clk => breg[9][12].CLK
clk => breg[9][13].CLK
clk => breg[9][14].CLK
clk => breg[9][15].CLK
clk => breg[9][16].CLK
clk => breg[9][17].CLK
clk => breg[9][18].CLK
clk => breg[9][19].CLK
clk => breg[9][20].CLK
clk => breg[9][21].CLK
clk => breg[9][22].CLK
clk => breg[9][23].CLK
clk => breg[9][24].CLK
clk => breg[9][25].CLK
clk => breg[9][26].CLK
clk => breg[9][27].CLK
clk => breg[9][28].CLK
clk => breg[9][29].CLK
clk => breg[9][30].CLK
clk => breg[9][31].CLK
clk => breg[8][0].CLK
clk => breg[8][1].CLK
clk => breg[8][2].CLK
clk => breg[8][3].CLK
clk => breg[8][4].CLK
clk => breg[8][5].CLK
clk => breg[8][6].CLK
clk => breg[8][7].CLK
clk => breg[8][8].CLK
clk => breg[8][9].CLK
clk => breg[8][10].CLK
clk => breg[8][11].CLK
clk => breg[8][12].CLK
clk => breg[8][13].CLK
clk => breg[8][14].CLK
clk => breg[8][15].CLK
clk => breg[8][16].CLK
clk => breg[8][17].CLK
clk => breg[8][18].CLK
clk => breg[8][19].CLK
clk => breg[8][20].CLK
clk => breg[8][21].CLK
clk => breg[8][22].CLK
clk => breg[8][23].CLK
clk => breg[8][24].CLK
clk => breg[8][25].CLK
clk => breg[8][26].CLK
clk => breg[8][27].CLK
clk => breg[8][28].CLK
clk => breg[8][29].CLK
clk => breg[8][30].CLK
clk => breg[8][31].CLK
clk => breg[7][0].CLK
clk => breg[7][1].CLK
clk => breg[7][2].CLK
clk => breg[7][3].CLK
clk => breg[7][4].CLK
clk => breg[7][5].CLK
clk => breg[7][6].CLK
clk => breg[7][7].CLK
clk => breg[7][8].CLK
clk => breg[7][9].CLK
clk => breg[7][10].CLK
clk => breg[7][11].CLK
clk => breg[7][12].CLK
clk => breg[7][13].CLK
clk => breg[7][14].CLK
clk => breg[7][15].CLK
clk => breg[7][16].CLK
clk => breg[7][17].CLK
clk => breg[7][18].CLK
clk => breg[7][19].CLK
clk => breg[7][20].CLK
clk => breg[7][21].CLK
clk => breg[7][22].CLK
clk => breg[7][23].CLK
clk => breg[7][24].CLK
clk => breg[7][25].CLK
clk => breg[7][26].CLK
clk => breg[7][27].CLK
clk => breg[7][28].CLK
clk => breg[7][29].CLK
clk => breg[7][30].CLK
clk => breg[7][31].CLK
clk => breg[6][0].CLK
clk => breg[6][1].CLK
clk => breg[6][2].CLK
clk => breg[6][3].CLK
clk => breg[6][4].CLK
clk => breg[6][5].CLK
clk => breg[6][6].CLK
clk => breg[6][7].CLK
clk => breg[6][8].CLK
clk => breg[6][9].CLK
clk => breg[6][10].CLK
clk => breg[6][11].CLK
clk => breg[6][12].CLK
clk => breg[6][13].CLK
clk => breg[6][14].CLK
clk => breg[6][15].CLK
clk => breg[6][16].CLK
clk => breg[6][17].CLK
clk => breg[6][18].CLK
clk => breg[6][19].CLK
clk => breg[6][20].CLK
clk => breg[6][21].CLK
clk => breg[6][22].CLK
clk => breg[6][23].CLK
clk => breg[6][24].CLK
clk => breg[6][25].CLK
clk => breg[6][26].CLK
clk => breg[6][27].CLK
clk => breg[6][28].CLK
clk => breg[6][29].CLK
clk => breg[6][30].CLK
clk => breg[6][31].CLK
clk => breg[5][0].CLK
clk => breg[5][1].CLK
clk => breg[5][2].CLK
clk => breg[5][3].CLK
clk => breg[5][4].CLK
clk => breg[5][5].CLK
clk => breg[5][6].CLK
clk => breg[5][7].CLK
clk => breg[5][8].CLK
clk => breg[5][9].CLK
clk => breg[5][10].CLK
clk => breg[5][11].CLK
clk => breg[5][12].CLK
clk => breg[5][13].CLK
clk => breg[5][14].CLK
clk => breg[5][15].CLK
clk => breg[5][16].CLK
clk => breg[5][17].CLK
clk => breg[5][18].CLK
clk => breg[5][19].CLK
clk => breg[5][20].CLK
clk => breg[5][21].CLK
clk => breg[5][22].CLK
clk => breg[5][23].CLK
clk => breg[5][24].CLK
clk => breg[5][25].CLK
clk => breg[5][26].CLK
clk => breg[5][27].CLK
clk => breg[5][28].CLK
clk => breg[5][29].CLK
clk => breg[5][30].CLK
clk => breg[5][31].CLK
clk => breg[4][0].CLK
clk => breg[4][1].CLK
clk => breg[4][2].CLK
clk => breg[4][3].CLK
clk => breg[4][4].CLK
clk => breg[4][5].CLK
clk => breg[4][6].CLK
clk => breg[4][7].CLK
clk => breg[4][8].CLK
clk => breg[4][9].CLK
clk => breg[4][10].CLK
clk => breg[4][11].CLK
clk => breg[4][12].CLK
clk => breg[4][13].CLK
clk => breg[4][14].CLK
clk => breg[4][15].CLK
clk => breg[4][16].CLK
clk => breg[4][17].CLK
clk => breg[4][18].CLK
clk => breg[4][19].CLK
clk => breg[4][20].CLK
clk => breg[4][21].CLK
clk => breg[4][22].CLK
clk => breg[4][23].CLK
clk => breg[4][24].CLK
clk => breg[4][25].CLK
clk => breg[4][26].CLK
clk => breg[4][27].CLK
clk => breg[4][28].CLK
clk => breg[4][29].CLK
clk => breg[4][30].CLK
clk => breg[4][31].CLK
clk => breg[3][0].CLK
clk => breg[3][1].CLK
clk => breg[3][2].CLK
clk => breg[3][3].CLK
clk => breg[3][4].CLK
clk => breg[3][5].CLK
clk => breg[3][6].CLK
clk => breg[3][7].CLK
clk => breg[3][8].CLK
clk => breg[3][9].CLK
clk => breg[3][10].CLK
clk => breg[3][11].CLK
clk => breg[3][12].CLK
clk => breg[3][13].CLK
clk => breg[3][14].CLK
clk => breg[3][15].CLK
clk => breg[3][16].CLK
clk => breg[3][17].CLK
clk => breg[3][18].CLK
clk => breg[3][19].CLK
clk => breg[3][20].CLK
clk => breg[3][21].CLK
clk => breg[3][22].CLK
clk => breg[3][23].CLK
clk => breg[3][24].CLK
clk => breg[3][25].CLK
clk => breg[3][26].CLK
clk => breg[3][27].CLK
clk => breg[3][28].CLK
clk => breg[3][29].CLK
clk => breg[3][30].CLK
clk => breg[3][31].CLK
clk => breg[2][0].CLK
clk => breg[2][1].CLK
clk => breg[2][2].CLK
clk => breg[2][3].CLK
clk => breg[2][4].CLK
clk => breg[2][5].CLK
clk => breg[2][6].CLK
clk => breg[2][7].CLK
clk => breg[2][8].CLK
clk => breg[2][9].CLK
clk => breg[2][10].CLK
clk => breg[2][11].CLK
clk => breg[2][12].CLK
clk => breg[2][13].CLK
clk => breg[2][14].CLK
clk => breg[2][15].CLK
clk => breg[2][16].CLK
clk => breg[2][17].CLK
clk => breg[2][18].CLK
clk => breg[2][19].CLK
clk => breg[2][20].CLK
clk => breg[2][21].CLK
clk => breg[2][22].CLK
clk => breg[2][23].CLK
clk => breg[2][24].CLK
clk => breg[2][25].CLK
clk => breg[2][26].CLK
clk => breg[2][27].CLK
clk => breg[2][28].CLK
clk => breg[2][29].CLK
clk => breg[2][30].CLK
clk => breg[2][31].CLK
clk => breg[1][0].CLK
clk => breg[1][1].CLK
clk => breg[1][2].CLK
clk => breg[1][3].CLK
clk => breg[1][4].CLK
clk => breg[1][5].CLK
clk => breg[1][6].CLK
clk => breg[1][7].CLK
clk => breg[1][8].CLK
clk => breg[1][9].CLK
clk => breg[1][10].CLK
clk => breg[1][11].CLK
clk => breg[1][12].CLK
clk => breg[1][13].CLK
clk => breg[1][14].CLK
clk => breg[1][15].CLK
clk => breg[1][16].CLK
clk => breg[1][17].CLK
clk => breg[1][18].CLK
clk => breg[1][19].CLK
clk => breg[1][20].CLK
clk => breg[1][21].CLK
clk => breg[1][22].CLK
clk => breg[1][23].CLK
clk => breg[1][24].CLK
clk => breg[1][25].CLK
clk => breg[1][26].CLK
clk => breg[1][27].CLK
clk => breg[1][28].CLK
clk => breg[1][29].CLK
clk => breg[1][30].CLK
clk => breg[1][31].CLK
clk => breg[0][0].CLK
clk => breg[0][1].CLK
clk => breg[0][2].CLK
clk => breg[0][3].CLK
clk => breg[0][4].CLK
clk => breg[0][5].CLK
clk => breg[0][6].CLK
clk => breg[0][7].CLK
clk => breg[0][8].CLK
clk => breg[0][9].CLK
clk => breg[0][10].CLK
clk => breg[0][11].CLK
clk => breg[0][12].CLK
clk => breg[0][13].CLK
clk => breg[0][14].CLK
clk => breg[0][15].CLK
clk => breg[0][16].CLK
clk => breg[0][17].CLK
clk => breg[0][18].CLK
clk => breg[0][19].CLK
clk => breg[0][20].CLK
clk => breg[0][21].CLK
clk => breg[0][22].CLK
clk => breg[0][23].CLK
clk => breg[0][24].CLK
clk => breg[0][25].CLK
clk => breg[0][26].CLK
clk => breg[0][27].CLK
clk => breg[0][28].CLK
clk => breg[0][29].CLK
clk => breg[0][30].CLK
clk => breg[0][31].CLK
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg.OUTPUTSELECT
wreg => breg[31][0].ENA
wreg => breg[31][1].ENA
wreg => breg[31][2].ENA
wreg => breg[31][3].ENA
wreg => breg[31][4].ENA
wreg => breg[31][5].ENA
wreg => breg[31][6].ENA
wreg => breg[31][7].ENA
wreg => breg[31][8].ENA
wreg => breg[31][9].ENA
wreg => breg[31][10].ENA
wreg => breg[31][11].ENA
wreg => breg[31][12].ENA
wreg => breg[31][13].ENA
wreg => breg[31][14].ENA
wreg => breg[31][15].ENA
wreg => breg[31][16].ENA
wreg => breg[31][17].ENA
wreg => breg[31][18].ENA
wreg => breg[31][19].ENA
wreg => breg[31][20].ENA
wreg => breg[31][21].ENA
wreg => breg[31][22].ENA
wreg => breg[31][23].ENA
wreg => breg[31][24].ENA
wreg => breg[31][25].ENA
wreg => breg[31][26].ENA
wreg => breg[31][27].ENA
wreg => breg[31][28].ENA
wreg => breg[31][29].ENA
wreg => breg[31][30].ENA
wreg => breg[31][31].ENA
wreg => breg[30][0].ENA
wreg => breg[30][1].ENA
wreg => breg[30][2].ENA
wreg => breg[30][3].ENA
wreg => breg[30][4].ENA
wreg => breg[30][5].ENA
wreg => breg[30][6].ENA
wreg => breg[30][7].ENA
wreg => breg[30][8].ENA
wreg => breg[30][9].ENA
wreg => breg[30][10].ENA
wreg => breg[30][11].ENA
wreg => breg[30][12].ENA
wreg => breg[30][13].ENA
wreg => breg[30][14].ENA
wreg => breg[30][15].ENA
wreg => breg[30][16].ENA
wreg => breg[30][17].ENA
wreg => breg[30][18].ENA
wreg => breg[30][19].ENA
wreg => breg[30][20].ENA
wreg => breg[30][21].ENA
wreg => breg[30][22].ENA
wreg => breg[30][23].ENA
wreg => breg[30][24].ENA
wreg => breg[30][25].ENA
wreg => breg[30][26].ENA
wreg => breg[30][27].ENA
wreg => breg[30][28].ENA
wreg => breg[30][29].ENA
wreg => breg[30][30].ENA
wreg => breg[30][31].ENA
wreg => breg[29][0].ENA
wreg => breg[29][1].ENA
wreg => breg[29][2].ENA
wreg => breg[29][3].ENA
wreg => breg[29][4].ENA
wreg => breg[29][5].ENA
wreg => breg[29][6].ENA
wreg => breg[29][7].ENA
wreg => breg[29][8].ENA
wreg => breg[29][9].ENA
wreg => breg[29][10].ENA
wreg => breg[29][11].ENA
wreg => breg[29][12].ENA
wreg => breg[29][13].ENA
wreg => breg[29][14].ENA
wreg => breg[29][15].ENA
wreg => breg[29][16].ENA
wreg => breg[29][17].ENA
wreg => breg[29][18].ENA
wreg => breg[29][19].ENA
wreg => breg[29][20].ENA
wreg => breg[29][21].ENA
wreg => breg[29][22].ENA
wreg => breg[29][23].ENA
wreg => breg[29][24].ENA
wreg => breg[29][25].ENA
wreg => breg[29][26].ENA
wreg => breg[29][27].ENA
wreg => breg[29][28].ENA
wreg => breg[29][29].ENA
wreg => breg[29][30].ENA
wreg => breg[29][31].ENA
wreg => breg[28][0].ENA
wreg => breg[28][1].ENA
wreg => breg[28][2].ENA
wreg => breg[28][3].ENA
wreg => breg[28][4].ENA
wreg => breg[28][5].ENA
wreg => breg[28][6].ENA
wreg => breg[28][7].ENA
wreg => breg[28][8].ENA
wreg => breg[28][9].ENA
wreg => breg[28][10].ENA
wreg => breg[28][11].ENA
wreg => breg[28][12].ENA
wreg => breg[28][13].ENA
wreg => breg[28][14].ENA
wreg => breg[28][15].ENA
wreg => breg[28][16].ENA
wreg => breg[28][17].ENA
wreg => breg[28][18].ENA
wreg => breg[28][19].ENA
wreg => breg[28][20].ENA
wreg => breg[28][21].ENA
wreg => breg[28][22].ENA
wreg => breg[28][23].ENA
wreg => breg[28][24].ENA
wreg => breg[28][25].ENA
wreg => breg[28][26].ENA
wreg => breg[28][27].ENA
wreg => breg[28][28].ENA
wreg => breg[28][29].ENA
wreg => breg[28][30].ENA
wreg => breg[28][31].ENA
wreg => breg[27][0].ENA
wreg => breg[27][1].ENA
wreg => breg[27][2].ENA
wreg => breg[27][3].ENA
wreg => breg[27][4].ENA
wreg => breg[27][5].ENA
wreg => breg[27][6].ENA
wreg => breg[27][7].ENA
wreg => breg[27][8].ENA
wreg => breg[27][9].ENA
wreg => breg[27][10].ENA
wreg => breg[27][11].ENA
wreg => breg[27][12].ENA
wreg => breg[27][13].ENA
wreg => breg[27][14].ENA
wreg => breg[27][15].ENA
wreg => breg[27][16].ENA
wreg => breg[27][17].ENA
wreg => breg[27][18].ENA
wreg => breg[27][19].ENA
wreg => breg[27][20].ENA
wreg => breg[27][21].ENA
wreg => breg[27][22].ENA
wreg => breg[27][23].ENA
wreg => breg[27][24].ENA
wreg => breg[27][25].ENA
wreg => breg[27][26].ENA
wreg => breg[27][27].ENA
wreg => breg[27][28].ENA
wreg => breg[27][29].ENA
wreg => breg[27][30].ENA
wreg => breg[27][31].ENA
wreg => breg[26][0].ENA
wreg => breg[26][1].ENA
wreg => breg[26][2].ENA
wreg => breg[26][3].ENA
wreg => breg[26][4].ENA
wreg => breg[26][5].ENA
wreg => breg[26][6].ENA
wreg => breg[26][7].ENA
wreg => breg[26][8].ENA
wreg => breg[26][9].ENA
wreg => breg[26][10].ENA
wreg => breg[26][11].ENA
wreg => breg[26][12].ENA
wreg => breg[26][13].ENA
wreg => breg[26][14].ENA
wreg => breg[26][15].ENA
wreg => breg[26][16].ENA
wreg => breg[26][17].ENA
wreg => breg[26][18].ENA
wreg => breg[26][19].ENA
wreg => breg[26][20].ENA
wreg => breg[26][21].ENA
wreg => breg[26][22].ENA
wreg => breg[26][23].ENA
wreg => breg[26][24].ENA
wreg => breg[26][25].ENA
wreg => breg[26][26].ENA
wreg => breg[26][27].ENA
wreg => breg[26][28].ENA
wreg => breg[26][29].ENA
wreg => breg[26][30].ENA
wreg => breg[26][31].ENA
wreg => breg[25][0].ENA
wreg => breg[25][1].ENA
wreg => breg[25][2].ENA
wreg => breg[25][3].ENA
wreg => breg[25][4].ENA
wreg => breg[25][5].ENA
wreg => breg[25][6].ENA
wreg => breg[25][7].ENA
wreg => breg[25][8].ENA
wreg => breg[25][9].ENA
wreg => breg[25][10].ENA
wreg => breg[25][11].ENA
wreg => breg[25][12].ENA
wreg => breg[25][13].ENA
wreg => breg[25][14].ENA
wreg => breg[25][15].ENA
wreg => breg[25][16].ENA
wreg => breg[25][17].ENA
wreg => breg[25][18].ENA
wreg => breg[25][19].ENA
wreg => breg[25][20].ENA
wreg => breg[25][21].ENA
wreg => breg[25][22].ENA
wreg => breg[25][23].ENA
wreg => breg[25][24].ENA
wreg => breg[25][25].ENA
wreg => breg[25][26].ENA
wreg => breg[25][27].ENA
wreg => breg[25][28].ENA
wreg => breg[25][29].ENA
wreg => breg[25][30].ENA
wreg => breg[25][31].ENA
wreg => breg[24][0].ENA
wreg => breg[24][1].ENA
wreg => breg[24][2].ENA
wreg => breg[24][3].ENA
wreg => breg[24][4].ENA
wreg => breg[24][5].ENA
wreg => breg[24][6].ENA
wreg => breg[24][7].ENA
wreg => breg[24][8].ENA
wreg => breg[24][9].ENA
wreg => breg[24][10].ENA
wreg => breg[24][11].ENA
wreg => breg[24][12].ENA
wreg => breg[24][13].ENA
wreg => breg[24][14].ENA
wreg => breg[24][15].ENA
wreg => breg[24][16].ENA
wreg => breg[24][17].ENA
wreg => breg[24][18].ENA
wreg => breg[24][19].ENA
wreg => breg[24][20].ENA
wreg => breg[24][21].ENA
wreg => breg[24][22].ENA
wreg => breg[24][23].ENA
wreg => breg[24][24].ENA
wreg => breg[24][25].ENA
wreg => breg[24][26].ENA
wreg => breg[24][27].ENA
wreg => breg[24][28].ENA
wreg => breg[24][29].ENA
wreg => breg[24][30].ENA
wreg => breg[24][31].ENA
wreg => breg[23][0].ENA
wreg => breg[23][1].ENA
wreg => breg[23][2].ENA
wreg => breg[23][3].ENA
wreg => breg[23][4].ENA
wreg => breg[23][5].ENA
wreg => breg[23][6].ENA
wreg => breg[23][7].ENA
wreg => breg[23][8].ENA
wreg => breg[23][9].ENA
wreg => breg[23][10].ENA
wreg => breg[23][11].ENA
wreg => breg[23][12].ENA
wreg => breg[23][13].ENA
wreg => breg[23][14].ENA
wreg => breg[23][15].ENA
wreg => breg[23][16].ENA
wreg => breg[23][17].ENA
wreg => breg[23][18].ENA
wreg => breg[23][19].ENA
wreg => breg[23][20].ENA
wreg => breg[23][21].ENA
wreg => breg[23][22].ENA
wreg => breg[23][23].ENA
wreg => breg[23][24].ENA
wreg => breg[23][25].ENA
wreg => breg[23][26].ENA
wreg => breg[23][27].ENA
wreg => breg[23][28].ENA
wreg => breg[23][29].ENA
wreg => breg[23][30].ENA
wreg => breg[23][31].ENA
wreg => breg[22][0].ENA
wreg => breg[22][1].ENA
wreg => breg[22][2].ENA
wreg => breg[22][3].ENA
wreg => breg[22][4].ENA
wreg => breg[22][5].ENA
wreg => breg[22][6].ENA
wreg => breg[22][7].ENA
wreg => breg[22][8].ENA
wreg => breg[22][9].ENA
wreg => breg[22][10].ENA
wreg => breg[22][11].ENA
wreg => breg[22][12].ENA
wreg => breg[22][13].ENA
wreg => breg[22][14].ENA
wreg => breg[22][15].ENA
wreg => breg[22][16].ENA
wreg => breg[22][17].ENA
wreg => breg[22][18].ENA
wreg => breg[22][19].ENA
wreg => breg[22][20].ENA
wreg => breg[22][21].ENA
wreg => breg[22][22].ENA
wreg => breg[22][23].ENA
wreg => breg[22][24].ENA
wreg => breg[22][25].ENA
wreg => breg[22][26].ENA
wreg => breg[22][27].ENA
wreg => breg[22][28].ENA
wreg => breg[22][29].ENA
wreg => breg[22][30].ENA
wreg => breg[22][31].ENA
wreg => breg[21][0].ENA
wreg => breg[21][1].ENA
wreg => breg[21][2].ENA
wreg => breg[21][3].ENA
wreg => breg[21][4].ENA
wreg => breg[21][5].ENA
wreg => breg[21][6].ENA
wreg => breg[21][7].ENA
wreg => breg[21][8].ENA
wreg => breg[21][9].ENA
wreg => breg[21][10].ENA
wreg => breg[21][11].ENA
wreg => breg[21][12].ENA
wreg => breg[21][13].ENA
wreg => breg[21][14].ENA
wreg => breg[21][15].ENA
wreg => breg[21][16].ENA
wreg => breg[21][17].ENA
wreg => breg[21][18].ENA
wreg => breg[21][19].ENA
wreg => breg[21][20].ENA
wreg => breg[21][21].ENA
wreg => breg[21][22].ENA
wreg => breg[21][23].ENA
wreg => breg[21][24].ENA
wreg => breg[21][25].ENA
wreg => breg[21][26].ENA
wreg => breg[21][27].ENA
wreg => breg[21][28].ENA
wreg => breg[21][29].ENA
wreg => breg[21][30].ENA
wreg => breg[21][31].ENA
wreg => breg[20][0].ENA
wreg => breg[20][1].ENA
wreg => breg[20][2].ENA
wreg => breg[20][3].ENA
wreg => breg[20][4].ENA
wreg => breg[20][5].ENA
wreg => breg[20][6].ENA
wreg => breg[20][7].ENA
wreg => breg[20][8].ENA
wreg => breg[20][9].ENA
wreg => breg[20][10].ENA
wreg => breg[20][11].ENA
wreg => breg[20][12].ENA
wreg => breg[20][13].ENA
wreg => breg[20][14].ENA
wreg => breg[20][15].ENA
wreg => breg[20][16].ENA
wreg => breg[20][17].ENA
wreg => breg[20][18].ENA
wreg => breg[20][19].ENA
wreg => breg[20][20].ENA
wreg => breg[20][21].ENA
wreg => breg[20][22].ENA
wreg => breg[20][23].ENA
wreg => breg[20][24].ENA
wreg => breg[20][25].ENA
wreg => breg[20][26].ENA
wreg => breg[20][27].ENA
wreg => breg[20][28].ENA
wreg => breg[20][29].ENA
wreg => breg[20][30].ENA
wreg => breg[20][31].ENA
wreg => breg[19][0].ENA
wreg => breg[19][1].ENA
wreg => breg[19][2].ENA
wreg => breg[19][3].ENA
wreg => breg[19][4].ENA
wreg => breg[19][5].ENA
wreg => breg[19][6].ENA
wreg => breg[19][7].ENA
wreg => breg[19][8].ENA
wreg => breg[19][9].ENA
wreg => breg[19][10].ENA
wreg => breg[19][11].ENA
wreg => breg[19][12].ENA
wreg => breg[19][13].ENA
wreg => breg[19][14].ENA
wreg => breg[19][15].ENA
wreg => breg[19][16].ENA
wreg => breg[19][17].ENA
wreg => breg[19][18].ENA
wreg => breg[19][19].ENA
wreg => breg[19][20].ENA
wreg => breg[19][21].ENA
wreg => breg[19][22].ENA
wreg => breg[19][23].ENA
wreg => breg[19][24].ENA
wreg => breg[19][25].ENA
wreg => breg[19][26].ENA
wreg => breg[19][27].ENA
wreg => breg[19][28].ENA
wreg => breg[19][29].ENA
wreg => breg[19][30].ENA
wreg => breg[19][31].ENA
wreg => breg[18][0].ENA
wreg => breg[18][1].ENA
wreg => breg[18][2].ENA
wreg => breg[18][3].ENA
wreg => breg[18][4].ENA
wreg => breg[18][5].ENA
wreg => breg[18][6].ENA
wreg => breg[18][7].ENA
wreg => breg[18][8].ENA
wreg => breg[18][9].ENA
wreg => breg[18][10].ENA
wreg => breg[18][11].ENA
wreg => breg[18][12].ENA
wreg => breg[18][13].ENA
wreg => breg[18][14].ENA
wreg => breg[18][15].ENA
wreg => breg[18][16].ENA
wreg => breg[18][17].ENA
wreg => breg[18][18].ENA
wreg => breg[18][19].ENA
wreg => breg[18][20].ENA
wreg => breg[18][21].ENA
wreg => breg[18][22].ENA
wreg => breg[18][23].ENA
wreg => breg[18][24].ENA
wreg => breg[18][25].ENA
wreg => breg[18][26].ENA
wreg => breg[18][27].ENA
wreg => breg[18][28].ENA
wreg => breg[18][29].ENA
wreg => breg[18][30].ENA
wreg => breg[18][31].ENA
wreg => breg[17][0].ENA
wreg => breg[17][1].ENA
wreg => breg[17][2].ENA
wreg => breg[17][3].ENA
wreg => breg[17][4].ENA
wreg => breg[17][5].ENA
wreg => breg[17][6].ENA
wreg => breg[17][7].ENA
wreg => breg[17][8].ENA
wreg => breg[17][9].ENA
wreg => breg[17][10].ENA
wreg => breg[17][11].ENA
wreg => breg[17][12].ENA
wreg => breg[17][13].ENA
wreg => breg[17][14].ENA
wreg => breg[17][15].ENA
wreg => breg[17][16].ENA
wreg => breg[17][17].ENA
wreg => breg[17][18].ENA
wreg => breg[17][19].ENA
wreg => breg[17][20].ENA
wreg => breg[17][21].ENA
wreg => breg[17][22].ENA
wreg => breg[17][23].ENA
wreg => breg[17][24].ENA
wreg => breg[17][25].ENA
wreg => breg[17][26].ENA
wreg => breg[17][27].ENA
wreg => breg[17][28].ENA
wreg => breg[17][29].ENA
wreg => breg[17][30].ENA
wreg => breg[17][31].ENA
wreg => breg[16][0].ENA
wreg => breg[16][1].ENA
wreg => breg[16][2].ENA
wreg => breg[16][3].ENA
wreg => breg[16][4].ENA
wreg => breg[16][5].ENA
wreg => breg[16][6].ENA
wreg => breg[16][7].ENA
wreg => breg[16][8].ENA
wreg => breg[16][9].ENA
wreg => breg[16][10].ENA
wreg => breg[16][11].ENA
wreg => breg[16][12].ENA
wreg => breg[16][13].ENA
wreg => breg[16][14].ENA
wreg => breg[16][15].ENA
wreg => breg[16][16].ENA
wreg => breg[16][17].ENA
wreg => breg[16][18].ENA
wreg => breg[16][19].ENA
wreg => breg[16][20].ENA
wreg => breg[16][21].ENA
wreg => breg[16][22].ENA
wreg => breg[16][23].ENA
wreg => breg[16][24].ENA
wreg => breg[16][25].ENA
wreg => breg[16][26].ENA
wreg => breg[16][27].ENA
wreg => breg[16][28].ENA
wreg => breg[16][29].ENA
wreg => breg[16][30].ENA
wreg => breg[16][31].ENA
wreg => breg[15][0].ENA
wreg => breg[15][1].ENA
wreg => breg[15][2].ENA
wreg => breg[15][3].ENA
wreg => breg[15][4].ENA
wreg => breg[15][5].ENA
wreg => breg[15][6].ENA
wreg => breg[15][7].ENA
wreg => breg[15][8].ENA
wreg => breg[15][9].ENA
wreg => breg[15][10].ENA
wreg => breg[15][11].ENA
wreg => breg[15][12].ENA
wreg => breg[15][13].ENA
wreg => breg[15][14].ENA
wreg => breg[15][15].ENA
wreg => breg[15][16].ENA
wreg => breg[15][17].ENA
wreg => breg[15][18].ENA
wreg => breg[15][19].ENA
wreg => breg[15][20].ENA
wreg => breg[15][21].ENA
wreg => breg[15][22].ENA
wreg => breg[15][23].ENA
wreg => breg[15][24].ENA
wreg => breg[15][25].ENA
wreg => breg[15][26].ENA
wreg => breg[15][27].ENA
wreg => breg[15][28].ENA
wreg => breg[15][29].ENA
wreg => breg[15][30].ENA
wreg => breg[15][31].ENA
wreg => breg[14][0].ENA
wreg => breg[14][1].ENA
wreg => breg[14][2].ENA
wreg => breg[14][3].ENA
wreg => breg[14][4].ENA
wreg => breg[14][5].ENA
wreg => breg[14][6].ENA
wreg => breg[14][7].ENA
wreg => breg[14][8].ENA
wreg => breg[14][9].ENA
wreg => breg[14][10].ENA
wreg => breg[14][11].ENA
wreg => breg[14][12].ENA
wreg => breg[14][13].ENA
wreg => breg[14][14].ENA
wreg => breg[14][15].ENA
wreg => breg[14][16].ENA
wreg => breg[14][17].ENA
wreg => breg[14][18].ENA
wreg => breg[14][19].ENA
wreg => breg[14][20].ENA
wreg => breg[14][21].ENA
wreg => breg[14][22].ENA
wreg => breg[14][23].ENA
wreg => breg[14][24].ENA
wreg => breg[14][25].ENA
wreg => breg[14][26].ENA
wreg => breg[14][27].ENA
wreg => breg[14][28].ENA
wreg => breg[14][29].ENA
wreg => breg[14][30].ENA
wreg => breg[14][31].ENA
wreg => breg[13][0].ENA
wreg => breg[13][1].ENA
wreg => breg[13][2].ENA
wreg => breg[13][3].ENA
wreg => breg[13][4].ENA
wreg => breg[13][5].ENA
wreg => breg[13][6].ENA
wreg => breg[13][7].ENA
wreg => breg[13][8].ENA
wreg => breg[13][9].ENA
wreg => breg[13][10].ENA
wreg => breg[13][11].ENA
wreg => breg[13][12].ENA
wreg => breg[13][13].ENA
wreg => breg[13][14].ENA
wreg => breg[13][15].ENA
wreg => breg[13][16].ENA
wreg => breg[13][17].ENA
wreg => breg[13][18].ENA
wreg => breg[13][19].ENA
wreg => breg[13][20].ENA
wreg => breg[13][21].ENA
wreg => breg[13][22].ENA
wreg => breg[13][23].ENA
wreg => breg[13][24].ENA
wreg => breg[13][25].ENA
wreg => breg[13][26].ENA
wreg => breg[13][27].ENA
wreg => breg[13][28].ENA
wreg => breg[13][29].ENA
wreg => breg[13][30].ENA
wreg => breg[13][31].ENA
wreg => breg[12][0].ENA
wreg => breg[12][1].ENA
wreg => breg[12][2].ENA
wreg => breg[12][3].ENA
wreg => breg[12][4].ENA
wreg => breg[12][5].ENA
wreg => breg[12][6].ENA
wreg => breg[12][7].ENA
wreg => breg[12][8].ENA
wreg => breg[12][9].ENA
wreg => breg[12][10].ENA
wreg => breg[12][11].ENA
wreg => breg[12][12].ENA
wreg => breg[12][13].ENA
wreg => breg[12][14].ENA
wreg => breg[12][15].ENA
wreg => breg[12][16].ENA
wreg => breg[12][17].ENA
wreg => breg[12][18].ENA
wreg => breg[12][19].ENA
wreg => breg[12][20].ENA
wreg => breg[12][21].ENA
wreg => breg[12][22].ENA
wreg => breg[12][23].ENA
wreg => breg[12][24].ENA
wreg => breg[12][25].ENA
wreg => breg[12][26].ENA
wreg => breg[12][27].ENA
wreg => breg[12][28].ENA
wreg => breg[12][29].ENA
wreg => breg[12][30].ENA
wreg => breg[12][31].ENA
wreg => breg[11][0].ENA
wreg => breg[11][1].ENA
wreg => breg[11][2].ENA
wreg => breg[11][3].ENA
wreg => breg[11][4].ENA
wreg => breg[11][5].ENA
wreg => breg[11][6].ENA
wreg => breg[11][7].ENA
wreg => breg[11][8].ENA
wreg => breg[11][9].ENA
wreg => breg[11][10].ENA
wreg => breg[11][11].ENA
wreg => breg[11][12].ENA
wreg => breg[11][13].ENA
wreg => breg[11][14].ENA
wreg => breg[11][15].ENA
wreg => breg[11][16].ENA
wreg => breg[11][17].ENA
wreg => breg[11][18].ENA
wreg => breg[11][19].ENA
wreg => breg[11][20].ENA
wreg => breg[11][21].ENA
wreg => breg[11][22].ENA
wreg => breg[11][23].ENA
wreg => breg[11][24].ENA
wreg => breg[11][25].ENA
wreg => breg[11][26].ENA
wreg => breg[11][27].ENA
wreg => breg[11][28].ENA
wreg => breg[11][29].ENA
wreg => breg[11][30].ENA
wreg => breg[11][31].ENA
wreg => breg[10][0].ENA
wreg => breg[10][1].ENA
wreg => breg[10][2].ENA
wreg => breg[10][3].ENA
wreg => breg[10][4].ENA
wreg => breg[10][5].ENA
wreg => breg[10][6].ENA
wreg => breg[10][7].ENA
wreg => breg[10][8].ENA
wreg => breg[10][9].ENA
wreg => breg[10][10].ENA
wreg => breg[10][11].ENA
wreg => breg[10][12].ENA
wreg => breg[10][13].ENA
wreg => breg[10][14].ENA
wreg => breg[10][15].ENA
wreg => breg[10][16].ENA
wreg => breg[10][17].ENA
wreg => breg[10][18].ENA
wreg => breg[10][19].ENA
wreg => breg[10][20].ENA
wreg => breg[10][21].ENA
wreg => breg[10][22].ENA
wreg => breg[10][23].ENA
wreg => breg[10][24].ENA
wreg => breg[10][25].ENA
wreg => breg[10][26].ENA
wreg => breg[10][27].ENA
wreg => breg[10][28].ENA
wreg => breg[10][29].ENA
wreg => breg[10][30].ENA
wreg => breg[10][31].ENA
wreg => breg[9][0].ENA
wreg => breg[9][1].ENA
wreg => breg[9][2].ENA
wreg => breg[9][3].ENA
wreg => breg[9][4].ENA
wreg => breg[9][5].ENA
wreg => breg[9][6].ENA
wreg => breg[9][7].ENA
wreg => breg[9][8].ENA
wreg => breg[9][9].ENA
wreg => breg[9][10].ENA
wreg => breg[9][11].ENA
wreg => breg[9][12].ENA
wreg => breg[9][13].ENA
wreg => breg[9][14].ENA
wreg => breg[9][15].ENA
wreg => breg[9][16].ENA
wreg => breg[9][17].ENA
wreg => breg[9][18].ENA
wreg => breg[9][19].ENA
wreg => breg[9][20].ENA
wreg => breg[9][21].ENA
wreg => breg[9][22].ENA
wreg => breg[9][23].ENA
wreg => breg[9][24].ENA
wreg => breg[9][25].ENA
wreg => breg[9][26].ENA
wreg => breg[9][27].ENA
wreg => breg[9][28].ENA
wreg => breg[9][29].ENA
wreg => breg[9][30].ENA
wreg => breg[9][31].ENA
wreg => breg[8][0].ENA
wreg => breg[8][1].ENA
wreg => breg[8][2].ENA
wreg => breg[8][3].ENA
wreg => breg[8][4].ENA
wreg => breg[8][5].ENA
wreg => breg[8][6].ENA
wreg => breg[8][7].ENA
wreg => breg[8][8].ENA
wreg => breg[8][9].ENA
wreg => breg[8][10].ENA
wreg => breg[8][11].ENA
wreg => breg[8][12].ENA
wreg => breg[8][13].ENA
wreg => breg[8][14].ENA
wreg => breg[8][15].ENA
wreg => breg[8][16].ENA
wreg => breg[8][17].ENA
wreg => breg[8][18].ENA
wreg => breg[8][19].ENA
wreg => breg[8][20].ENA
wreg => breg[8][21].ENA
wreg => breg[8][22].ENA
wreg => breg[8][23].ENA
wreg => breg[8][24].ENA
wreg => breg[8][25].ENA
wreg => breg[8][26].ENA
wreg => breg[8][27].ENA
wreg => breg[8][28].ENA
wreg => breg[8][29].ENA
wreg => breg[8][30].ENA
wreg => breg[8][31].ENA
wreg => breg[7][0].ENA
wreg => breg[7][1].ENA
wreg => breg[7][2].ENA
wreg => breg[7][3].ENA
wreg => breg[7][4].ENA
wreg => breg[7][5].ENA
wreg => breg[7][6].ENA
wreg => breg[7][7].ENA
wreg => breg[7][8].ENA
wreg => breg[7][9].ENA
wreg => breg[7][10].ENA
wreg => breg[7][11].ENA
wreg => breg[7][12].ENA
wreg => breg[7][13].ENA
wreg => breg[7][14].ENA
wreg => breg[7][15].ENA
wreg => breg[7][16].ENA
wreg => breg[7][17].ENA
wreg => breg[7][18].ENA
wreg => breg[7][19].ENA
wreg => breg[7][20].ENA
wreg => breg[7][21].ENA
wreg => breg[7][22].ENA
wreg => breg[7][23].ENA
wreg => breg[7][24].ENA
wreg => breg[7][25].ENA
wreg => breg[7][26].ENA
wreg => breg[7][27].ENA
wreg => breg[7][28].ENA
wreg => breg[7][29].ENA
wreg => breg[7][30].ENA
wreg => breg[7][31].ENA
wreg => breg[6][0].ENA
wreg => breg[6][1].ENA
wreg => breg[6][2].ENA
wreg => breg[6][3].ENA
wreg => breg[6][4].ENA
wreg => breg[6][5].ENA
wreg => breg[6][6].ENA
wreg => breg[6][7].ENA
wreg => breg[6][8].ENA
wreg => breg[6][9].ENA
wreg => breg[6][10].ENA
wreg => breg[6][11].ENA
wreg => breg[6][12].ENA
wreg => breg[6][13].ENA
wreg => breg[6][14].ENA
wreg => breg[6][15].ENA
wreg => breg[6][16].ENA
wreg => breg[6][17].ENA
wreg => breg[6][18].ENA
wreg => breg[6][19].ENA
wreg => breg[6][20].ENA
wreg => breg[6][21].ENA
wreg => breg[6][22].ENA
wreg => breg[6][23].ENA
wreg => breg[6][24].ENA
wreg => breg[6][25].ENA
wreg => breg[6][26].ENA
wreg => breg[6][27].ENA
wreg => breg[6][28].ENA
wreg => breg[6][29].ENA
wreg => breg[6][30].ENA
wreg => breg[6][31].ENA
wreg => breg[5][0].ENA
wreg => breg[5][1].ENA
wreg => breg[5][2].ENA
wreg => breg[5][3].ENA
wreg => breg[5][4].ENA
wreg => breg[5][5].ENA
wreg => breg[5][6].ENA
wreg => breg[5][7].ENA
wreg => breg[5][8].ENA
wreg => breg[5][9].ENA
wreg => breg[5][10].ENA
wreg => breg[5][11].ENA
wreg => breg[5][12].ENA
wreg => breg[5][13].ENA
wreg => breg[5][14].ENA
wreg => breg[5][15].ENA
wreg => breg[5][16].ENA
wreg => breg[5][17].ENA
wreg => breg[5][18].ENA
wreg => breg[5][19].ENA
wreg => breg[5][20].ENA
wreg => breg[5][21].ENA
wreg => breg[5][22].ENA
wreg => breg[5][23].ENA
wreg => breg[5][24].ENA
wreg => breg[5][25].ENA
wreg => breg[5][26].ENA
wreg => breg[5][27].ENA
wreg => breg[5][28].ENA
wreg => breg[5][29].ENA
wreg => breg[5][30].ENA
wreg => breg[5][31].ENA
wreg => breg[4][0].ENA
wreg => breg[4][1].ENA
wreg => breg[4][2].ENA
wreg => breg[4][3].ENA
wreg => breg[4][4].ENA
wreg => breg[4][5].ENA
wreg => breg[4][6].ENA
wreg => breg[4][7].ENA
wreg => breg[4][8].ENA
wreg => breg[4][9].ENA
wreg => breg[4][10].ENA
wreg => breg[4][11].ENA
wreg => breg[4][12].ENA
wreg => breg[4][13].ENA
wreg => breg[4][14].ENA
wreg => breg[4][15].ENA
wreg => breg[4][16].ENA
wreg => breg[4][17].ENA
wreg => breg[4][18].ENA
wreg => breg[4][19].ENA
wreg => breg[4][20].ENA
wreg => breg[4][21].ENA
wreg => breg[4][22].ENA
wreg => breg[4][23].ENA
wreg => breg[4][24].ENA
wreg => breg[4][25].ENA
wreg => breg[4][26].ENA
wreg => breg[4][27].ENA
wreg => breg[4][28].ENA
wreg => breg[4][29].ENA
wreg => breg[4][30].ENA
wreg => breg[4][31].ENA
wreg => breg[3][0].ENA
wreg => breg[3][1].ENA
wreg => breg[3][2].ENA
wreg => breg[3][3].ENA
wreg => breg[3][4].ENA
wreg => breg[3][5].ENA
wreg => breg[3][6].ENA
wreg => breg[3][7].ENA
wreg => breg[3][8].ENA
wreg => breg[3][9].ENA
wreg => breg[3][10].ENA
wreg => breg[3][11].ENA
wreg => breg[3][12].ENA
wreg => breg[3][13].ENA
wreg => breg[3][14].ENA
wreg => breg[3][15].ENA
wreg => breg[3][16].ENA
wreg => breg[3][17].ENA
wreg => breg[3][18].ENA
wreg => breg[3][19].ENA
wreg => breg[3][20].ENA
wreg => breg[3][21].ENA
wreg => breg[3][22].ENA
wreg => breg[3][23].ENA
wreg => breg[3][24].ENA
wreg => breg[3][25].ENA
wreg => breg[3][26].ENA
wreg => breg[3][27].ENA
wreg => breg[3][28].ENA
wreg => breg[3][29].ENA
wreg => breg[3][30].ENA
wreg => breg[3][31].ENA
wreg => breg[2][0].ENA
wreg => breg[2][1].ENA
wreg => breg[2][2].ENA
wreg => breg[2][3].ENA
wreg => breg[2][4].ENA
wreg => breg[2][5].ENA
wreg => breg[2][6].ENA
wreg => breg[2][7].ENA
wreg => breg[2][8].ENA
wreg => breg[2][9].ENA
wreg => breg[2][10].ENA
wreg => breg[2][11].ENA
wreg => breg[2][12].ENA
wreg => breg[2][13].ENA
wreg => breg[2][14].ENA
wreg => breg[2][15].ENA
wreg => breg[2][16].ENA
wreg => breg[2][17].ENA
wreg => breg[2][18].ENA
wreg => breg[2][19].ENA
wreg => breg[2][20].ENA
wreg => breg[2][21].ENA
wreg => breg[2][22].ENA
wreg => breg[2][23].ENA
wreg => breg[2][24].ENA
wreg => breg[2][25].ENA
wreg => breg[2][26].ENA
wreg => breg[2][27].ENA
wreg => breg[2][28].ENA
wreg => breg[2][29].ENA
wreg => breg[2][30].ENA
wreg => breg[2][31].ENA
wreg => breg[1][0].ENA
wreg => breg[1][1].ENA
wreg => breg[1][2].ENA
wreg => breg[1][3].ENA
wreg => breg[1][4].ENA
wreg => breg[1][5].ENA
wreg => breg[1][6].ENA
wreg => breg[1][7].ENA
wreg => breg[1][8].ENA
wreg => breg[1][9].ENA
wreg => breg[1][10].ENA
wreg => breg[1][11].ENA
wreg => breg[1][12].ENA
wreg => breg[1][13].ENA
wreg => breg[1][14].ENA
wreg => breg[1][15].ENA
wreg => breg[1][16].ENA
wreg => breg[1][17].ENA
wreg => breg[1][18].ENA
wreg => breg[1][19].ENA
wreg => breg[1][20].ENA
wreg => breg[1][21].ENA
wreg => breg[1][22].ENA
wreg => breg[1][23].ENA
wreg => breg[1][24].ENA
wreg => breg[1][25].ENA
wreg => breg[1][26].ENA
wreg => breg[1][27].ENA
wreg => breg[1][28].ENA
wreg => breg[1][29].ENA
wreg => breg[1][30].ENA
wreg => breg[1][31].ENA
add1[0] => Mux0.IN4
add1[0] => Mux1.IN4
add1[0] => Mux2.IN4
add1[0] => Mux3.IN4
add1[0] => Mux4.IN4
add1[0] => Mux5.IN4
add1[0] => Mux6.IN4
add1[0] => Mux7.IN4
add1[0] => Mux8.IN4
add1[0] => Mux9.IN4
add1[0] => Mux10.IN4
add1[0] => Mux11.IN4
add1[0] => Mux12.IN4
add1[0] => Mux13.IN4
add1[0] => Mux14.IN4
add1[0] => Mux15.IN4
add1[0] => Mux16.IN4
add1[0] => Mux17.IN4
add1[0] => Mux18.IN4
add1[0] => Mux19.IN4
add1[0] => Mux20.IN4
add1[0] => Mux21.IN4
add1[0] => Mux22.IN4
add1[0] => Mux23.IN4
add1[0] => Mux24.IN4
add1[0] => Mux25.IN4
add1[0] => Mux26.IN4
add1[0] => Mux27.IN4
add1[0] => Mux28.IN4
add1[0] => Mux29.IN4
add1[0] => Mux30.IN4
add1[0] => Mux31.IN4
add1[1] => Mux0.IN3
add1[1] => Mux1.IN3
add1[1] => Mux2.IN3
add1[1] => Mux3.IN3
add1[1] => Mux4.IN3
add1[1] => Mux5.IN3
add1[1] => Mux6.IN3
add1[1] => Mux7.IN3
add1[1] => Mux8.IN3
add1[1] => Mux9.IN3
add1[1] => Mux10.IN3
add1[1] => Mux11.IN3
add1[1] => Mux12.IN3
add1[1] => Mux13.IN3
add1[1] => Mux14.IN3
add1[1] => Mux15.IN3
add1[1] => Mux16.IN3
add1[1] => Mux17.IN3
add1[1] => Mux18.IN3
add1[1] => Mux19.IN3
add1[1] => Mux20.IN3
add1[1] => Mux21.IN3
add1[1] => Mux22.IN3
add1[1] => Mux23.IN3
add1[1] => Mux24.IN3
add1[1] => Mux25.IN3
add1[1] => Mux26.IN3
add1[1] => Mux27.IN3
add1[1] => Mux28.IN3
add1[1] => Mux29.IN3
add1[1] => Mux30.IN3
add1[1] => Mux31.IN3
add1[2] => Mux0.IN2
add1[2] => Mux1.IN2
add1[2] => Mux2.IN2
add1[2] => Mux3.IN2
add1[2] => Mux4.IN2
add1[2] => Mux5.IN2
add1[2] => Mux6.IN2
add1[2] => Mux7.IN2
add1[2] => Mux8.IN2
add1[2] => Mux9.IN2
add1[2] => Mux10.IN2
add1[2] => Mux11.IN2
add1[2] => Mux12.IN2
add1[2] => Mux13.IN2
add1[2] => Mux14.IN2
add1[2] => Mux15.IN2
add1[2] => Mux16.IN2
add1[2] => Mux17.IN2
add1[2] => Mux18.IN2
add1[2] => Mux19.IN2
add1[2] => Mux20.IN2
add1[2] => Mux21.IN2
add1[2] => Mux22.IN2
add1[2] => Mux23.IN2
add1[2] => Mux24.IN2
add1[2] => Mux25.IN2
add1[2] => Mux26.IN2
add1[2] => Mux27.IN2
add1[2] => Mux28.IN2
add1[2] => Mux29.IN2
add1[2] => Mux30.IN2
add1[2] => Mux31.IN2
add1[3] => Mux0.IN1
add1[3] => Mux1.IN1
add1[3] => Mux2.IN1
add1[3] => Mux3.IN1
add1[3] => Mux4.IN1
add1[3] => Mux5.IN1
add1[3] => Mux6.IN1
add1[3] => Mux7.IN1
add1[3] => Mux8.IN1
add1[3] => Mux9.IN1
add1[3] => Mux10.IN1
add1[3] => Mux11.IN1
add1[3] => Mux12.IN1
add1[3] => Mux13.IN1
add1[3] => Mux14.IN1
add1[3] => Mux15.IN1
add1[3] => Mux16.IN1
add1[3] => Mux17.IN1
add1[3] => Mux18.IN1
add1[3] => Mux19.IN1
add1[3] => Mux20.IN1
add1[3] => Mux21.IN1
add1[3] => Mux22.IN1
add1[3] => Mux23.IN1
add1[3] => Mux24.IN1
add1[3] => Mux25.IN1
add1[3] => Mux26.IN1
add1[3] => Mux27.IN1
add1[3] => Mux28.IN1
add1[3] => Mux29.IN1
add1[3] => Mux30.IN1
add1[3] => Mux31.IN1
add1[4] => Mux0.IN0
add1[4] => Mux1.IN0
add1[4] => Mux2.IN0
add1[4] => Mux3.IN0
add1[4] => Mux4.IN0
add1[4] => Mux5.IN0
add1[4] => Mux6.IN0
add1[4] => Mux7.IN0
add1[4] => Mux8.IN0
add1[4] => Mux9.IN0
add1[4] => Mux10.IN0
add1[4] => Mux11.IN0
add1[4] => Mux12.IN0
add1[4] => Mux13.IN0
add1[4] => Mux14.IN0
add1[4] => Mux15.IN0
add1[4] => Mux16.IN0
add1[4] => Mux17.IN0
add1[4] => Mux18.IN0
add1[4] => Mux19.IN0
add1[4] => Mux20.IN0
add1[4] => Mux21.IN0
add1[4] => Mux22.IN0
add1[4] => Mux23.IN0
add1[4] => Mux24.IN0
add1[4] => Mux25.IN0
add1[4] => Mux26.IN0
add1[4] => Mux27.IN0
add1[4] => Mux28.IN0
add1[4] => Mux29.IN0
add1[4] => Mux30.IN0
add1[4] => Mux31.IN0
add2[0] => Mux32.IN4
add2[0] => Mux33.IN4
add2[0] => Mux34.IN4
add2[0] => Mux35.IN4
add2[0] => Mux36.IN4
add2[0] => Mux37.IN4
add2[0] => Mux38.IN4
add2[0] => Mux39.IN4
add2[0] => Mux40.IN4
add2[0] => Mux41.IN4
add2[0] => Mux42.IN4
add2[0] => Mux43.IN4
add2[0] => Mux44.IN4
add2[0] => Mux45.IN4
add2[0] => Mux46.IN4
add2[0] => Mux47.IN4
add2[0] => Mux48.IN4
add2[0] => Mux49.IN4
add2[0] => Mux50.IN4
add2[0] => Mux51.IN4
add2[0] => Mux52.IN4
add2[0] => Mux53.IN4
add2[0] => Mux54.IN4
add2[0] => Mux55.IN4
add2[0] => Mux56.IN4
add2[0] => Mux57.IN4
add2[0] => Mux58.IN4
add2[0] => Mux59.IN4
add2[0] => Mux60.IN4
add2[0] => Mux61.IN4
add2[0] => Mux62.IN4
add2[0] => Mux63.IN4
add2[1] => Mux32.IN3
add2[1] => Mux33.IN3
add2[1] => Mux34.IN3
add2[1] => Mux35.IN3
add2[1] => Mux36.IN3
add2[1] => Mux37.IN3
add2[1] => Mux38.IN3
add2[1] => Mux39.IN3
add2[1] => Mux40.IN3
add2[1] => Mux41.IN3
add2[1] => Mux42.IN3
add2[1] => Mux43.IN3
add2[1] => Mux44.IN3
add2[1] => Mux45.IN3
add2[1] => Mux46.IN3
add2[1] => Mux47.IN3
add2[1] => Mux48.IN3
add2[1] => Mux49.IN3
add2[1] => Mux50.IN3
add2[1] => Mux51.IN3
add2[1] => Mux52.IN3
add2[1] => Mux53.IN3
add2[1] => Mux54.IN3
add2[1] => Mux55.IN3
add2[1] => Mux56.IN3
add2[1] => Mux57.IN3
add2[1] => Mux58.IN3
add2[1] => Mux59.IN3
add2[1] => Mux60.IN3
add2[1] => Mux61.IN3
add2[1] => Mux62.IN3
add2[1] => Mux63.IN3
add2[2] => Mux32.IN2
add2[2] => Mux33.IN2
add2[2] => Mux34.IN2
add2[2] => Mux35.IN2
add2[2] => Mux36.IN2
add2[2] => Mux37.IN2
add2[2] => Mux38.IN2
add2[2] => Mux39.IN2
add2[2] => Mux40.IN2
add2[2] => Mux41.IN2
add2[2] => Mux42.IN2
add2[2] => Mux43.IN2
add2[2] => Mux44.IN2
add2[2] => Mux45.IN2
add2[2] => Mux46.IN2
add2[2] => Mux47.IN2
add2[2] => Mux48.IN2
add2[2] => Mux49.IN2
add2[2] => Mux50.IN2
add2[2] => Mux51.IN2
add2[2] => Mux52.IN2
add2[2] => Mux53.IN2
add2[2] => Mux54.IN2
add2[2] => Mux55.IN2
add2[2] => Mux56.IN2
add2[2] => Mux57.IN2
add2[2] => Mux58.IN2
add2[2] => Mux59.IN2
add2[2] => Mux60.IN2
add2[2] => Mux61.IN2
add2[2] => Mux62.IN2
add2[2] => Mux63.IN2
add2[3] => Mux32.IN1
add2[3] => Mux33.IN1
add2[3] => Mux34.IN1
add2[3] => Mux35.IN1
add2[3] => Mux36.IN1
add2[3] => Mux37.IN1
add2[3] => Mux38.IN1
add2[3] => Mux39.IN1
add2[3] => Mux40.IN1
add2[3] => Mux41.IN1
add2[3] => Mux42.IN1
add2[3] => Mux43.IN1
add2[3] => Mux44.IN1
add2[3] => Mux45.IN1
add2[3] => Mux46.IN1
add2[3] => Mux47.IN1
add2[3] => Mux48.IN1
add2[3] => Mux49.IN1
add2[3] => Mux50.IN1
add2[3] => Mux51.IN1
add2[3] => Mux52.IN1
add2[3] => Mux53.IN1
add2[3] => Mux54.IN1
add2[3] => Mux55.IN1
add2[3] => Mux56.IN1
add2[3] => Mux57.IN1
add2[3] => Mux58.IN1
add2[3] => Mux59.IN1
add2[3] => Mux60.IN1
add2[3] => Mux61.IN1
add2[3] => Mux62.IN1
add2[3] => Mux63.IN1
add2[4] => Mux32.IN0
add2[4] => Mux33.IN0
add2[4] => Mux34.IN0
add2[4] => Mux35.IN0
add2[4] => Mux36.IN0
add2[4] => Mux37.IN0
add2[4] => Mux38.IN0
add2[4] => Mux39.IN0
add2[4] => Mux40.IN0
add2[4] => Mux41.IN0
add2[4] => Mux42.IN0
add2[4] => Mux43.IN0
add2[4] => Mux44.IN0
add2[4] => Mux45.IN0
add2[4] => Mux46.IN0
add2[4] => Mux47.IN0
add2[4] => Mux48.IN0
add2[4] => Mux49.IN0
add2[4] => Mux50.IN0
add2[4] => Mux51.IN0
add2[4] => Mux52.IN0
add2[4] => Mux53.IN0
add2[4] => Mux54.IN0
add2[4] => Mux55.IN0
add2[4] => Mux56.IN0
add2[4] => Mux57.IN0
add2[4] => Mux58.IN0
add2[4] => Mux59.IN0
add2[4] => Mux60.IN0
add2[4] => Mux61.IN0
add2[4] => Mux62.IN0
add2[4] => Mux63.IN0
wadd[0] => Decoder0.IN4
wadd[0] => Equal0.IN4
wadd[1] => Decoder0.IN3
wadd[1] => Equal0.IN3
wadd[2] => Decoder0.IN2
wadd[2] => Equal0.IN2
wadd[3] => Decoder0.IN1
wadd[3] => Equal0.IN1
wadd[4] => Decoder0.IN0
wadd[4] => Equal0.IN0
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[0] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[1] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[2] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[3] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[4] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[5] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[6] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[7] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[8] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[9] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[10] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[11] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[12] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[13] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[14] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[15] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[16] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[17] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[18] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[19] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[20] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[21] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[22] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[23] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[24] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[25] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[26] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[27] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[28] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[29] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[30] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
wdata[31] => breg.DATAB
r1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
r2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
r2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
r2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
r2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
r2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
r2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
r2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
r2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
r2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
r2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
r2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
r2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
r2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
r2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
r2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
r2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula
opcode[0] => Mux0.IN13
opcode[0] => Mux1.IN13
opcode[0] => Mux2.IN13
opcode[0] => Mux3.IN13
opcode[0] => Mux4.IN13
opcode[0] => Mux5.IN13
opcode[0] => Mux6.IN13
opcode[0] => Mux7.IN13
opcode[0] => Mux8.IN13
opcode[0] => Mux9.IN13
opcode[0] => Mux10.IN13
opcode[0] => Mux11.IN13
opcode[0] => Mux12.IN13
opcode[0] => Mux13.IN13
opcode[0] => Mux14.IN13
opcode[0] => Mux15.IN13
opcode[0] => Mux16.IN13
opcode[0] => Mux17.IN13
opcode[0] => Mux18.IN13
opcode[0] => Mux19.IN13
opcode[0] => Mux20.IN13
opcode[0] => Mux21.IN13
opcode[0] => Mux22.IN13
opcode[0] => Mux23.IN13
opcode[0] => Mux24.IN13
opcode[0] => Mux25.IN13
opcode[0] => Mux26.IN13
opcode[0] => Mux27.IN13
opcode[0] => Mux28.IN13
opcode[0] => Mux29.IN13
opcode[0] => Mux30.IN13
opcode[0] => Mux31.IN13
opcode[0] => Mux32.IN19
opcode[0] => Mux33.IN19
opcode[1] => Mux0.IN12
opcode[1] => Mux1.IN12
opcode[1] => Mux2.IN12
opcode[1] => Mux3.IN12
opcode[1] => Mux4.IN12
opcode[1] => Mux5.IN12
opcode[1] => Mux6.IN12
opcode[1] => Mux7.IN12
opcode[1] => Mux8.IN12
opcode[1] => Mux9.IN12
opcode[1] => Mux10.IN12
opcode[1] => Mux11.IN12
opcode[1] => Mux12.IN12
opcode[1] => Mux13.IN12
opcode[1] => Mux14.IN12
opcode[1] => Mux15.IN12
opcode[1] => Mux16.IN12
opcode[1] => Mux17.IN12
opcode[1] => Mux18.IN12
opcode[1] => Mux19.IN12
opcode[1] => Mux20.IN12
opcode[1] => Mux21.IN12
opcode[1] => Mux22.IN12
opcode[1] => Mux23.IN12
opcode[1] => Mux24.IN12
opcode[1] => Mux25.IN12
opcode[1] => Mux26.IN12
opcode[1] => Mux27.IN12
opcode[1] => Mux28.IN12
opcode[1] => Mux29.IN12
opcode[1] => Mux30.IN12
opcode[1] => Mux31.IN12
opcode[1] => Mux32.IN18
opcode[1] => Mux33.IN18
opcode[2] => Mux0.IN11
opcode[2] => Mux1.IN11
opcode[2] => Mux2.IN11
opcode[2] => Mux3.IN11
opcode[2] => Mux4.IN11
opcode[2] => Mux5.IN11
opcode[2] => Mux6.IN11
opcode[2] => Mux7.IN11
opcode[2] => Mux8.IN11
opcode[2] => Mux9.IN11
opcode[2] => Mux10.IN11
opcode[2] => Mux11.IN11
opcode[2] => Mux12.IN11
opcode[2] => Mux13.IN11
opcode[2] => Mux14.IN11
opcode[2] => Mux15.IN11
opcode[2] => Mux16.IN11
opcode[2] => Mux17.IN11
opcode[2] => Mux18.IN11
opcode[2] => Mux19.IN11
opcode[2] => Mux20.IN11
opcode[2] => Mux21.IN11
opcode[2] => Mux22.IN11
opcode[2] => Mux23.IN11
opcode[2] => Mux24.IN11
opcode[2] => Mux25.IN11
opcode[2] => Mux26.IN11
opcode[2] => Mux27.IN11
opcode[2] => Mux28.IN11
opcode[2] => Mux29.IN11
opcode[2] => Mux30.IN11
opcode[2] => Mux31.IN11
opcode[2] => Mux32.IN17
opcode[2] => Mux33.IN17
opcode[3] => Mux0.IN10
opcode[3] => Mux1.IN10
opcode[3] => Mux2.IN10
opcode[3] => Mux3.IN10
opcode[3] => Mux4.IN10
opcode[3] => Mux5.IN10
opcode[3] => Mux6.IN10
opcode[3] => Mux7.IN10
opcode[3] => Mux8.IN10
opcode[3] => Mux9.IN10
opcode[3] => Mux10.IN10
opcode[3] => Mux11.IN10
opcode[3] => Mux12.IN10
opcode[3] => Mux13.IN10
opcode[3] => Mux14.IN10
opcode[3] => Mux15.IN10
opcode[3] => Mux16.IN10
opcode[3] => Mux17.IN10
opcode[3] => Mux18.IN10
opcode[3] => Mux19.IN10
opcode[3] => Mux20.IN10
opcode[3] => Mux21.IN10
opcode[3] => Mux22.IN10
opcode[3] => Mux23.IN10
opcode[3] => Mux24.IN10
opcode[3] => Mux25.IN10
opcode[3] => Mux26.IN10
opcode[3] => Mux27.IN10
opcode[3] => Mux28.IN10
opcode[3] => Mux29.IN10
opcode[3] => Mux30.IN10
opcode[3] => Mux31.IN10
opcode[3] => Mux32.IN16
opcode[3] => Mux33.IN16
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => LessThan2.IN64
A[0] => LessThan5.IN64
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => LessThan8.IN32
A[0] => Mux31.IN14
A[0] => Mux31.IN4
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => LessThan2.IN63
A[1] => LessThan5.IN63
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => LessThan8.IN31
A[1] => Mux30.IN14
A[1] => Mux30.IN5
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => LessThan2.IN62
A[2] => LessThan5.IN62
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => LessThan8.IN30
A[2] => Mux29.IN14
A[2] => Mux29.IN5
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => LessThan2.IN61
A[3] => LessThan5.IN61
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => LessThan8.IN29
A[3] => Mux28.IN14
A[3] => Mux28.IN5
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => LessThan2.IN60
A[4] => LessThan5.IN60
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => LessThan8.IN28
A[4] => Mux27.IN14
A[4] => Mux27.IN5
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => LessThan2.IN59
A[5] => LessThan5.IN59
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => LessThan8.IN27
A[5] => Mux26.IN14
A[5] => Mux26.IN5
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => LessThan2.IN58
A[6] => LessThan5.IN58
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => LessThan8.IN26
A[6] => Mux25.IN14
A[6] => Mux25.IN5
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => LessThan2.IN57
A[7] => LessThan5.IN57
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => LessThan8.IN25
A[7] => Mux24.IN14
A[7] => Mux24.IN5
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => LessThan2.IN56
A[8] => LessThan5.IN56
A[8] => RESULT.IN0
A[8] => RESULT.IN0
A[8] => RESULT.IN0
A[8] => LessThan8.IN24
A[8] => Mux23.IN14
A[8] => Mux23.IN5
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => LessThan2.IN55
A[9] => LessThan5.IN55
A[9] => RESULT.IN0
A[9] => RESULT.IN0
A[9] => RESULT.IN0
A[9] => LessThan8.IN23
A[9] => Mux22.IN14
A[9] => Mux22.IN5
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => LessThan2.IN54
A[10] => LessThan5.IN54
A[10] => RESULT.IN0
A[10] => RESULT.IN0
A[10] => RESULT.IN0
A[10] => LessThan8.IN22
A[10] => Mux21.IN14
A[10] => Mux21.IN5
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => LessThan2.IN53
A[11] => LessThan5.IN53
A[11] => RESULT.IN0
A[11] => RESULT.IN0
A[11] => RESULT.IN0
A[11] => LessThan8.IN21
A[11] => Mux20.IN14
A[11] => Mux20.IN5
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => LessThan2.IN52
A[12] => LessThan5.IN52
A[12] => RESULT.IN0
A[12] => RESULT.IN0
A[12] => RESULT.IN0
A[12] => LessThan8.IN20
A[12] => Mux19.IN14
A[12] => Mux19.IN5
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => LessThan2.IN51
A[13] => LessThan5.IN51
A[13] => RESULT.IN0
A[13] => RESULT.IN0
A[13] => RESULT.IN0
A[13] => LessThan8.IN19
A[13] => Mux18.IN14
A[13] => Mux18.IN5
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => LessThan2.IN50
A[14] => LessThan5.IN50
A[14] => RESULT.IN0
A[14] => RESULT.IN0
A[14] => RESULT.IN0
A[14] => LessThan8.IN18
A[14] => Mux17.IN14
A[14] => Mux17.IN5
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => LessThan2.IN49
A[15] => LessThan5.IN49
A[15] => RESULT.IN0
A[15] => RESULT.IN0
A[15] => RESULT.IN0
A[15] => LessThan8.IN17
A[15] => Mux16.IN14
A[15] => Mux16.IN5
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => LessThan2.IN48
A[16] => LessThan5.IN48
A[16] => RESULT.IN0
A[16] => RESULT.IN0
A[16] => RESULT.IN0
A[16] => LessThan8.IN16
A[16] => Mux15.IN14
A[16] => Mux15.IN5
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => LessThan2.IN47
A[17] => LessThan5.IN47
A[17] => RESULT.IN0
A[17] => RESULT.IN0
A[17] => RESULT.IN0
A[17] => LessThan8.IN15
A[17] => Mux14.IN14
A[17] => Mux14.IN5
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => LessThan2.IN46
A[18] => LessThan5.IN46
A[18] => RESULT.IN0
A[18] => RESULT.IN0
A[18] => RESULT.IN0
A[18] => LessThan8.IN14
A[18] => Mux13.IN14
A[18] => Mux13.IN5
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => LessThan2.IN45
A[19] => LessThan5.IN45
A[19] => RESULT.IN0
A[19] => RESULT.IN0
A[19] => RESULT.IN0
A[19] => LessThan8.IN13
A[19] => Mux12.IN14
A[19] => Mux12.IN5
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => LessThan2.IN44
A[20] => LessThan5.IN44
A[20] => RESULT.IN0
A[20] => RESULT.IN0
A[20] => RESULT.IN0
A[20] => LessThan8.IN12
A[20] => Mux11.IN14
A[20] => Mux11.IN5
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => LessThan2.IN43
A[21] => LessThan5.IN43
A[21] => RESULT.IN0
A[21] => RESULT.IN0
A[21] => RESULT.IN0
A[21] => LessThan8.IN11
A[21] => Mux10.IN14
A[21] => Mux10.IN5
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => LessThan2.IN42
A[22] => LessThan5.IN42
A[22] => RESULT.IN0
A[22] => RESULT.IN0
A[22] => RESULT.IN0
A[22] => LessThan8.IN10
A[22] => Mux9.IN14
A[22] => Mux9.IN5
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => LessThan2.IN41
A[23] => LessThan5.IN41
A[23] => RESULT.IN0
A[23] => RESULT.IN0
A[23] => RESULT.IN0
A[23] => LessThan8.IN9
A[23] => Mux8.IN14
A[23] => Mux8.IN5
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => LessThan2.IN40
A[24] => LessThan5.IN40
A[24] => RESULT.IN0
A[24] => RESULT.IN0
A[24] => RESULT.IN0
A[24] => LessThan8.IN8
A[24] => Mux7.IN14
A[24] => Mux7.IN5
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => LessThan2.IN39
A[25] => LessThan5.IN39
A[25] => RESULT.IN0
A[25] => RESULT.IN0
A[25] => RESULT.IN0
A[25] => LessThan8.IN7
A[25] => Mux6.IN14
A[25] => Mux6.IN5
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => LessThan2.IN38
A[26] => LessThan5.IN38
A[26] => RESULT.IN0
A[26] => RESULT.IN0
A[26] => RESULT.IN0
A[26] => LessThan8.IN6
A[26] => Mux5.IN14
A[26] => Mux5.IN5
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => LessThan2.IN37
A[27] => LessThan5.IN37
A[27] => RESULT.IN0
A[27] => RESULT.IN0
A[27] => RESULT.IN0
A[27] => LessThan8.IN5
A[27] => Mux4.IN14
A[27] => Mux4.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => LessThan2.IN36
A[28] => LessThan5.IN36
A[28] => RESULT.IN0
A[28] => RESULT.IN0
A[28] => RESULT.IN0
A[28] => LessThan8.IN4
A[28] => Mux3.IN14
A[28] => Mux3.IN5
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => LessThan2.IN35
A[29] => LessThan5.IN35
A[29] => RESULT.IN0
A[29] => RESULT.IN0
A[29] => RESULT.IN0
A[29] => LessThan8.IN3
A[29] => Mux2.IN14
A[29] => Mux2.IN5
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => LessThan2.IN34
A[30] => LessThan5.IN34
A[30] => RESULT.IN0
A[30] => RESULT.IN0
A[30] => RESULT.IN0
A[30] => LessThan8.IN2
A[30] => Mux1.IN14
A[30] => Mux1.IN5
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => LessThan2.IN33
A[31] => LessThan5.IN33
A[31] => RESULT.IN0
A[31] => RESULT.IN0
A[31] => RESULT.IN0
A[31] => LessThan8.IN1
A[31] => Mux0.IN14
A[31] => Mux0.IN5
B[0] => Add0.IN64
B[0] => LessThan3.IN64
B[0] => LessThan6.IN64
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => LessThan8.IN64
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight0.IN32
B[0] => ShiftRight1.IN32
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => LessThan3.IN63
B[1] => LessThan6.IN63
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => LessThan8.IN63
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight0.IN31
B[1] => ShiftRight1.IN31
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => LessThan3.IN62
B[2] => LessThan6.IN62
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => LessThan8.IN62
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight0.IN30
B[2] => ShiftRight1.IN30
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => LessThan3.IN61
B[3] => LessThan6.IN61
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => LessThan8.IN61
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight0.IN29
B[3] => ShiftRight1.IN29
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => LessThan3.IN60
B[4] => LessThan6.IN60
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => LessThan8.IN60
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight0.IN28
B[4] => ShiftRight1.IN28
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => LessThan3.IN59
B[5] => LessThan6.IN59
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => LessThan8.IN59
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight0.IN27
B[5] => ShiftRight1.IN27
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => LessThan3.IN58
B[6] => LessThan6.IN58
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => LessThan8.IN58
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight0.IN26
B[6] => ShiftRight1.IN26
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => LessThan3.IN57
B[7] => LessThan6.IN57
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => LessThan8.IN57
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight0.IN25
B[7] => ShiftRight1.IN25
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => LessThan3.IN56
B[8] => LessThan6.IN56
B[8] => RESULT.IN1
B[8] => RESULT.IN1
B[8] => RESULT.IN1
B[8] => LessThan8.IN56
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight0.IN24
B[8] => ShiftRight1.IN24
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => LessThan3.IN55
B[9] => LessThan6.IN55
B[9] => RESULT.IN1
B[9] => RESULT.IN1
B[9] => RESULT.IN1
B[9] => LessThan8.IN55
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight0.IN23
B[9] => ShiftRight1.IN23
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => LessThan3.IN54
B[10] => LessThan6.IN54
B[10] => RESULT.IN1
B[10] => RESULT.IN1
B[10] => RESULT.IN1
B[10] => LessThan8.IN54
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight0.IN22
B[10] => ShiftRight1.IN22
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => LessThan3.IN53
B[11] => LessThan6.IN53
B[11] => RESULT.IN1
B[11] => RESULT.IN1
B[11] => RESULT.IN1
B[11] => LessThan8.IN53
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight0.IN21
B[11] => ShiftRight1.IN21
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => LessThan3.IN52
B[12] => LessThan6.IN52
B[12] => RESULT.IN1
B[12] => RESULT.IN1
B[12] => RESULT.IN1
B[12] => LessThan8.IN52
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight0.IN20
B[12] => ShiftRight1.IN20
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => LessThan3.IN51
B[13] => LessThan6.IN51
B[13] => RESULT.IN1
B[13] => RESULT.IN1
B[13] => RESULT.IN1
B[13] => LessThan8.IN51
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight0.IN19
B[13] => ShiftRight1.IN19
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => LessThan3.IN50
B[14] => LessThan6.IN50
B[14] => RESULT.IN1
B[14] => RESULT.IN1
B[14] => RESULT.IN1
B[14] => LessThan8.IN50
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight0.IN18
B[14] => ShiftRight1.IN18
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => LessThan3.IN49
B[15] => LessThan6.IN49
B[15] => RESULT.IN1
B[15] => RESULT.IN1
B[15] => RESULT.IN1
B[15] => LessThan8.IN49
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight0.IN17
B[15] => ShiftRight1.IN17
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => LessThan3.IN48
B[16] => LessThan6.IN48
B[16] => RESULT.IN1
B[16] => RESULT.IN1
B[16] => RESULT.IN1
B[16] => LessThan8.IN48
B[16] => ShiftLeft0.IN16
B[16] => ShiftRight0.IN16
B[16] => ShiftRight1.IN16
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => LessThan3.IN47
B[17] => LessThan6.IN47
B[17] => RESULT.IN1
B[17] => RESULT.IN1
B[17] => RESULT.IN1
B[17] => LessThan8.IN47
B[17] => ShiftLeft0.IN15
B[17] => ShiftRight0.IN15
B[17] => ShiftRight1.IN15
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => LessThan3.IN46
B[18] => LessThan6.IN46
B[18] => RESULT.IN1
B[18] => RESULT.IN1
B[18] => RESULT.IN1
B[18] => LessThan8.IN46
B[18] => ShiftLeft0.IN14
B[18] => ShiftRight0.IN14
B[18] => ShiftRight1.IN14
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => LessThan3.IN45
B[19] => LessThan6.IN45
B[19] => RESULT.IN1
B[19] => RESULT.IN1
B[19] => RESULT.IN1
B[19] => LessThan8.IN45
B[19] => ShiftLeft0.IN13
B[19] => ShiftRight0.IN13
B[19] => ShiftRight1.IN13
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => LessThan3.IN44
B[20] => LessThan6.IN44
B[20] => RESULT.IN1
B[20] => RESULT.IN1
B[20] => RESULT.IN1
B[20] => LessThan8.IN44
B[20] => ShiftLeft0.IN12
B[20] => ShiftRight0.IN12
B[20] => ShiftRight1.IN12
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => LessThan3.IN43
B[21] => LessThan6.IN43
B[21] => RESULT.IN1
B[21] => RESULT.IN1
B[21] => RESULT.IN1
B[21] => LessThan8.IN43
B[21] => ShiftLeft0.IN11
B[21] => ShiftRight0.IN11
B[21] => ShiftRight1.IN11
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => LessThan3.IN42
B[22] => LessThan6.IN42
B[22] => RESULT.IN1
B[22] => RESULT.IN1
B[22] => RESULT.IN1
B[22] => LessThan8.IN42
B[22] => ShiftLeft0.IN10
B[22] => ShiftRight0.IN10
B[22] => ShiftRight1.IN10
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => LessThan3.IN41
B[23] => LessThan6.IN41
B[23] => RESULT.IN1
B[23] => RESULT.IN1
B[23] => RESULT.IN1
B[23] => LessThan8.IN41
B[23] => ShiftLeft0.IN9
B[23] => ShiftRight0.IN9
B[23] => ShiftRight1.IN9
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => LessThan3.IN40
B[24] => LessThan6.IN40
B[24] => RESULT.IN1
B[24] => RESULT.IN1
B[24] => RESULT.IN1
B[24] => LessThan8.IN40
B[24] => ShiftLeft0.IN8
B[24] => ShiftRight0.IN8
B[24] => ShiftRight1.IN8
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => LessThan3.IN39
B[25] => LessThan6.IN39
B[25] => RESULT.IN1
B[25] => RESULT.IN1
B[25] => RESULT.IN1
B[25] => LessThan8.IN39
B[25] => ShiftLeft0.IN7
B[25] => ShiftRight0.IN7
B[25] => ShiftRight1.IN7
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => LessThan3.IN38
B[26] => LessThan6.IN38
B[26] => RESULT.IN1
B[26] => RESULT.IN1
B[26] => RESULT.IN1
B[26] => LessThan8.IN38
B[26] => ShiftLeft0.IN6
B[26] => ShiftRight0.IN6
B[26] => ShiftRight1.IN6
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => LessThan3.IN37
B[27] => LessThan6.IN37
B[27] => RESULT.IN1
B[27] => RESULT.IN1
B[27] => RESULT.IN1
B[27] => LessThan8.IN37
B[27] => ShiftLeft0.IN5
B[27] => ShiftRight0.IN5
B[27] => ShiftRight1.IN5
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => LessThan3.IN36
B[28] => LessThan6.IN36
B[28] => RESULT.IN1
B[28] => RESULT.IN1
B[28] => RESULT.IN1
B[28] => LessThan8.IN36
B[28] => ShiftLeft0.IN4
B[28] => ShiftRight0.IN4
B[28] => ShiftRight1.IN4
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => LessThan3.IN35
B[29] => LessThan6.IN35
B[29] => RESULT.IN1
B[29] => RESULT.IN1
B[29] => RESULT.IN1
B[29] => LessThan8.IN35
B[29] => ShiftLeft0.IN3
B[29] => ShiftRight0.IN3
B[29] => ShiftRight1.IN3
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => LessThan3.IN34
B[30] => LessThan6.IN34
B[30] => RESULT.IN1
B[30] => RESULT.IN1
B[30] => RESULT.IN1
B[30] => LessThan8.IN34
B[30] => ShiftLeft0.IN2
B[30] => ShiftRight0.IN2
B[30] => ShiftRight1.IN2
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => LessThan3.IN33
B[31] => LessThan6.IN33
B[31] => RESULT.IN1
B[31] => RESULT.IN1
B[31] => RESULT.IN1
B[31] => LessThan8.IN33
B[31] => ShiftLeft0.IN1
B[31] => ShiftRight0.IN1
B[31] => ShiftRight1.IN0
B[31] => ShiftRight1.IN1
B[31] => Add1.IN1
shamt[0] => ShiftLeft0.IN37
shamt[0] => ShiftRight0.IN37
shamt[0] => ShiftRight1.IN37
shamt[1] => ShiftLeft0.IN36
shamt[1] => ShiftRight0.IN36
shamt[1] => ShiftRight1.IN36
shamt[2] => ShiftLeft0.IN35
shamt[2] => ShiftRight0.IN35
shamt[2] => ShiftRight1.IN35
shamt[3] => ShiftLeft0.IN34
shamt[3] => ShiftRight0.IN34
shamt[3] => ShiftRight1.IN34
shamt[4] => ShiftLeft0.IN33
shamt[4] => ShiftRight0.IN33
shamt[4] => ShiftRight1.IN33
Z[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
vai <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle
clk => estado[0].CLK
clk => estado[1].CLK
clk => estado[2].CLK
clk => estado[3].CLK
codop[0] => Mux6.IN10
codop[0] => Mux7.IN5
codop[1] => Mux4.IN10
codop[1] => Mux5.IN10
codop[1] => Mux6.IN9
codop[1] => Mux7.IN4
codop[2] => Mux4.IN9
codop[2] => Mux5.IN9
codop[2] => Mux6.IN8
codop[3] => Mux5.IN8
codop[3] => Mux8.IN5
codop[3] => Mux9.IN5
codop[4] => ~NO_FANOUT~
codop[5] => Mux4.IN8
codop[5] => Mux8.IN4
codop[5] => Mux9.IN4
codop[5] => Mux3.IN2
codop[5] => Mux0.IN5
opALU[0] <= opALU[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
opALU[1] <= opALU[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
orgAALU <= orgAALU$latch.DB_MAX_OUTPUT_PORT_TYPE
orgBALU[0] <= orgBALU[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
orgBALU[1] <= orgBALU[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
readBREG <= readBREG$latch.DB_MAX_OUTPUT_PORT_TYPE
writeBREG <= writeBREG$latch.DB_MAX_OUTPUT_PORT_TYPE
regDst <= regDst$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem2Reg <= Mem2Reg$latch.DB_MAX_OUTPUT_PORT_TYPE
readMem <= readMem$latch.DB_MAX_OUTPUT_PORT_TYPE
writeMem <= writeMem$latch.DB_MAX_OUTPUT_PORT_TYPE
iorD <= iorD$latch.DB_MAX_OUTPUT_PORT_TYPE
escreveIR <= escreveIR$latch.DB_MAX_OUTPUT_PORT_TYPE
orgPC[0] <= orgPC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
orgPC[1] <= orgPC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
escrevePC <= escrevePC$latch.DB_MAX_OUTPUT_PORT_TYPE
escrevePCCond <= escrevePCCond$latch.DB_MAX_OUTPUT_PORT_TYPE
escrevePCCondN <= escrevePCCondN$latch.DB_MAX_OUTPUT_PORT_TYPE
cntrEnd[0] <= cntrEnd_signal[0].DB_MAX_OUTPUT_PORT_TYPE
cntrEnd[1] <= cntrEnd_signal[1].DB_MAX_OUTPUT_PORT_TYPE
regEstado[0] <= estado[0].DB_MAX_OUTPUT_PORT_TYPE
regEstado[1] <= estado[1].DB_MAX_OUTPUT_PORT_TYPE
regEstado[2] <= estado[2].DB_MAX_OUTPUT_PORT_TYPE
regEstado[3] <= estado[3].DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm0
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm1
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm2
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm3
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm4
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm5
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm6
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicicloMIPSFPGA|seteSegm:seteSegm7
digito[0] => Mux0.IN19
digito[0] => Mux1.IN19
digito[0] => Mux2.IN19
digito[0] => Mux3.IN19
digito[0] => Mux4.IN19
digito[0] => Mux5.IN19
digito[0] => Mux6.IN19
digito[1] => Mux0.IN18
digito[1] => Mux1.IN18
digito[1] => Mux2.IN18
digito[1] => Mux3.IN18
digito[1] => Mux4.IN18
digito[1] => Mux5.IN18
digito[1] => Mux6.IN18
digito[2] => Mux0.IN17
digito[2] => Mux1.IN17
digito[2] => Mux2.IN17
digito[2] => Mux3.IN17
digito[2] => Mux4.IN17
digito[2] => Mux5.IN17
digito[2] => Mux6.IN17
digito[3] => Mux0.IN16
digito[3] => Mux1.IN16
digito[3] => Mux2.IN16
digito[3] => Mux3.IN16
digito[3] => Mux4.IN16
digito[3] => Mux5.IN16
digito[3] => Mux6.IN16
oHEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oHEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oHEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oHEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oHEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oHEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oHEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


