
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ba8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005d38  08005d38  00006d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005df0  08005df0  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005df0  08005df0  00006df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005df8  08005df8  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005df8  08005df8  00006df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005dfc  08005dfc  00006dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005e00  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000706c  2**0
                  CONTENTS
 10 .bss          000041f4  2000006c  2000006c  0000706c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004260  20004260  0000706c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000152ca  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003368  00000000  00000000  0001c366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001480  00000000  00000000  0001f6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fd9  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024872  00000000  00000000  00021b29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016c5a  00000000  00000000  0004639b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc07a  00000000  00000000  0005cff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013906f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e80  00000000  00000000  001390b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  0013ef34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d20 	.word	0x08005d20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08005d20 	.word	0x08005d20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000088 	.word	0x20000088
 80005cc:	200000dc 	.word	0x200000dc

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b086      	sub	sp, #24
 8000622:	af00      	add	r7, sp, #0
 8000624:	60f8      	str	r0, [r7, #12]
 8000626:	60b9      	str	r1, [r7, #8]
 8000628:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	e009      	b.n	8000644 <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	1c5a      	adds	r2, r3, #1
 8000634:	60ba      	str	r2, [r7, #8]
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff ffc9 	bl	80005d0 <ITM_SendChar>
    for (int i = 0; i < len; i++)
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	3301      	adds	r3, #1
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	697a      	ldr	r2, [r7, #20]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	429a      	cmp	r2, r3
 800064a:	dbf1      	blt.n	8000630 <_write+0x12>
    }
    return len;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3718      	adds	r7, #24
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b5b0      	push	{r4, r5, r7, lr}
 800065a:	b08a      	sub	sp, #40	@ 0x28
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065e:	f000 fd47 	bl	80010f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000662:	f000 f861 	bl	8000728 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	4b2a      	ldr	r3, [pc, #168]	@ (8000714 <main+0xbc>)
 800066c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800066e:	4a29      	ldr	r2, [pc, #164]	@ (8000714 <main+0xbc>)
 8000670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000674:	6413      	str	r3, [r2, #64]	@ 0x40
 8000676:	4b27      	ldr	r3, [pc, #156]	@ (8000714 <main+0xbc>)
 8000678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();
 8000682:	f001 f80f 	bl	80016a4 <HAL_PWR_EnableBkUpAccess>

  /* Select HSE divided by 8 â†’ 1 MHz for RTC (common on STM32F4 Nucleo/Discovery) */
  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_HSE_DIV8);
 8000686:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <main+0xbc>)
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800068e:	4a21      	ldr	r2, [pc, #132]	@ (8000714 <main+0xbc>)
 8000690:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000694:	6093      	str	r3, [r2, #8]
 8000696:	4b1f      	ldr	r3, [pc, #124]	@ (8000714 <main+0xbc>)
 8000698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800069a:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <main+0xbc>)
 800069c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80006a0:	6713      	str	r3, [r2, #112]	@ 0x70

  /* Or if your HAL version uses the generic: */
  // __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_HSE);

  __HAL_RCC_RTC_ENABLE();
 80006a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <main+0xc0>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a8:	f000 f960 	bl	800096c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ac:	f000 f934 	bl	8000918 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80006b0:	f000 f8a6 	bl	8000800 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
//  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x2346)
//  {
      set_time(15, 54, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2136      	movs	r1, #54	@ 0x36
 80006b8:	200f      	movs	r0, #15
 80006ba:	f000 f9e7 	bl	8000a8c <set_time>
      set_date(11, 8, 24, RTC_WEEKDAY_WEDNESDAY);  // 24 Aug 2011 was a Wednesday actually, but you used 7=Saturday? Anyway, corrected to example
 80006be:	2303      	movs	r3, #3
 80006c0:	2218      	movs	r2, #24
 80006c2:	2108      	movs	r1, #8
 80006c4:	200b      	movs	r0, #11
 80006c6:	f000 fa0f 	bl	8000ae8 <set_date>
//      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2346);  // Mark as initialized
//  }

  /* Set alarm to 15:55:00 on the current date */
  RTC_DateTypeDef currentDate;
  HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 80006ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ce:	2200      	movs	r2, #0
 80006d0:	4619      	mov	r1, r3
 80006d2:	4812      	ldr	r0, [pc, #72]	@ (800071c <main+0xc4>)
 80006d4:	f001 ffa3 	bl	800261e <HAL_RTC_GetDate>
  set_alarm(15, 55, 0, currentDate.Date);
 80006d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006dc:	2200      	movs	r2, #0
 80006de:	2137      	movs	r1, #55	@ 0x37
 80006e0:	200f      	movs	r0, #15
 80006e2:	f000 fa69 	bl	8000bb8 <set_alarm>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of alarmClockTask */
  osThreadDef(alarmClockTask, StartAlarmClockTask, osPriorityNormal, 0, 128);
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <main+0xc8>)
 80006e8:	f107 0408 	add.w	r4, r7, #8
 80006ec:	461d      	mov	r5, r3
 80006ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  alarmClockTaskHandle = osThreadCreate(osThread(alarmClockTask), NULL);
 80006fa:	f107 0308 	add.w	r3, r7, #8
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f002 ffc6 	bl	8003692 <osThreadCreate>
 8000706:	4603      	mov	r3, r0
 8000708:	4a06      	ldr	r2, [pc, #24]	@ (8000724 <main+0xcc>)
 800070a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800070c:	f002 ffba 	bl	8003684 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <main+0xb8>
 8000714:	40023800 	.word	0x40023800
 8000718:	42470e3c 	.word	0x42470e3c
 800071c:	20000304 	.word	0x20000304
 8000720:	08005d48 	.word	0x08005d48
 8000724:	2000036c 	.word	0x2000036c

08000728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b094      	sub	sp, #80	@ 0x50
 800072c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	2230      	movs	r2, #48	@ 0x30
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f004 fb25 	bl	8004d86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800074c:	2300      	movs	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <SystemClock_Config+0xd0>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000754:	4a28      	ldr	r2, [pc, #160]	@ (80007f8 <SystemClock_Config+0xd0>)
 8000756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075a:	6413      	str	r3, [r2, #64]	@ 0x40
 800075c:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <SystemClock_Config+0xd0>)
 800075e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000768:	2300      	movs	r3, #0
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	4b23      	ldr	r3, [pc, #140]	@ (80007fc <SystemClock_Config+0xd4>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a22      	ldr	r2, [pc, #136]	@ (80007fc <SystemClock_Config+0xd4>)
 8000772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000776:	6013      	str	r3, [r2, #0]
 8000778:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <SystemClock_Config+0xd4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000784:	2309      	movs	r3, #9
 8000786:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000788:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800078e:	2301      	movs	r3, #1
 8000790:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000796:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800079a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800079c:	2304      	movs	r3, #4
 800079e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007a0:	23a8      	movs	r3, #168	@ 0xa8
 80007a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007a8:	2304      	movs	r3, #4
 80007aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ac:	f107 0320 	add.w	r3, r7, #32
 80007b0:	4618      	mov	r0, r3
 80007b2:	f000 ff8b 	bl	80016cc <HAL_RCC_OscConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007bc:	f000 fa7c 	bl	8000cb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c0:	230f      	movs	r3, #15
 80007c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c4:	2302      	movs	r3, #2
 80007c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	2105      	movs	r1, #5
 80007de:	4618      	mov	r0, r3
 80007e0:	f001 f9ec 	bl	8001bbc <HAL_RCC_ClockConfig>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007ea:	f000 fa65 	bl	8000cb8 <Error_Handler>
  }
}
 80007ee:	bf00      	nop
 80007f0:	3750      	adds	r7, #80	@ 0x50
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40007000 	.word	0x40007000

08000800 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b090      	sub	sp, #64	@ 0x40
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000806:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000816:	2300      	movs	r3, #0
 8000818:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800081a:	463b      	mov	r3, r7
 800081c:	2228      	movs	r2, #40	@ 0x28
 800081e:	2100      	movs	r1, #0
 8000820:	4618      	mov	r0, r3
 8000822:	f004 fab0 	bl	8004d86 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000826:	4b3a      	ldr	r3, [pc, #232]	@ (8000910 <MX_RTC_Init+0x110>)
 8000828:	4a3a      	ldr	r2, [pc, #232]	@ (8000914 <MX_RTC_Init+0x114>)
 800082a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800082c:	4b38      	ldr	r3, [pc, #224]	@ (8000910 <MX_RTC_Init+0x110>)
 800082e:	2200      	movs	r2, #0
 8000830:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000832:	4b37      	ldr	r3, [pc, #220]	@ (8000910 <MX_RTC_Init+0x110>)
 8000834:	227f      	movs	r2, #127	@ 0x7f
 8000836:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000838:	4b35      	ldr	r3, [pc, #212]	@ (8000910 <MX_RTC_Init+0x110>)
 800083a:	22ff      	movs	r2, #255	@ 0xff
 800083c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800083e:	4b34      	ldr	r3, [pc, #208]	@ (8000910 <MX_RTC_Init+0x110>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000844:	4b32      	ldr	r3, [pc, #200]	@ (8000910 <MX_RTC_Init+0x110>)
 8000846:	2200      	movs	r2, #0
 8000848:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800084a:	4b31      	ldr	r3, [pc, #196]	@ (8000910 <MX_RTC_Init+0x110>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000850:	482f      	ldr	r0, [pc, #188]	@ (8000910 <MX_RTC_Init+0x110>)
 8000852:	f001 fce7 	bl	8002224 <HAL_RTC_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800085c:	f000 fa2c 	bl	8000cb8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000872:	2300      	movs	r3, #0
 8000874:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000876:	2300      	movs	r3, #0
 8000878:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800087a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800087e:	2200      	movs	r2, #0
 8000880:	4619      	mov	r1, r3
 8000882:	4823      	ldr	r0, [pc, #140]	@ (8000910 <MX_RTC_Init+0x110>)
 8000884:	f001 fd4f 	bl	8002326 <HAL_RTC_SetTime>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800088e:	f000 fa13 	bl	8000cb8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000892:	2301      	movs	r3, #1
 8000894:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000898:	2301      	movs	r3, #1
 800089a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80008aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ae:	2200      	movs	r2, #0
 80008b0:	4619      	mov	r1, r3
 80008b2:	4817      	ldr	r0, [pc, #92]	@ (8000910 <MX_RTC_Init+0x110>)
 80008b4:	f001 fe2f 	bl	8002516 <HAL_RTC_SetDate>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80008be:	f000 f9fb 	bl	8000cb8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80008e6:	2301      	movs	r3, #1
 80008e8:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80008ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80008f2:	463b      	mov	r3, r7
 80008f4:	2200      	movs	r2, #0
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_RTC_Init+0x110>)
 80008fa:	f001 fedf 	bl	80026bc <HAL_RTC_SetAlarm_IT>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000904:	f000 f9d8 	bl	8000cb8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3740      	adds	r7, #64	@ 0x40
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000304 	.word	0x20000304
 8000914:	40002800 	.word	0x40002800

08000918 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800091c:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 800091e:	4a12      	ldr	r2, [pc, #72]	@ (8000968 <MX_USART2_UART_Init+0x50>)
 8000920:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000922:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 8000924:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000928:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000936:	4b0b      	ldr	r3, [pc, #44]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800093c:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 800093e:	220c      	movs	r2, #12
 8000940:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000942:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_USART2_UART_Init+0x4c>)
 8000950:	f002 fbbc 	bl	80030cc <HAL_UART_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800095a:	f000 f9ad 	bl	8000cb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000324 	.word	0x20000324
 8000968:	40004400 	.word	0x40004400

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08a      	sub	sp, #40	@ 0x28
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]
 8000980:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]
 8000986:	4b3e      	ldr	r3, [pc, #248]	@ (8000a80 <MX_GPIO_Init+0x114>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a3d      	ldr	r2, [pc, #244]	@ (8000a80 <MX_GPIO_Init+0x114>)
 800098c:	f043 0304 	orr.w	r3, r3, #4
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b3b      	ldr	r3, [pc, #236]	@ (8000a80 <MX_GPIO_Init+0x114>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0304 	and.w	r3, r3, #4
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	4b37      	ldr	r3, [pc, #220]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a36      	ldr	r2, [pc, #216]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b34      	ldr	r3, [pc, #208]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	4b30      	ldr	r3, [pc, #192]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a2f      	ldr	r2, [pc, #188]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	4b29      	ldr	r3, [pc, #164]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a28      	ldr	r2, [pc, #160]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009e0:	f043 0308 	orr.w	r3, r3, #8
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0308 	and.w	r3, r3, #8
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
 80009f6:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a21      	ldr	r2, [pc, #132]	@ (8000a80 <MX_GPIO_Init+0x114>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <MX_GPIO_Init+0x114>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2120      	movs	r1, #32
 8000a12:	481c      	ldr	r0, [pc, #112]	@ (8000a84 <MX_GPIO_Init+0x118>)
 8000a14:	f000 fe2c 	bl	8001670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a1e:	481a      	ldr	r0, [pc, #104]	@ (8000a88 <MX_GPIO_Init+0x11c>)
 8000a20:	f000 fe26 	bl	8001670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a24:	2301      	movs	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	4813      	ldr	r0, [pc, #76]	@ (8000a84 <MX_GPIO_Init+0x118>)
 8000a38:	f000 fc7e 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	4619      	mov	r1, r3
 8000a52:	480c      	ldr	r0, [pc, #48]	@ (8000a84 <MX_GPIO_Init+0x118>)
 8000a54:	f000 fc70 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <MX_GPIO_Init+0x11c>)
 8000a72:	f000 fc61 	bl	8001338 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a76:	bf00      	nop
 8000a78:	3728      	adds	r7, #40	@ 0x28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40020000 	.word	0x40020000
 8000a88:	40020c00 	.word	0x40020c00

08000a8c <set_time>:

/* USER CODE BEGIN 4 */
void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
 8000a96:	460b      	mov	r3, r1
 8000a98:	71bb      	strb	r3, [r7, #6]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
 8000aaa:	60da      	str	r2, [r3, #12]
 8000aac:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 8000ab2:	79bb      	ldrb	r3, [r7, #6]
 8000ab4:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 8000ab6:	797b      	ldrb	r3, [r7, #5]
 8000ab8:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000aba:	2300      	movs	r3, #0
 8000abc:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4806      	ldr	r0, [pc, #24]	@ (8000ae4 <set_time+0x58>)
 8000acc:	f001 fc2b 	bl	8002326 <HAL_RTC_SetTime>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <set_time+0x4e>
	{
		Error_Handler();
 8000ad6:	f000 f8ef 	bl	8000cb8 <Error_Handler>
	}
}
 8000ada:	bf00      	nop
 8000adc:	3720      	adds	r7, #32
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000304 	.word	0x20000304

08000ae8 <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date, uint8_t day)  // monday = 1
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4604      	mov	r4, r0
 8000af0:	4608      	mov	r0, r1
 8000af2:	4611      	mov	r1, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	4623      	mov	r3, r4
 8000af8:	71fb      	strb	r3, [r7, #7]
 8000afa:	4603      	mov	r3, r0
 8000afc:	71bb      	strb	r3, [r7, #6]
 8000afe:	460b      	mov	r3, r1
 8000b00:	717b      	strb	r3, [r7, #5]
 8000b02:	4613      	mov	r3, r2
 8000b04:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef sDate = {0};
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
	sDate.WeekDay = day;
 8000b0a:	793b      	ldrb	r3, [r7, #4]
 8000b0c:	733b      	strb	r3, [r7, #12]
	sDate.Month = month;
 8000b0e:	79bb      	ldrb	r3, [r7, #6]
 8000b10:	737b      	strb	r3, [r7, #13]
	sDate.Date = date;
 8000b12:	797b      	ldrb	r3, [r7, #5]
 8000b14:	73bb      	strb	r3, [r7, #14]
	sDate.Year = year;
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	73fb      	strb	r3, [r7, #15]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	2200      	movs	r2, #0
 8000b20:	4619      	mov	r1, r3
 8000b22:	4809      	ldr	r0, [pc, #36]	@ (8000b48 <set_date+0x60>)
 8000b24:	f001 fcf7 	bl	8002516 <HAL_RTC_SetDate>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <set_date+0x4a>
	{
		Error_Handler();
 8000b2e:	f000 f8c3 	bl	8000cb8 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
 8000b32:	f242 3245 	movw	r2, #9029	@ 0x2345
 8000b36:	2101      	movs	r1, #1
 8000b38:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <set_date+0x60>)
 8000b3a:	f002 f807 	bl	8002b4c <HAL_RTCEx_BKUPWrite>
}
 8000b3e:	bf00      	nop
 8000b40:	3714      	adds	r7, #20
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd90      	pop	{r4, r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000304 	.word	0x20000304

08000b4c <get_time_date>:
void get_time_date(char *time, char *date)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af02      	add	r7, sp, #8
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	6039      	str	r1, [r7, #0]
    RTC_TimeTypeDef gTime;
    RTC_DateTypeDef gDate;

    /* Important: GetDate must be called AFTER GetTime, or date may be inconsistent */
    HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8000b56:	f107 030c 	add.w	r3, r7, #12
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4813      	ldr	r0, [pc, #76]	@ (8000bac <get_time_date+0x60>)
 8000b60:	f001 fc7b 	bl	800245a <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	2200      	movs	r2, #0
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480f      	ldr	r0, [pc, #60]	@ (8000bac <get_time_date+0x60>)
 8000b6e:	f001 fd56 	bl	800261e <HAL_RTC_GetDate>

    sprintf(time, "%02d:%02d:%02d", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8000b72:	7b3b      	ldrb	r3, [r7, #12]
 8000b74:	461a      	mov	r2, r3
 8000b76:	7b7b      	ldrb	r3, [r7, #13]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	7bbb      	ldrb	r3, [r7, #14]
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	460b      	mov	r3, r1
 8000b80:	490b      	ldr	r1, [pc, #44]	@ (8000bb0 <get_time_date+0x64>)
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f004 f89a 	bl	8004cbc <siprintf>
    sprintf(date, "%02d-%02d-%04d", gDate.Date, gDate.Month, 2000 + gDate.Year);  // Fixed: %04d
 8000b88:	7abb      	ldrb	r3, [r7, #10]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	7a7b      	ldrb	r3, [r7, #9]
 8000b8e:	4619      	mov	r1, r3
 8000b90:	7afb      	ldrb	r3, [r7, #11]
 8000b92:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	4906      	ldr	r1, [pc, #24]	@ (8000bb4 <get_time_date+0x68>)
 8000b9c:	6838      	ldr	r0, [r7, #0]
 8000b9e:	f004 f88d 	bl	8004cbc <siprintf>
}
 8000ba2:	bf00      	nop
 8000ba4:	3720      	adds	r7, #32
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000304 	.word	0x20000304
 8000bb0:	08005d64 	.word	0x08005d64
 8000bb4:	08005d74 	.word	0x08005d74

08000bb8 <set_alarm>:

void set_alarm(uint8_t hr, uint8_t min, uint8_t sec, uint8_t date)
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b08d      	sub	sp, #52	@ 0x34
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	4608      	mov	r0, r1
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4623      	mov	r3, r4
 8000bc8:	71fb      	strb	r3, [r7, #7]
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71bb      	strb	r3, [r7, #6]
 8000bce:	460b      	mov	r3, r1
 8000bd0:	717b      	strb	r3, [r7, #5]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	713b      	strb	r3, [r7, #4]
    RTC_AlarmTypeDef sAlarm = {0};
 8000bd6:	f107 0308 	add.w	r3, r7, #8
 8000bda:	2228      	movs	r2, #40	@ 0x28
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4618      	mov	r0, r3
 8000be0:	f004 f8d1 	bl	8004d86 <memset>
    sAlarm.AlarmTime.Hours = hr;
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	723b      	strb	r3, [r7, #8]
    sAlarm.AlarmTime.Minutes = min;
 8000be8:	79bb      	ldrb	r3, [r7, #6]
 8000bea:	727b      	strb	r3, [r7, #9]
    sAlarm.AlarmTime.Seconds = sec;
 8000bec:	797b      	ldrb	r3, [r7, #5]
 8000bee:	72bb      	strb	r3, [r7, #10]
    sAlarm.AlarmTime.SubSeconds = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61bb      	str	r3, [r7, #24]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	627b      	str	r3, [r7, #36]	@ 0x24
    sAlarm.AlarmDateWeekDay = date;
 8000c08:	793b      	ldrb	r3, [r7, #4]
 8000c0a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    sAlarm.Alarm = RTC_ALARM_A;
 8000c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c12:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	2200      	movs	r2, #0
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4805      	ldr	r0, [pc, #20]	@ (8000c34 <set_alarm+0x7c>)
 8000c1e:	f001 fd4d 	bl	80026bc <HAL_RTC_SetAlarm_IT>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <set_alarm+0x74>
    {
        Error_Handler();
 8000c28:	f000 f846 	bl	8000cb8 <Error_Handler>
    }
}
 8000c2c:	bf00      	nop
 8000c2e:	3734      	adds	r7, #52	@ 0x34
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd90      	pop	{r4, r7, pc}
 8000c34:	20000304 	.word	0x20000304

08000c38 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);  // Turn on orange LED on Discovery board
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c46:	4803      	ldr	r0, [pc, #12]	@ (8000c54 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8000c48:	f000 fd12 	bl	8001670 <HAL_GPIO_WritePin>
}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40020c00 	.word	0x40020c00

08000c58 <StartAlarmClockTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartAlarmClockTask */
void StartAlarmClockTask(void const * argument)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  get_time_date(timeStr, dateStr);
 8000c60:	4908      	ldr	r1, [pc, #32]	@ (8000c84 <StartAlarmClockTask+0x2c>)
 8000c62:	4809      	ldr	r0, [pc, #36]	@ (8000c88 <StartAlarmClockTask+0x30>)
 8000c64:	f7ff ff72 	bl	8000b4c <get_time_date>
	  printf("Date: %s\n", dateStr);
 8000c68:	4906      	ldr	r1, [pc, #24]	@ (8000c84 <StartAlarmClockTask+0x2c>)
 8000c6a:	4808      	ldr	r0, [pc, #32]	@ (8000c8c <StartAlarmClockTask+0x34>)
 8000c6c:	f004 f814 	bl	8004c98 <iprintf>
	  printf("Time: %s\n", timeStr);
 8000c70:	4905      	ldr	r1, [pc, #20]	@ (8000c88 <StartAlarmClockTask+0x30>)
 8000c72:	4807      	ldr	r0, [pc, #28]	@ (8000c90 <StartAlarmClockTask+0x38>)
 8000c74:	f004 f810 	bl	8004c98 <iprintf>
//	  printf("hello\n");

    osDelay(1000);
 8000c78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c7c:	f002 fd55 	bl	800372a <osDelay>
	  get_time_date(timeStr, dateStr);
 8000c80:	bf00      	nop
 8000c82:	e7ed      	b.n	8000c60 <StartAlarmClockTask+0x8>
 8000c84:	200002f0 	.word	0x200002f0
 8000c88:	200002dc 	.word	0x200002dc
 8000c8c:	08005d84 	.word	0x08005d84
 8000c90:	08005d90 	.word	0x08005d90

08000c94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a04      	ldr	r2, [pc, #16]	@ (8000cb4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d101      	bne.n	8000caa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ca6:	f000 fa45 	bl	8001134 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40000c00 	.word	0x40000c00

08000cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cbc:	b672      	cpsid	i
}
 8000cbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <Error_Handler+0x8>

08000cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	607b      	str	r3, [r7, #4]
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd2:	4a11      	ldr	r2, [pc, #68]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cda:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	603b      	str	r3, [r7, #0]
 8000cea:	4b0b      	ldr	r3, [pc, #44]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf6:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <HAL_MspInit+0x54>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cfe:	603b      	str	r3, [r7, #0]
 8000d00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	210f      	movs	r1, #15
 8000d06:	f06f 0001 	mvn.w	r0, #1
 8000d0a:	f000 faeb 	bl	80012e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800

08000d1c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d24:	f107 0308 	add.w	r3, r7, #8
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a10      	ldr	r2, [pc, #64]	@ (8000d78 <HAL_RTC_MspInit+0x5c>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d119      	bne.n	8000d70 <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d44:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d46:	f107 0308 	add.w	r3, r7, #8
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f001 f988 	bl	8002060 <HAL_RCCEx_PeriphCLKConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000d56:	f7ff ffaf 	bl	8000cb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d5a:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <HAL_RTC_MspInit+0x60>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2105      	movs	r1, #5
 8000d64:	2029      	movs	r0, #41	@ 0x29
 8000d66:	f000 fabd 	bl	80012e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000d6a:	2029      	movs	r0, #41	@ 0x29
 8000d6c:	f000 fad6 	bl	800131c <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000d70:	bf00      	nop
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40002800 	.word	0x40002800
 8000d7c:	42470e3c 	.word	0x42470e3c

08000d80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a19      	ldr	r2, [pc, #100]	@ (8000e04 <HAL_UART_MspInit+0x84>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d12b      	bne.n	8000dfa <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000daa:	4a17      	ldr	r2, [pc, #92]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a10      	ldr	r2, [pc, #64]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <HAL_UART_MspInit+0x88>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dda:	230c      	movs	r3, #12
 8000ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de6:	2303      	movs	r3, #3
 8000de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dea:	2307      	movs	r3, #7
 8000dec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dee:	f107 0314 	add.w	r3, r7, #20
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <HAL_UART_MspInit+0x8c>)
 8000df6:	f000 fa9f 	bl	8001338 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000dfa:	bf00      	nop
 8000dfc:	3728      	adds	r7, #40	@ 0x28
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40004400 	.word	0x40004400
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000

08000e10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08e      	sub	sp, #56	@ 0x38
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000e20:	2300      	movs	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	4b33      	ldr	r3, [pc, #204]	@ (8000ef4 <HAL_InitTick+0xe4>)
 8000e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e28:	4a32      	ldr	r2, [pc, #200]	@ (8000ef4 <HAL_InitTick+0xe4>)
 8000e2a:	f043 0308 	orr.w	r3, r3, #8
 8000e2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e30:	4b30      	ldr	r3, [pc, #192]	@ (8000ef4 <HAL_InitTick+0xe4>)
 8000e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e34:	f003 0308 	and.w	r3, r3, #8
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e3c:	f107 0210 	add.w	r2, r7, #16
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4611      	mov	r1, r2
 8000e46:	4618      	mov	r0, r3
 8000e48:	f001 f8d8 	bl	8001ffc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e4c:	6a3b      	ldr	r3, [r7, #32]
 8000e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d103      	bne.n	8000e5e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e56:	f001 f8a9 	bl	8001fac <HAL_RCC_GetPCLK1Freq>
 8000e5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e5c:	e004      	b.n	8000e68 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e5e:	f001 f8a5 	bl	8001fac <HAL_RCC_GetPCLK1Freq>
 8000e62:	4603      	mov	r3, r0
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e6a:	4a23      	ldr	r2, [pc, #140]	@ (8000ef8 <HAL_InitTick+0xe8>)
 8000e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e70:	0c9b      	lsrs	r3, r3, #18
 8000e72:	3b01      	subs	r3, #1
 8000e74:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000e76:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <HAL_InitTick+0xec>)
 8000e78:	4a21      	ldr	r2, [pc, #132]	@ (8000f00 <HAL_InitTick+0xf0>)
 8000e7a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000efc <HAL_InitTick+0xec>)
 8000e7e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e82:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000e84:	4a1d      	ldr	r2, [pc, #116]	@ (8000efc <HAL_InitTick+0xec>)
 8000e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e88:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000efc <HAL_InitTick+0xec>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e90:	4b1a      	ldr	r3, [pc, #104]	@ (8000efc <HAL_InitTick+0xec>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e96:	4b19      	ldr	r3, [pc, #100]	@ (8000efc <HAL_InitTick+0xec>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000e9c:	4817      	ldr	r0, [pc, #92]	@ (8000efc <HAL_InitTick+0xec>)
 8000e9e:	f001 fe79 	bl	8002b94 <HAL_TIM_Base_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ea8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d11b      	bne.n	8000ee8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000eb0:	4812      	ldr	r0, [pc, #72]	@ (8000efc <HAL_InitTick+0xec>)
 8000eb2:	f001 fec9 	bl	8002c48 <HAL_TIM_Base_Start_IT>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ebc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d111      	bne.n	8000ee8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000ec4:	2032      	movs	r0, #50	@ 0x32
 8000ec6:	f000 fa29 	bl	800131c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b0f      	cmp	r3, #15
 8000ece:	d808      	bhi.n	8000ee2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	6879      	ldr	r1, [r7, #4]
 8000ed4:	2032      	movs	r0, #50	@ 0x32
 8000ed6:	f000 fa05 	bl	80012e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <HAL_InitTick+0xf4>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	e002      	b.n	8000ee8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ee8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3738      	adds	r7, #56	@ 0x38
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	431bde83 	.word	0x431bde83
 8000efc:	20000370 	.word	0x20000370
 8000f00:	40000c00 	.word	0x40000c00
 8000f04:	20000004 	.word	0x20000004

08000f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <NMI_Handler+0x4>

08000f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <MemManage_Handler+0x4>

08000f20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <BusFault_Handler+0x4>

08000f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <UsageFault_Handler+0x4>

08000f30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <RTC_Alarm_IRQHandler+0x10>)
 8000f46:	f001 fcfd 	bl	8002944 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000304 	.word	0x20000304

08000f54 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <TIM5_IRQHandler+0x10>)
 8000f5a:	f001 fee5 	bl	8002d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000370 	.word	0x20000370

08000f68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	e00a      	b.n	8000f90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f7a:	f3af 8000 	nop.w
 8000f7e:	4601      	mov	r1, r0
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	60ba      	str	r2, [r7, #8]
 8000f86:	b2ca      	uxtb	r2, r1
 8000f88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dbf0      	blt.n	8000f7a <_read+0x12>
  }

  return len;
 8000f98:	687b      	ldr	r3, [r7, #4]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b083      	sub	sp, #12
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fca:	605a      	str	r2, [r3, #4]
  return 0;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_isatty>:

int _isatty(int file)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <_sbrk+0x5c>)
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <_sbrk+0x60>)
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001020:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <_sbrk+0x64>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <_sbrk+0x64>)
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <_sbrk+0x68>)
 800102c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d207      	bcs.n	800104c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800103c:	f003 fef2 	bl	8004e24 <__errno>
 8001040:	4603      	mov	r3, r0
 8001042:	220c      	movs	r2, #12
 8001044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	e009      	b.n	8001060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001052:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <_sbrk+0x64>)
 800105c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20020000 	.word	0x20020000
 800106c:	00000400 	.word	0x00000400
 8001070:	200003b8 	.word	0x200003b8
 8001074:	20004260 	.word	0x20004260

08001078 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <SystemInit+0x20>)
 800107e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001082:	4a05      	ldr	r2, [pc, #20]	@ (8001098 <SystemInit+0x20>)
 8001084:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001088:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800109c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010a0:	f7ff ffea 	bl	8001078 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010a4:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010a6:	490d      	ldr	r1, [pc, #52]	@ (80010dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010a8:	4a0d      	ldr	r2, [pc, #52]	@ (80010e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010ac:	e002      	b.n	80010b4 <LoopCopyDataInit>

080010ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010b2:	3304      	adds	r3, #4

080010b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b8:	d3f9      	bcc.n	80010ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ba:	4a0a      	ldr	r2, [pc, #40]	@ (80010e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010bc:	4c0a      	ldr	r4, [pc, #40]	@ (80010e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c0:	e001      	b.n	80010c6 <LoopFillZerobss>

080010c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c4:	3204      	adds	r2, #4

080010c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c8:	d3fb      	bcc.n	80010c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ca:	f003 feb1 	bl	8004e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ce:	f7ff fac3 	bl	8000658 <main>
  bx  lr    
 80010d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010dc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80010e0:	08005e00 	.word	0x08005e00
  ldr r2, =_sbss
 80010e4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80010e8:	20004260 	.word	0x20004260

080010ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <ADC_IRQHandler>
	...

080010f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <HAL_Init+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <HAL_Init+0x40>)
 80010fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001100:	4b0b      	ldr	r3, [pc, #44]	@ (8001130 <HAL_Init+0x40>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <HAL_Init+0x40>)
 8001106:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800110a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800110c:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <HAL_Init+0x40>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a07      	ldr	r2, [pc, #28]	@ (8001130 <HAL_Init+0x40>)
 8001112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001118:	2003      	movs	r0, #3
 800111a:	f000 f8d8 	bl	80012ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800111e:	200f      	movs	r0, #15
 8001120:	f7ff fe76 	bl	8000e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001124:	f7ff fdce 	bl	8000cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40023c00 	.word	0x40023c00

08001134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_IncTick+0x20>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_IncTick+0x24>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <HAL_IncTick+0x24>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000008 	.word	0x20000008
 8001158:	200003bc 	.word	0x200003bc

0800115c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b03      	ldr	r3, [pc, #12]	@ (8001170 <HAL_GetTick+0x14>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	4618      	mov	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200003bc 	.word	0x200003bc

08001174 <__NVIC_SetPriorityGrouping>:
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001190:	4013      	ands	r3, r2
 8001192:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800119c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011a6:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <__NVIC_SetPriorityGrouping+0x44>)
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	60d3      	str	r3, [r2, #12]
}
 80011ac:	bf00      	nop
 80011ae:	3714      	adds	r7, #20
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_GetPriorityGrouping>:
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c0:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <__NVIC_GetPriorityGrouping+0x18>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	0a1b      	lsrs	r3, r3, #8
 80011c6:	f003 0307 	and.w	r3, r3, #7
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <__NVIC_EnableIRQ>:
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	db0b      	blt.n	8001202 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	f003 021f 	and.w	r2, r3, #31
 80011f0:	4907      	ldr	r1, [pc, #28]	@ (8001210 <__NVIC_EnableIRQ+0x38>)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	095b      	lsrs	r3, r3, #5
 80011f8:	2001      	movs	r0, #1
 80011fa:	fa00 f202 	lsl.w	r2, r0, r2
 80011fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000e100 	.word	0xe000e100

08001214 <__NVIC_SetPriority>:
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	2b00      	cmp	r3, #0
 8001226:	db0a      	blt.n	800123e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	490c      	ldr	r1, [pc, #48]	@ (8001260 <__NVIC_SetPriority+0x4c>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	0112      	lsls	r2, r2, #4
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	440b      	add	r3, r1
 8001238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800123c:	e00a      	b.n	8001254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4908      	ldr	r1, [pc, #32]	@ (8001264 <__NVIC_SetPriority+0x50>)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	3b04      	subs	r3, #4
 800124c:	0112      	lsls	r2, r2, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	440b      	add	r3, r1
 8001252:	761a      	strb	r2, [r3, #24]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <NVIC_EncodePriority>:
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	@ 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f1c3 0307 	rsb	r3, r3, #7
 8001282:	2b04      	cmp	r3, #4
 8001284:	bf28      	it	cs
 8001286:	2304      	movcs	r3, #4
 8001288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3304      	adds	r3, #4
 800128e:	2b06      	cmp	r3, #6
 8001290:	d902      	bls.n	8001298 <NVIC_EncodePriority+0x30>
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3b03      	subs	r3, #3
 8001296:	e000      	b.n	800129a <NVIC_EncodePriority+0x32>
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800129c:	f04f 32ff 	mov.w	r2, #4294967295
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43da      	mvns	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	401a      	ands	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ba:	43d9      	mvns	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	4313      	orrs	r3, r2
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3724      	adds	r7, #36	@ 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff ff4c 	bl	8001174 <__NVIC_SetPriorityGrouping>
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
 80012f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f6:	f7ff ff61 	bl	80011bc <__NVIC_GetPriorityGrouping>
 80012fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	68b9      	ldr	r1, [r7, #8]
 8001300:	6978      	ldr	r0, [r7, #20]
 8001302:	f7ff ffb1 	bl	8001268 <NVIC_EncodePriority>
 8001306:	4602      	mov	r2, r0
 8001308:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130c:	4611      	mov	r1, r2
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ff80 	bl	8001214 <__NVIC_SetPriority>
}
 8001314:	bf00      	nop
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff54 	bl	80011d8 <__NVIC_EnableIRQ>
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001338:	b480      	push	{r7}
 800133a:	b089      	sub	sp, #36	@ 0x24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800134a:	2300      	movs	r3, #0
 800134c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]
 8001352:	e16b      	b.n	800162c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001354:	2201      	movs	r2, #1
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	429a      	cmp	r2, r3
 800136e:	f040 815a 	bne.w	8001626 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f003 0303 	and.w	r3, r3, #3
 800137a:	2b01      	cmp	r3, #1
 800137c:	d005      	beq.n	800138a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001386:	2b02      	cmp	r3, #2
 8001388:	d130      	bne.n	80013ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	2203      	movs	r2, #3
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43db      	mvns	r3, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4013      	ands	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	68da      	ldr	r2, [r3, #12]
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013c0:	2201      	movs	r2, #1
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	091b      	lsrs	r3, r3, #4
 80013d6:	f003 0201 	and.w	r2, r3, #1
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f003 0303 	and.w	r3, r3, #3
 80013f4:	2b03      	cmp	r3, #3
 80013f6:	d017      	beq.n	8001428 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	2203      	movs	r2, #3
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	689a      	ldr	r2, [r3, #8]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d123      	bne.n	800147c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	08da      	lsrs	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3208      	adds	r2, #8
 800143c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	220f      	movs	r2, #15
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4013      	ands	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	691a      	ldr	r2, [r3, #16]
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	4313      	orrs	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	08da      	lsrs	r2, r3, #3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	3208      	adds	r2, #8
 8001476:	69b9      	ldr	r1, [r7, #24]
 8001478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 0203 	and.w	r2, r3, #3
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 80b4 	beq.w	8001626 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	4b60      	ldr	r3, [pc, #384]	@ (8001644 <HAL_GPIO_Init+0x30c>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001644 <HAL_GPIO_Init+0x30c>)
 80014c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001644 <HAL_GPIO_Init+0x30c>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014da:	4a5b      	ldr	r2, [pc, #364]	@ (8001648 <HAL_GPIO_Init+0x310>)
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	089b      	lsrs	r3, r3, #2
 80014e0:	3302      	adds	r3, #2
 80014e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	f003 0303 	and.w	r3, r3, #3
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	220f      	movs	r2, #15
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43db      	mvns	r3, r3
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	4013      	ands	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a52      	ldr	r2, [pc, #328]	@ (800164c <HAL_GPIO_Init+0x314>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d02b      	beq.n	800155e <HAL_GPIO_Init+0x226>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a51      	ldr	r2, [pc, #324]	@ (8001650 <HAL_GPIO_Init+0x318>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d025      	beq.n	800155a <HAL_GPIO_Init+0x222>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a50      	ldr	r2, [pc, #320]	@ (8001654 <HAL_GPIO_Init+0x31c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d01f      	beq.n	8001556 <HAL_GPIO_Init+0x21e>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a4f      	ldr	r2, [pc, #316]	@ (8001658 <HAL_GPIO_Init+0x320>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d019      	beq.n	8001552 <HAL_GPIO_Init+0x21a>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4e      	ldr	r2, [pc, #312]	@ (800165c <HAL_GPIO_Init+0x324>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d013      	beq.n	800154e <HAL_GPIO_Init+0x216>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a4d      	ldr	r2, [pc, #308]	@ (8001660 <HAL_GPIO_Init+0x328>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d00d      	beq.n	800154a <HAL_GPIO_Init+0x212>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a4c      	ldr	r2, [pc, #304]	@ (8001664 <HAL_GPIO_Init+0x32c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d007      	beq.n	8001546 <HAL_GPIO_Init+0x20e>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a4b      	ldr	r2, [pc, #300]	@ (8001668 <HAL_GPIO_Init+0x330>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d101      	bne.n	8001542 <HAL_GPIO_Init+0x20a>
 800153e:	2307      	movs	r3, #7
 8001540:	e00e      	b.n	8001560 <HAL_GPIO_Init+0x228>
 8001542:	2308      	movs	r3, #8
 8001544:	e00c      	b.n	8001560 <HAL_GPIO_Init+0x228>
 8001546:	2306      	movs	r3, #6
 8001548:	e00a      	b.n	8001560 <HAL_GPIO_Init+0x228>
 800154a:	2305      	movs	r3, #5
 800154c:	e008      	b.n	8001560 <HAL_GPIO_Init+0x228>
 800154e:	2304      	movs	r3, #4
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x228>
 8001552:	2303      	movs	r3, #3
 8001554:	e004      	b.n	8001560 <HAL_GPIO_Init+0x228>
 8001556:	2302      	movs	r3, #2
 8001558:	e002      	b.n	8001560 <HAL_GPIO_Init+0x228>
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_GPIO_Init+0x228>
 800155e:	2300      	movs	r3, #0
 8001560:	69fa      	ldr	r2, [r7, #28]
 8001562:	f002 0203 	and.w	r2, r2, #3
 8001566:	0092      	lsls	r2, r2, #2
 8001568:	4093      	lsls	r3, r2
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4313      	orrs	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001570:	4935      	ldr	r1, [pc, #212]	@ (8001648 <HAL_GPIO_Init+0x310>)
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3302      	adds	r3, #2
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800157e:	4b3b      	ldr	r3, [pc, #236]	@ (800166c <HAL_GPIO_Init+0x334>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	43db      	mvns	r3, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4013      	ands	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015a2:	4a32      	ldr	r2, [pc, #200]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015a8:	4b30      	ldr	r3, [pc, #192]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015cc:	4a27      	ldr	r2, [pc, #156]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015d2:	4b26      	ldr	r3, [pc, #152]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	43db      	mvns	r3, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4013      	ands	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015f6:	4a1d      	ldr	r2, [pc, #116]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <HAL_GPIO_Init+0x334>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	43db      	mvns	r3, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4013      	ands	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001620:	4a12      	ldr	r2, [pc, #72]	@ (800166c <HAL_GPIO_Init+0x334>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3301      	adds	r3, #1
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	2b0f      	cmp	r3, #15
 8001630:	f67f ae90 	bls.w	8001354 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3724      	adds	r7, #36	@ 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40013800 	.word	0x40013800
 800164c:	40020000 	.word	0x40020000
 8001650:	40020400 	.word	0x40020400
 8001654:	40020800 	.word	0x40020800
 8001658:	40020c00 	.word	0x40020c00
 800165c:	40021000 	.word	0x40021000
 8001660:	40021400 	.word	0x40021400
 8001664:	40021800 	.word	0x40021800
 8001668:	40021c00 	.word	0x40021c00
 800166c:	40013c00 	.word	0x40013c00

08001670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
 800167c:	4613      	mov	r3, r2
 800167e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001680:	787b      	ldrb	r3, [r7, #1]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001686:	887a      	ldrh	r2, [r7, #2]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800168c:	e003      	b.n	8001696 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800168e:	887b      	ldrh	r3, [r7, #2]
 8001690:	041a      	lsls	r2, r3, #16
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	619a      	str	r2, [r3, #24]
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
	...

080016a4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80016aa:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <HAL_PWR_EnableBkUpAccess+0x20>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80016b6:	687b      	ldr	r3, [r7, #4]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	420e0020 	.word	0x420e0020
 80016c8:	40007000 	.word	0x40007000

080016cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e267      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d075      	beq.n	80017d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016ea:	4b88      	ldr	r3, [pc, #544]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 030c 	and.w	r3, r3, #12
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d00c      	beq.n	8001710 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016f6:	4b85      	ldr	r3, [pc, #532]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d112      	bne.n	8001728 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001702:	4b82      	ldr	r3, [pc, #520]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800170a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800170e:	d10b      	bne.n	8001728 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001710:	4b7e      	ldr	r3, [pc, #504]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d05b      	beq.n	80017d4 <HAL_RCC_OscConfig+0x108>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d157      	bne.n	80017d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e242      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001730:	d106      	bne.n	8001740 <HAL_RCC_OscConfig+0x74>
 8001732:	4b76      	ldr	r3, [pc, #472]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a75      	ldr	r2, [pc, #468]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	e01d      	b.n	800177c <HAL_RCC_OscConfig+0xb0>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001748:	d10c      	bne.n	8001764 <HAL_RCC_OscConfig+0x98>
 800174a:	4b70      	ldr	r3, [pc, #448]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a6f      	ldr	r2, [pc, #444]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	4b6d      	ldr	r3, [pc, #436]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a6c      	ldr	r2, [pc, #432]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800175c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	e00b      	b.n	800177c <HAL_RCC_OscConfig+0xb0>
 8001764:	4b69      	ldr	r3, [pc, #420]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a68      	ldr	r2, [pc, #416]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800176a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	4b66      	ldr	r3, [pc, #408]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a65      	ldr	r2, [pc, #404]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800177a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d013      	beq.n	80017ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fcea 	bl	800115c <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff fce6 	bl	800115c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	@ 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e207      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b5b      	ldr	r3, [pc, #364]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f0      	beq.n	800178c <HAL_RCC_OscConfig+0xc0>
 80017aa:	e014      	b.n	80017d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7ff fcd6 	bl	800115c <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017b4:	f7ff fcd2 	bl	800115c <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b64      	cmp	r3, #100	@ 0x64
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e1f3      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017c6:	4b51      	ldr	r3, [pc, #324]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f0      	bne.n	80017b4 <HAL_RCC_OscConfig+0xe8>
 80017d2:	e000      	b.n	80017d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d063      	beq.n	80018aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017e2:	4b4a      	ldr	r3, [pc, #296]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00b      	beq.n	8001806 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017ee:	4b47      	ldr	r3, [pc, #284]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d11c      	bne.n	8001834 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017fa:	4b44      	ldr	r3, [pc, #272]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d116      	bne.n	8001834 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001806:	4b41      	ldr	r3, [pc, #260]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d005      	beq.n	800181e <HAL_RCC_OscConfig+0x152>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d001      	beq.n	800181e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e1c7      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800181e:	4b3b      	ldr	r3, [pc, #236]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4937      	ldr	r1, [pc, #220]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800182e:	4313      	orrs	r3, r2
 8001830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001832:	e03a      	b.n	80018aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d020      	beq.n	800187e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800183c:	4b34      	ldr	r3, [pc, #208]	@ (8001910 <HAL_RCC_OscConfig+0x244>)
 800183e:	2201      	movs	r2, #1
 8001840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001842:	f7ff fc8b 	bl	800115c <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800184a:	f7ff fc87 	bl	800115c <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e1a8      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185c:	4b2b      	ldr	r3, [pc, #172]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001868:	4b28      	ldr	r3, [pc, #160]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	4925      	ldr	r1, [pc, #148]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 8001878:	4313      	orrs	r3, r2
 800187a:	600b      	str	r3, [r1, #0]
 800187c:	e015      	b.n	80018aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800187e:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_RCC_OscConfig+0x244>)
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001884:	f7ff fc6a 	bl	800115c <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188c:	f7ff fc66 	bl	800115c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e187      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d036      	beq.n	8001924 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d016      	beq.n	80018ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_RCC_OscConfig+0x248>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c4:	f7ff fc4a 	bl	800115c <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018cc:	f7ff fc46 	bl	800115c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e167      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018de:	4b0b      	ldr	r3, [pc, #44]	@ (800190c <HAL_RCC_OscConfig+0x240>)
 80018e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f0      	beq.n	80018cc <HAL_RCC_OscConfig+0x200>
 80018ea:	e01b      	b.n	8001924 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <HAL_RCC_OscConfig+0x248>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f2:	f7ff fc33 	bl	800115c <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f8:	e00e      	b.n	8001918 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018fa:	f7ff fc2f 	bl	800115c <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d907      	bls.n	8001918 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e150      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
 800190c:	40023800 	.word	0x40023800
 8001910:	42470000 	.word	0x42470000
 8001914:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001918:	4b88      	ldr	r3, [pc, #544]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 800191a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1ea      	bne.n	80018fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 8097 	beq.w	8001a60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001936:	4b81      	ldr	r3, [pc, #516]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10f      	bne.n	8001962 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b7d      	ldr	r3, [pc, #500]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	4a7c      	ldr	r2, [pc, #496]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001950:	6413      	str	r3, [r2, #64]	@ 0x40
 8001952:	4b7a      	ldr	r3, [pc, #488]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800195e:	2301      	movs	r3, #1
 8001960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001962:	4b77      	ldr	r3, [pc, #476]	@ (8001b40 <HAL_RCC_OscConfig+0x474>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800196a:	2b00      	cmp	r3, #0
 800196c:	d118      	bne.n	80019a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800196e:	4b74      	ldr	r3, [pc, #464]	@ (8001b40 <HAL_RCC_OscConfig+0x474>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a73      	ldr	r2, [pc, #460]	@ (8001b40 <HAL_RCC_OscConfig+0x474>)
 8001974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800197a:	f7ff fbef 	bl	800115c <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001982:	f7ff fbeb 	bl	800115c <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e10c      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001994:	4b6a      	ldr	r3, [pc, #424]	@ (8001b40 <HAL_RCC_OscConfig+0x474>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x2ea>
 80019a8:	4b64      	ldr	r3, [pc, #400]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ac:	4a63      	ldr	r2, [pc, #396]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80019b4:	e01c      	b.n	80019f0 <HAL_RCC_OscConfig+0x324>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b05      	cmp	r3, #5
 80019bc:	d10c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x30c>
 80019be:	4b5f      	ldr	r3, [pc, #380]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019c2:	4a5e      	ldr	r2, [pc, #376]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019c4:	f043 0304 	orr.w	r3, r3, #4
 80019c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80019ca:	4b5c      	ldr	r3, [pc, #368]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ce:	4a5b      	ldr	r2, [pc, #364]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80019d6:	e00b      	b.n	80019f0 <HAL_RCC_OscConfig+0x324>
 80019d8:	4b58      	ldr	r3, [pc, #352]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019dc:	4a57      	ldr	r2, [pc, #348]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019de:	f023 0301 	bic.w	r3, r3, #1
 80019e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80019e4:	4b55      	ldr	r3, [pc, #340]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019e8:	4a54      	ldr	r2, [pc, #336]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 80019ea:	f023 0304 	bic.w	r3, r3, #4
 80019ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d015      	beq.n	8001a24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f8:	f7ff fbb0 	bl	800115c <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019fe:	e00a      	b.n	8001a16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a00:	f7ff fbac 	bl	800115c <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0cb      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a16:	4b49      	ldr	r3, [pc, #292]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0ee      	beq.n	8001a00 <HAL_RCC_OscConfig+0x334>
 8001a22:	e014      	b.n	8001a4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a24:	f7ff fb9a 	bl	800115c <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a2a:	e00a      	b.n	8001a42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2c:	f7ff fb96 	bl	800115c <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e0b5      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a42:	4b3e      	ldr	r3, [pc, #248]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1ee      	bne.n	8001a2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a4e:	7dfb      	ldrb	r3, [r7, #23]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d105      	bne.n	8001a60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a54:	4b39      	ldr	r3, [pc, #228]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	4a38      	ldr	r2, [pc, #224]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f000 80a1 	beq.w	8001bac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a6a:	4b34      	ldr	r3, [pc, #208]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d05c      	beq.n	8001b30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d141      	bne.n	8001b02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7e:	4b31      	ldr	r3, [pc, #196]	@ (8001b44 <HAL_RCC_OscConfig+0x478>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a84:	f7ff fb6a 	bl	800115c <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff fb66 	bl	800115c <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e087      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a9e:	4b27      	ldr	r3, [pc, #156]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69da      	ldr	r2, [r3, #28]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab8:	019b      	lsls	r3, r3, #6
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	041b      	lsls	r3, r3, #16
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	491b      	ldr	r1, [pc, #108]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b44 <HAL_RCC_OscConfig+0x478>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7ff fb3f 	bl	800115c <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae2:	f7ff fb3b 	bl	800115c <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e05c      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001af4:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x416>
 8001b00:	e054      	b.n	8001bac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <HAL_RCC_OscConfig+0x478>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7ff fb28 	bl	800115c <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b10:	f7ff fb24 	bl	800115c <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e045      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_RCC_OscConfig+0x470>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f0      	bne.n	8001b10 <HAL_RCC_OscConfig+0x444>
 8001b2e:	e03d      	b.n	8001bac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d107      	bne.n	8001b48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e038      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40007000 	.word	0x40007000
 8001b44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <HAL_RCC_OscConfig+0x4ec>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d028      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d121      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d11a      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b78:	4013      	ands	r3, r2
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d111      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8e:	085b      	lsrs	r3, r3, #1
 8001b90:	3b01      	subs	r3, #1
 8001b92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d107      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d001      	beq.n	8001bac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800

08001bbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e0cc      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd0:	4b68      	ldr	r3, [pc, #416]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0307 	and.w	r3, r3, #7
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d90c      	bls.n	8001bf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bde:	4b65      	ldr	r3, [pc, #404]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be6:	4b63      	ldr	r3, [pc, #396]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d001      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0b8      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d020      	beq.n	8001c46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d005      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c10:	4b59      	ldr	r3, [pc, #356]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	4a58      	ldr	r2, [pc, #352]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0308 	and.w	r3, r3, #8
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d005      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c28:	4b53      	ldr	r3, [pc, #332]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	4a52      	ldr	r2, [pc, #328]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c34:	4b50      	ldr	r3, [pc, #320]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	494d      	ldr	r1, [pc, #308]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d044      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d107      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5a:	4b47      	ldr	r3, [pc, #284]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d119      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e07f      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d003      	beq.n	8001c7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d107      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d109      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e06f      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e067      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c9a:	4b37      	ldr	r3, [pc, #220]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f023 0203 	bic.w	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	4934      	ldr	r1, [pc, #208]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cac:	f7ff fa56 	bl	800115c <HAL_GetTick>
 8001cb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb2:	e00a      	b.n	8001cca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb4:	f7ff fa52 	bl	800115c <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e04f      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cca:	4b2b      	ldr	r3, [pc, #172]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 020c 	and.w	r2, r3, #12
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d1eb      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cdc:	4b25      	ldr	r3, [pc, #148]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d20c      	bcs.n	8001d04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cea:	4b22      	ldr	r3, [pc, #136]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf2:	4b20      	ldr	r3, [pc, #128]	@ (8001d74 <HAL_RCC_ClockConfig+0x1b8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e032      	b.n	8001d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0304 	and.w	r3, r3, #4
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d008      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d10:	4b19      	ldr	r3, [pc, #100]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	4916      	ldr	r1, [pc, #88]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d009      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d2e:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	490e      	ldr	r1, [pc, #56]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d42:	f000 f821 	bl	8001d88 <HAL_RCC_GetSysClockFreq>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f003 030f 	and.w	r3, r3, #15
 8001d52:	490a      	ldr	r1, [pc, #40]	@ (8001d7c <HAL_RCC_ClockConfig+0x1c0>)
 8001d54:	5ccb      	ldrb	r3, [r1, r3]
 8001d56:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5a:	4a09      	ldr	r2, [pc, #36]	@ (8001d80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d5e:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff f854 	bl	8000e10 <HAL_InitTick>

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40023c00 	.word	0x40023c00
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	08005da4 	.word	0x08005da4
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000004 	.word	0x20000004

08001d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d8c:	b094      	sub	sp, #80	@ 0x50
 8001d8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001da0:	4b79      	ldr	r3, [pc, #484]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 030c 	and.w	r3, r3, #12
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d00d      	beq.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x40>
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	f200 80e1 	bhi.w	8001f74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <HAL_RCC_GetSysClockFreq+0x34>
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d003      	beq.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001dba:	e0db      	b.n	8001f74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dbc:	4b73      	ldr	r3, [pc, #460]	@ (8001f8c <HAL_RCC_GetSysClockFreq+0x204>)
 8001dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001dc0:	e0db      	b.n	8001f7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001dc2:	4b73      	ldr	r3, [pc, #460]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x208>)
 8001dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001dc6:	e0d8      	b.n	8001f7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dd0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dd2:	4b6d      	ldr	r3, [pc, #436]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d063      	beq.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dde:	4b6a      	ldr	r3, [pc, #424]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	099b      	lsrs	r3, r3, #6
 8001de4:	2200      	movs	r2, #0
 8001de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001de8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8001df2:	2300      	movs	r3, #0
 8001df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001df6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001dfa:	4622      	mov	r2, r4
 8001dfc:	462b      	mov	r3, r5
 8001dfe:	f04f 0000 	mov.w	r0, #0
 8001e02:	f04f 0100 	mov.w	r1, #0
 8001e06:	0159      	lsls	r1, r3, #5
 8001e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e0c:	0150      	lsls	r0, r2, #5
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4621      	mov	r1, r4
 8001e14:	1a51      	subs	r1, r2, r1
 8001e16:	6139      	str	r1, [r7, #16]
 8001e18:	4629      	mov	r1, r5
 8001e1a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	f04f 0200 	mov.w	r2, #0
 8001e24:	f04f 0300 	mov.w	r3, #0
 8001e28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e2c:	4659      	mov	r1, fp
 8001e2e:	018b      	lsls	r3, r1, #6
 8001e30:	4651      	mov	r1, sl
 8001e32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e36:	4651      	mov	r1, sl
 8001e38:	018a      	lsls	r2, r1, #6
 8001e3a:	4651      	mov	r1, sl
 8001e3c:	ebb2 0801 	subs.w	r8, r2, r1
 8001e40:	4659      	mov	r1, fp
 8001e42:	eb63 0901 	sbc.w	r9, r3, r1
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e5a:	4690      	mov	r8, r2
 8001e5c:	4699      	mov	r9, r3
 8001e5e:	4623      	mov	r3, r4
 8001e60:	eb18 0303 	adds.w	r3, r8, r3
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	462b      	mov	r3, r5
 8001e68:	eb49 0303 	adc.w	r3, r9, r3
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	f04f 0300 	mov.w	r3, #0
 8001e76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e7a:	4629      	mov	r1, r5
 8001e7c:	024b      	lsls	r3, r1, #9
 8001e7e:	4621      	mov	r1, r4
 8001e80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e84:	4621      	mov	r1, r4
 8001e86:	024a      	lsls	r2, r1, #9
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e8e:	2200      	movs	r2, #0
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e98:	f7fe f9ea 	bl	8000270 <__aeabi_uldivmod>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ea4:	e058      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ea6:	4b38      	ldr	r3, [pc, #224]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	099b      	lsrs	r3, r3, #6
 8001eac:	2200      	movs	r2, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001eb6:	623b      	str	r3, [r7, #32]
 8001eb8:	2300      	movs	r3, #0
 8001eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ebc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ec0:	4642      	mov	r2, r8
 8001ec2:	464b      	mov	r3, r9
 8001ec4:	f04f 0000 	mov.w	r0, #0
 8001ec8:	f04f 0100 	mov.w	r1, #0
 8001ecc:	0159      	lsls	r1, r3, #5
 8001ece:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ed2:	0150      	lsls	r0, r2, #5
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	4641      	mov	r1, r8
 8001eda:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ede:	4649      	mov	r1, r9
 8001ee0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ee4:	f04f 0200 	mov.w	r2, #0
 8001ee8:	f04f 0300 	mov.w	r3, #0
 8001eec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ef0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ef4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ef8:	ebb2 040a 	subs.w	r4, r2, sl
 8001efc:	eb63 050b 	sbc.w	r5, r3, fp
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	00eb      	lsls	r3, r5, #3
 8001f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f0e:	00e2      	lsls	r2, r4, #3
 8001f10:	4614      	mov	r4, r2
 8001f12:	461d      	mov	r5, r3
 8001f14:	4643      	mov	r3, r8
 8001f16:	18e3      	adds	r3, r4, r3
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	464b      	mov	r3, r9
 8001f1c:	eb45 0303 	adc.w	r3, r5, r3
 8001f20:	607b      	str	r3, [r7, #4]
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	f04f 0300 	mov.w	r3, #0
 8001f2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f2e:	4629      	mov	r1, r5
 8001f30:	028b      	lsls	r3, r1, #10
 8001f32:	4621      	mov	r1, r4
 8001f34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f38:	4621      	mov	r1, r4
 8001f3a:	028a      	lsls	r2, r1, #10
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f42:	2200      	movs	r2, #0
 8001f44:	61bb      	str	r3, [r7, #24]
 8001f46:	61fa      	str	r2, [r7, #28]
 8001f48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f4c:	f7fe f990 	bl	8000270 <__aeabi_uldivmod>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4613      	mov	r3, r2
 8001f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f58:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	0c1b      	lsrs	r3, r3, #16
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	3301      	adds	r3, #1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001f68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f72:	e002      	b.n	8001f7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f74:	4b05      	ldr	r3, [pc, #20]	@ (8001f8c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3750      	adds	r7, #80	@ 0x50
 8001f80:	46bd      	mov	sp, r7
 8001f82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f86:	bf00      	nop
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	00f42400 	.word	0x00f42400
 8001f90:	007a1200 	.word	0x007a1200

08001f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f98:	4b03      	ldr	r3, [pc, #12]	@ (8001fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000000 	.word	0x20000000

08001fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fb0:	f7ff fff0 	bl	8001f94 <HAL_RCC_GetHCLKFreq>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	0a9b      	lsrs	r3, r3, #10
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	4903      	ldr	r1, [pc, #12]	@ (8001fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fc2:	5ccb      	ldrb	r3, [r1, r3]
 8001fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	08005db4 	.word	0x08005db4

08001fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fd8:	f7ff ffdc 	bl	8001f94 <HAL_RCC_GetHCLKFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	0b5b      	lsrs	r3, r3, #13
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	4903      	ldr	r1, [pc, #12]	@ (8001ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	08005db4 	.word	0x08005db4

08001ffc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	220f      	movs	r2, #15
 800200a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_RCC_GetClockConfig+0x5c>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 0203 	and.w	r2, r3, #3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002018:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <HAL_RCC_GetClockConfig+0x5c>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002024:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <HAL_RCC_GetClockConfig+0x5c>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002030:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_RCC_GetClockConfig+0x5c>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	08db      	lsrs	r3, r3, #3
 8002036:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800203e:	4b07      	ldr	r3, [pc, #28]	@ (800205c <HAL_RCC_GetClockConfig+0x60>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0207 	and.w	r2, r3, #7
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	601a      	str	r2, [r3, #0]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40023800 	.word	0x40023800
 800205c:	40023c00 	.word	0x40023c00

08002060 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	2b00      	cmp	r3, #0
 800207a:	d105      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002084:	2b00      	cmp	r3, #0
 8002086:	d035      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002088:	4b62      	ldr	r3, [pc, #392]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800208e:	f7ff f865 	bl	800115c <HAL_GetTick>
 8002092:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002094:	e008      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002096:	f7ff f861 	bl	800115c <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e0b0      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80020a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1f0      	bne.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	019a      	lsls	r2, r3, #6
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	071b      	lsls	r3, r3, #28
 80020c0:	4955      	ldr	r1, [pc, #340]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80020c8:	4b52      	ldr	r3, [pc, #328]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80020ce:	f7ff f845 	bl	800115c <HAL_GetTick>
 80020d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80020d4:	e008      	b.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80020d6:	f7ff f841 	bl	800115c <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d901      	bls.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e090      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80020e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d0f0      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 8083 	beq.w	8002208 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b44      	ldr	r3, [pc, #272]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a43      	ldr	r2, [pc, #268]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800210c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b41      	ldr	r3, [pc, #260]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800211e:	4b3f      	ldr	r3, [pc, #252]	@ (800221c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a3e      	ldr	r2, [pc, #248]	@ (800221c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002128:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800212a:	f7ff f817 	bl	800115c <HAL_GetTick>
 800212e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002130:	e008      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002132:	f7ff f813 	bl	800115c <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e062      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002144:	4b35      	ldr	r3, [pc, #212]	@ (800221c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0f0      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002150:	4b31      	ldr	r3, [pc, #196]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002154:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002158:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d02f      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	429a      	cmp	r2, r3
 800216c:	d028      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800216e:	4b2a      	ldr	r3, [pc, #168]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002172:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002176:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002178:	4b29      	ldr	r3, [pc, #164]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800217a:	2201      	movs	r2, #1
 800217c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800217e:	4b28      	ldr	r3, [pc, #160]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002184:	4a24      	ldr	r2, [pc, #144]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800218a:	4b23      	ldr	r3, [pc, #140]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800218c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b01      	cmp	r3, #1
 8002194:	d114      	bne.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002196:	f7fe ffe1 	bl	800115c <HAL_GetTick>
 800219a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800219c:	e00a      	b.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219e:	f7fe ffdd 	bl	800115c <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e02a      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b4:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0ee      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021cc:	d10d      	bne.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80021ce:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80021de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e2:	490d      	ldr	r1, [pc, #52]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	608b      	str	r3, [r1, #8]
 80021e8:	e005      	b.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021f0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80021f4:	6093      	str	r3, [r2, #8]
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002202:	4905      	ldr	r1, [pc, #20]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002204:	4313      	orrs	r3, r2
 8002206:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	42470068 	.word	0x42470068
 8002218:	40023800 	.word	0x40023800
 800221c:	40007000 	.word	0x40007000
 8002220:	42470e40 	.word	0x42470e40

08002224 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e073      	b.n	800231e <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	7f5b      	ldrb	r3, [r3, #29]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b00      	cmp	r3, #0
 800223e:	d105      	bne.n	800224c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7fe fd68 	bl	8000d1c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2202      	movs	r2, #2
 8002250:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b10      	cmp	r3, #16
 800225e:	d055      	beq.n	800230c <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	22ca      	movs	r2, #202	@ 0xca
 8002266:	625a      	str	r2, [r3, #36]	@ 0x24
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2253      	movs	r2, #83	@ 0x53
 800226e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 fbd3 	bl	8002a1c <RTC_EnterInitMode>
 8002276:	4603      	mov	r3, r0
 8002278:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d12c      	bne.n	80022da <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800228e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002292:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6899      	ldr	r1, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	68d2      	ldr	r2, [r2, #12]
 80022ba:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6919      	ldr	r1, [r3, #16]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	041a      	lsls	r2, r3, #16
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 fbda 	bl	8002a8a <RTC_ExitInitMode>
 80022d6:	4603      	mov	r3, r0
 80022d8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d110      	bne.n	8002302 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80022ee:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	22ff      	movs	r2, #255	@ 0xff
 8002308:	625a      	str	r2, [r3, #36]	@ 0x24
 800230a:	e001      	b.n	8002310 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d102      	bne.n	800231c <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002326:	b590      	push	{r4, r7, lr}
 8002328:	b087      	sub	sp, #28
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	7f1b      	ldrb	r3, [r3, #28]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_RTC_SetTime+0x1c>
 800233e:	2302      	movs	r3, #2
 8002340:	e087      	b.n	8002452 <HAL_RTC_SetTime+0x12c>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2201      	movs	r2, #1
 8002346:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2202      	movs	r2, #2
 800234c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d126      	bne.n	80023a2 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d102      	bne.n	8002368 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2200      	movs	r2, #0
 8002366:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	4618      	mov	r0, r3
 800236e:	f000 fbb1 	bl	8002ad4 <RTC_ByteToBcd2>
 8002372:	4603      	mov	r3, r0
 8002374:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	785b      	ldrb	r3, [r3, #1]
 800237a:	4618      	mov	r0, r3
 800237c:	f000 fbaa 	bl	8002ad4 <RTC_ByteToBcd2>
 8002380:	4603      	mov	r3, r0
 8002382:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002384:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	789b      	ldrb	r3, [r3, #2]
 800238a:	4618      	mov	r0, r3
 800238c:	f000 fba2 	bl	8002ad4 <RTC_ByteToBcd2>
 8002390:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002392:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	78db      	ldrb	r3, [r3, #3]
 800239a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e018      	b.n	80023d4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d102      	bne.n	80023b6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2200      	movs	r2, #0
 80023b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	785b      	ldrb	r3, [r3, #1]
 80023c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80023c2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80023c4:	68ba      	ldr	r2, [r7, #8]
 80023c6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80023c8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	78db      	ldrb	r3, [r3, #3]
 80023ce:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	22ca      	movs	r2, #202	@ 0xca
 80023da:	625a      	str	r2, [r3, #36]	@ 0x24
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2253      	movs	r2, #83	@ 0x53
 80023e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fb19 	bl	8002a1c <RTC_EnterInitMode>
 80023ea:	4603      	mov	r3, r0
 80023ec:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80023ee:	7cfb      	ldrb	r3, [r7, #19]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d120      	bne.n	8002436 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80023fe:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002402:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002412:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6899      	ldr	r1, [r3, #8]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	431a      	orrs	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 fb2c 	bl	8002a8a <RTC_ExitInitMode>
 8002432:	4603      	mov	r3, r0
 8002434:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002436:	7cfb      	ldrb	r3, [r7, #19]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d102      	bne.n	8002442 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2201      	movs	r2, #1
 8002440:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	22ff      	movs	r2, #255	@ 0xff
 8002448:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	771a      	strb	r2, [r3, #28]

  return status;
 8002450:	7cfb      	ldrb	r3, [r7, #19]
}
 8002452:	4618      	mov	r0, r3
 8002454:	371c      	adds	r7, #28
 8002456:	46bd      	mov	sp, r7
 8002458:	bd90      	pop	{r4, r7, pc}

0800245a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b086      	sub	sp, #24
 800245e:	af00      	add	r7, sp, #0
 8002460:	60f8      	str	r0, [r7, #12]
 8002462:	60b9      	str	r1, [r7, #8]
 8002464:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002466:	2300      	movs	r3, #0
 8002468:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800248c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002490:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	0c1b      	lsrs	r3, r3, #16
 8002496:	b2db      	uxtb	r3, r3
 8002498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800249c:	b2da      	uxtb	r2, r3
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	0a1b      	lsrs	r3, r3, #8
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	0d9b      	lsrs	r3, r3, #22
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d11a      	bne.n	800250c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f000 fb18 	bl	8002b10 <RTC_Bcd2ToByte>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	785b      	ldrb	r3, [r3, #1]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 fb0f 	bl	8002b10 <RTC_Bcd2ToByte>
 80024f2:	4603      	mov	r3, r0
 80024f4:	461a      	mov	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	789b      	ldrb	r3, [r3, #2]
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 fb06 	bl	8002b10 <RTC_Bcd2ToByte>
 8002504:	4603      	mov	r3, r0
 8002506:	461a      	mov	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002516:	b590      	push	{r4, r7, lr}
 8002518:	b087      	sub	sp, #28
 800251a:	af00      	add	r7, sp, #0
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	7f1b      	ldrb	r3, [r3, #28]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_RTC_SetDate+0x1c>
 800252e:	2302      	movs	r3, #2
 8002530:	e071      	b.n	8002616 <HAL_RTC_SetDate+0x100>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2201      	movs	r2, #1
 8002536:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2202      	movs	r2, #2
 800253c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10e      	bne.n	8002562 <HAL_RTC_SetDate+0x4c>
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	785b      	ldrb	r3, [r3, #1]
 8002548:	f003 0310 	and.w	r3, r3, #16
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	785b      	ldrb	r3, [r3, #1]
 8002554:	f023 0310 	bic.w	r3, r3, #16
 8002558:	b2db      	uxtb	r3, r3
 800255a:	330a      	adds	r3, #10
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d11c      	bne.n	80025a2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	78db      	ldrb	r3, [r3, #3]
 800256c:	4618      	mov	r0, r3
 800256e:	f000 fab1 	bl	8002ad4 <RTC_ByteToBcd2>
 8002572:	4603      	mov	r3, r0
 8002574:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	785b      	ldrb	r3, [r3, #1]
 800257a:	4618      	mov	r0, r3
 800257c:	f000 faaa 	bl	8002ad4 <RTC_ByteToBcd2>
 8002580:	4603      	mov	r3, r0
 8002582:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002584:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	789b      	ldrb	r3, [r3, #2]
 800258a:	4618      	mov	r0, r3
 800258c:	f000 faa2 	bl	8002ad4 <RTC_ByteToBcd2>
 8002590:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002592:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	e00e      	b.n	80025c0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	78db      	ldrb	r3, [r3, #3]
 80025a6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	785b      	ldrb	r3, [r3, #1]
 80025ac:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80025ae:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80025b4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	22ca      	movs	r2, #202	@ 0xca
 80025c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2253      	movs	r2, #83	@ 0x53
 80025ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 fa23 	bl	8002a1c <RTC_EnterInitMode>
 80025d6:	4603      	mov	r3, r0
 80025d8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80025da:	7cfb      	ldrb	r3, [r7, #19]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10c      	bne.n	80025fa <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80025ea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80025ee:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fa4a 	bl	8002a8a <RTC_ExitInitMode>
 80025f6:	4603      	mov	r3, r0
 80025f8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80025fa:	7cfb      	ldrb	r3, [r7, #19]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d102      	bne.n	8002606 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	22ff      	movs	r2, #255	@ 0xff
 800260c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	771a      	strb	r2, [r3, #28]

  return status;
 8002614:	7cfb      	ldrb	r3, [r7, #19]
}
 8002616:	4618      	mov	r0, r3
 8002618:	371c      	adds	r7, #28
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}

0800261e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002638:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800263c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	0c1b      	lsrs	r3, r3, #16
 8002642:	b2da      	uxtb	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	b2db      	uxtb	r3, r3
 800264e:	f003 031f 	and.w	r3, r3, #31
 8002652:	b2da      	uxtb	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002660:	b2da      	uxtb	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	0b5b      	lsrs	r3, r3, #13
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	b2da      	uxtb	r2, r3
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d11a      	bne.n	80026b2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	78db      	ldrb	r3, [r3, #3]
 8002680:	4618      	mov	r0, r3
 8002682:	f000 fa45 	bl	8002b10 <RTC_Bcd2ToByte>
 8002686:	4603      	mov	r3, r0
 8002688:	461a      	mov	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	785b      	ldrb	r3, [r3, #1]
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fa3c 	bl	8002b10 <RTC_Bcd2ToByte>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	789b      	ldrb	r3, [r3, #2]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 fa33 	bl	8002b10 <RTC_Bcd2ToByte>
 80026aa:	4603      	mov	r3, r0
 80026ac:	461a      	mov	r2, r3
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80026bc:	b590      	push	{r4, r7, lr}
 80026be:	b089      	sub	sp, #36	@ 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80026c8:	4b9b      	ldr	r3, [pc, #620]	@ (8002938 <HAL_RTC_SetAlarm_IT+0x27c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a9b      	ldr	r2, [pc, #620]	@ (800293c <HAL_RTC_SetAlarm_IT+0x280>)
 80026ce:	fba2 2303 	umull	r2, r3, r2, r3
 80026d2:	0adb      	lsrs	r3, r3, #11
 80026d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
 80026dc:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	7f1b      	ldrb	r3, [r3, #28]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d101      	bne.n	80026f2 <HAL_RTC_SetAlarm_IT+0x36>
 80026ee:	2302      	movs	r3, #2
 80026f0:	e11e      	b.n	8002930 <HAL_RTC_SetAlarm_IT+0x274>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2201      	movs	r2, #1
 80026f6:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2202      	movs	r2, #2
 80026fc:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d137      	bne.n	8002774 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270e:	2b00      	cmp	r3, #0
 8002710:	d102      	bne.n	8002718 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	2200      	movs	r2, #0
 8002716:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f000 f9d9 	bl	8002ad4 <RTC_ByteToBcd2>
 8002722:	4603      	mov	r3, r0
 8002724:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	785b      	ldrb	r3, [r3, #1]
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f9d2 	bl	8002ad4 <RTC_ByteToBcd2>
 8002730:	4603      	mov	r3, r0
 8002732:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002734:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	789b      	ldrb	r3, [r3, #2]
 800273a:	4618      	mov	r0, r3
 800273c:	f000 f9ca 	bl	8002ad4 <RTC_ByteToBcd2>
 8002740:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002742:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	78db      	ldrb	r3, [r3, #3]
 800274a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800274c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f9bc 	bl	8002ad4 <RTC_ByteToBcd2>
 800275c:	4603      	mov	r3, r0
 800275e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002760:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8002768:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800276e:	4313      	orrs	r3, r2
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	e023      	b.n	80027bc <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277e:	2b00      	cmp	r3, #0
 8002780:	d102      	bne.n	8002788 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2200      	movs	r2, #0
 8002786:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	785b      	ldrb	r3, [r3, #1]
 8002792:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002794:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800279a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	78db      	ldrb	r3, [r3, #3]
 80027a0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80027a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80027ac:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80027b2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	22ca      	movs	r2, #202	@ 0xca
 80027ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2253      	movs	r2, #83	@ 0x53
 80027d6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027e0:	d142      	bne.n	8002868 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027f0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	b2da      	uxtb	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8002802:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3b01      	subs	r3, #1
 8002808:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10b      	bne.n	8002828 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	22ff      	movs	r2, #255	@ 0xff
 8002816:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2203      	movs	r2, #3
 800281c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e083      	b.n	8002930 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0e6      	beq.n	8002804 <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	69fa      	ldr	r2, [r7, #28]
 800283c:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002854:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689a      	ldr	r2, [r3, #8]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	e04c      	b.n	8002902 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002876:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8002888:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800288a:	4b2b      	ldr	r3, [pc, #172]	@ (8002938 <HAL_RTC_SetAlarm_IT+0x27c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a2b      	ldr	r2, [pc, #172]	@ (800293c <HAL_RTC_SetAlarm_IT+0x280>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	0adb      	lsrs	r3, r3, #11
 8002896:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10b      	bne.n	80028c4 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	22ff      	movs	r2, #255	@ 0xff
 80028b2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2203      	movs	r2, #3
 80028b8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e035      	b.n	8002930 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0e6      	beq.n	80028a0 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028f0:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002900:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002902:	4b0f      	ldr	r3, [pc, #60]	@ (8002940 <HAL_RTC_SetAlarm_IT+0x284>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a0e      	ldr	r2, [pc, #56]	@ (8002940 <HAL_RTC_SetAlarm_IT+0x284>)
 8002908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800290c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800290e:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <HAL_RTC_SetAlarm_IT+0x284>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	4a0b      	ldr	r2, [pc, #44]	@ (8002940 <HAL_RTC_SetAlarm_IT+0x284>)
 8002914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002918:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	22ff      	movs	r2, #255	@ 0xff
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3724      	adds	r7, #36	@ 0x24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd90      	pop	{r4, r7, pc}
 8002938:	20000000 	.word	0x20000000
 800293c:	10624dd3 	.word	0x10624dd3
 8002940:	40013c00 	.word	0x40013c00

08002944 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800294c:	4b1f      	ldr	r3, [pc, #124]	@ (80029cc <HAL_RTC_AlarmIRQHandler+0x88>)
 800294e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002952:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d012      	beq.n	8002988 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00b      	beq.n	8002988 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	b2da      	uxtb	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8002980:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7fe f958 	bl	8000c38 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d012      	beq.n	80029bc <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00b      	beq.n	80029bc <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80029b4:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f8e2 	bl	8002b80 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	775a      	strb	r2, [r3, #29]
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40013c00 	.word	0x40013c00

080029d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002a18 <HAL_RTC_WaitForSynchro+0x48>)
 80029e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029e4:	f7fe fbba 	bl	800115c <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80029ea:	e009      	b.n	8002a00 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80029ec:	f7fe fbb6 	bl	800115c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029fa:	d901      	bls.n	8002a00 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e007      	b.n	8002a10 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0ee      	beq.n	80029ec <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	00017f5f 	.word	0x00017f5f

08002a1c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d122      	bne.n	8002a80 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a48:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002a4a:	f7fe fb87 	bl	800115c <HAL_GetTick>
 8002a4e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002a50:	e00c      	b.n	8002a6c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002a52:	f7fe fb83 	bl	800115c <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a60:	d904      	bls.n	8002a6c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2204      	movs	r2, #4
 8002a66:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <RTC_EnterInitMode+0x64>
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d1e8      	bne.n	8002a52 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aa4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10a      	bne.n	8002aca <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff8b 	bl	80029d0 <HAL_RTC_WaitForSynchro>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d004      	beq.n	8002aca <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002ae2:	e005      	b.n	8002af0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	3b0a      	subs	r3, #10
 8002aee:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	2b09      	cmp	r3, #9
 8002af4:	d8f6      	bhi.n	8002ae4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	b2db      	uxtb	r3, r3
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	461a      	mov	r2, r3
 8002b26:	4613      	mov	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b2db      	uxtb	r3, r3
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b087      	sub	sp, #28
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	3350      	adds	r3, #80	@ 0x50
 8002b62:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	601a      	str	r2, [r3, #0]
}
 8002b74:	bf00      	nop
 8002b76:	371c      	adds	r7, #28
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e041      	b.n	8002c2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d106      	bne.n	8002bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f839 	bl	8002c32 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3304      	adds	r3, #4
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	f000 f9c0 	bl	8002f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
	...

08002c48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d001      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e04e      	b.n	8002cfe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a23      	ldr	r2, [pc, #140]	@ (8002d0c <HAL_TIM_Base_Start_IT+0xc4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d022      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c8a:	d01d      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1f      	ldr	r2, [pc, #124]	@ (8002d10 <HAL_TIM_Base_Start_IT+0xc8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d018      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8002d14 <HAL_TIM_Base_Start_IT+0xcc>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8002d18 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d00e      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a1b      	ldr	r2, [pc, #108]	@ (8002d1c <HAL_TIM_Base_Start_IT+0xd4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d009      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a19      	ldr	r2, [pc, #100]	@ (8002d20 <HAL_TIM_Base_Start_IT+0xd8>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d004      	beq.n	8002cc8 <HAL_TIM_Base_Start_IT+0x80>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a18      	ldr	r2, [pc, #96]	@ (8002d24 <HAL_TIM_Base_Start_IT+0xdc>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d111      	bne.n	8002cec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2b06      	cmp	r3, #6
 8002cd8:	d010      	beq.n	8002cfc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f042 0201 	orr.w	r2, r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cea:	e007      	b.n	8002cfc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40010000 	.word	0x40010000
 8002d10:	40000400 	.word	0x40000400
 8002d14:	40000800 	.word	0x40000800
 8002d18:	40000c00 	.word	0x40000c00
 8002d1c:	40010400 	.word	0x40010400
 8002d20:	40014000 	.word	0x40014000
 8002d24:	40001800 	.word	0x40001800

08002d28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d020      	beq.n	8002d8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d01b      	beq.n	8002d8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f06f 0202 	mvn.w	r2, #2
 8002d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f8d2 	bl	8002f1c <HAL_TIM_IC_CaptureCallback>
 8002d78:	e005      	b.n	8002d86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f8c4 	bl	8002f08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 f8d5 	bl	8002f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d020      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01b      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f06f 0204 	mvn.w	r2, #4
 8002da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2202      	movs	r2, #2
 8002dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 f8ac 	bl	8002f1c <HAL_TIM_IC_CaptureCallback>
 8002dc4:	e005      	b.n	8002dd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f89e 	bl	8002f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f8af 	bl	8002f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d020      	beq.n	8002e24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d01b      	beq.n	8002e24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0208 	mvn.w	r2, #8
 8002df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2204      	movs	r2, #4
 8002dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	f003 0303 	and.w	r3, r3, #3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f886 	bl	8002f1c <HAL_TIM_IC_CaptureCallback>
 8002e10:	e005      	b.n	8002e1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f878 	bl	8002f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f889 	bl	8002f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0310 	and.w	r3, r3, #16
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d020      	beq.n	8002e70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0310 	and.w	r3, r3, #16
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d01b      	beq.n	8002e70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f06f 0210 	mvn.w	r2, #16
 8002e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2208      	movs	r2, #8
 8002e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 f860 	bl	8002f1c <HAL_TIM_IC_CaptureCallback>
 8002e5c:	e005      	b.n	8002e6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f852 	bl	8002f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f863 	bl	8002f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00c      	beq.n	8002e94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d007      	beq.n	8002e94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0201 	mvn.w	r2, #1
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7fd ff00 	bl	8000c94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00c      	beq.n	8002eb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d007      	beq.n	8002eb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f900 	bl	80030b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00c      	beq.n	8002edc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d007      	beq.n	8002edc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f834 	bl	8002f44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	f003 0320 	and.w	r3, r3, #32
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00c      	beq.n	8002f00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d007      	beq.n	8002f00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f06f 0220 	mvn.w	r2, #32
 8002ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f8d2 	bl	80030a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f00:	bf00      	nop
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a43      	ldr	r2, [pc, #268]	@ (8003078 <TIM_Base_SetConfig+0x120>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d013      	beq.n	8002f98 <TIM_Base_SetConfig+0x40>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f76:	d00f      	beq.n	8002f98 <TIM_Base_SetConfig+0x40>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a40      	ldr	r2, [pc, #256]	@ (800307c <TIM_Base_SetConfig+0x124>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d00b      	beq.n	8002f98 <TIM_Base_SetConfig+0x40>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a3f      	ldr	r2, [pc, #252]	@ (8003080 <TIM_Base_SetConfig+0x128>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d007      	beq.n	8002f98 <TIM_Base_SetConfig+0x40>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a3e      	ldr	r2, [pc, #248]	@ (8003084 <TIM_Base_SetConfig+0x12c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d003      	beq.n	8002f98 <TIM_Base_SetConfig+0x40>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a3d      	ldr	r2, [pc, #244]	@ (8003088 <TIM_Base_SetConfig+0x130>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d108      	bne.n	8002faa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a32      	ldr	r2, [pc, #200]	@ (8003078 <TIM_Base_SetConfig+0x120>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d02b      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb8:	d027      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a2f      	ldr	r2, [pc, #188]	@ (800307c <TIM_Base_SetConfig+0x124>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d023      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a2e      	ldr	r2, [pc, #184]	@ (8003080 <TIM_Base_SetConfig+0x128>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d01f      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a2d      	ldr	r2, [pc, #180]	@ (8003084 <TIM_Base_SetConfig+0x12c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d01b      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003088 <TIM_Base_SetConfig+0x130>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d017      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a2b      	ldr	r2, [pc, #172]	@ (800308c <TIM_Base_SetConfig+0x134>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d013      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a2a      	ldr	r2, [pc, #168]	@ (8003090 <TIM_Base_SetConfig+0x138>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d00f      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a29      	ldr	r2, [pc, #164]	@ (8003094 <TIM_Base_SetConfig+0x13c>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d00b      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a28      	ldr	r2, [pc, #160]	@ (8003098 <TIM_Base_SetConfig+0x140>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d007      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a27      	ldr	r2, [pc, #156]	@ (800309c <TIM_Base_SetConfig+0x144>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d003      	beq.n	800300a <TIM_Base_SetConfig+0xb2>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a26      	ldr	r2, [pc, #152]	@ (80030a0 <TIM_Base_SetConfig+0x148>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d108      	bne.n	800301c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	4313      	orrs	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	4313      	orrs	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a0e      	ldr	r2, [pc, #56]	@ (8003078 <TIM_Base_SetConfig+0x120>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d003      	beq.n	800304a <TIM_Base_SetConfig+0xf2>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a10      	ldr	r2, [pc, #64]	@ (8003088 <TIM_Base_SetConfig+0x130>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d103      	bne.n	8003052 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f043 0204 	orr.w	r2, r3, #4
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	601a      	str	r2, [r3, #0]
}
 800306a:	bf00      	nop
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40010000 	.word	0x40010000
 800307c:	40000400 	.word	0x40000400
 8003080:	40000800 	.word	0x40000800
 8003084:	40000c00 	.word	0x40000c00
 8003088:	40010400 	.word	0x40010400
 800308c:	40014000 	.word	0x40014000
 8003090:	40014400 	.word	0x40014400
 8003094:	40014800 	.word	0x40014800
 8003098:	40001800 	.word	0x40001800
 800309c:	40001c00 	.word	0x40001c00
 80030a0:	40002000 	.word	0x40002000

080030a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e042      	b.n	8003164 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7fd fe44 	bl	8000d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2224      	movs	r2, #36	@ 0x24
 80030fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800310e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 f82b 	bl	800316c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003124:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	695a      	ldr	r2, [r3, #20]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003134:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003144:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2220      	movs	r2, #32
 8003150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003170:	b0c0      	sub	sp, #256	@ 0x100
 8003172:	af00      	add	r7, sp, #0
 8003174:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003188:	68d9      	ldr	r1, [r3, #12]
 800318a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	ea40 0301 	orr.w	r3, r0, r1
 8003194:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	431a      	orrs	r2, r3
 80031a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031c4:	f021 010c 	bic.w	r1, r1, #12
 80031c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031d2:	430b      	orrs	r3, r1
 80031d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e6:	6999      	ldr	r1, [r3, #24]
 80031e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	ea40 0301 	orr.w	r3, r0, r1
 80031f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003438 <UART_SetConfig+0x2cc>)
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d005      	beq.n	800320c <UART_SetConfig+0xa0>
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	4b8d      	ldr	r3, [pc, #564]	@ (800343c <UART_SetConfig+0x2d0>)
 8003208:	429a      	cmp	r2, r3
 800320a:	d104      	bne.n	8003216 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800320c:	f7fe fee2 	bl	8001fd4 <HAL_RCC_GetPCLK2Freq>
 8003210:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003214:	e003      	b.n	800321e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003216:	f7fe fec9 	bl	8001fac <HAL_RCC_GetPCLK1Freq>
 800321a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800321e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003228:	f040 810c 	bne.w	8003444 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800322c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003230:	2200      	movs	r2, #0
 8003232:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003236:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800323a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800323e:	4622      	mov	r2, r4
 8003240:	462b      	mov	r3, r5
 8003242:	1891      	adds	r1, r2, r2
 8003244:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003246:	415b      	adcs	r3, r3
 8003248:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800324a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800324e:	4621      	mov	r1, r4
 8003250:	eb12 0801 	adds.w	r8, r2, r1
 8003254:	4629      	mov	r1, r5
 8003256:	eb43 0901 	adc.w	r9, r3, r1
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	f04f 0300 	mov.w	r3, #0
 8003262:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003266:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800326a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326e:	4690      	mov	r8, r2
 8003270:	4699      	mov	r9, r3
 8003272:	4623      	mov	r3, r4
 8003274:	eb18 0303 	adds.w	r3, r8, r3
 8003278:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800327c:	462b      	mov	r3, r5
 800327e:	eb49 0303 	adc.w	r3, r9, r3
 8003282:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003292:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003296:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800329a:	460b      	mov	r3, r1
 800329c:	18db      	adds	r3, r3, r3
 800329e:	653b      	str	r3, [r7, #80]	@ 0x50
 80032a0:	4613      	mov	r3, r2
 80032a2:	eb42 0303 	adc.w	r3, r2, r3
 80032a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80032a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032b0:	f7fc ffde 	bl	8000270 <__aeabi_uldivmod>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4b61      	ldr	r3, [pc, #388]	@ (8003440 <UART_SetConfig+0x2d4>)
 80032ba:	fba3 2302 	umull	r2, r3, r3, r2
 80032be:	095b      	lsrs	r3, r3, #5
 80032c0:	011c      	lsls	r4, r3, #4
 80032c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032c6:	2200      	movs	r2, #0
 80032c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	1891      	adds	r1, r2, r2
 80032da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032dc:	415b      	adcs	r3, r3
 80032de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032e4:	4641      	mov	r1, r8
 80032e6:	eb12 0a01 	adds.w	sl, r2, r1
 80032ea:	4649      	mov	r1, r9
 80032ec:	eb43 0b01 	adc.w	fp, r3, r1
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003300:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003304:	4692      	mov	sl, r2
 8003306:	469b      	mov	fp, r3
 8003308:	4643      	mov	r3, r8
 800330a:	eb1a 0303 	adds.w	r3, sl, r3
 800330e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003312:	464b      	mov	r3, r9
 8003314:	eb4b 0303 	adc.w	r3, fp, r3
 8003318:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003328:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800332c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003330:	460b      	mov	r3, r1
 8003332:	18db      	adds	r3, r3, r3
 8003334:	643b      	str	r3, [r7, #64]	@ 0x40
 8003336:	4613      	mov	r3, r2
 8003338:	eb42 0303 	adc.w	r3, r2, r3
 800333c:	647b      	str	r3, [r7, #68]	@ 0x44
 800333e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003342:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003346:	f7fc ff93 	bl	8000270 <__aeabi_uldivmod>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4611      	mov	r1, r2
 8003350:	4b3b      	ldr	r3, [pc, #236]	@ (8003440 <UART_SetConfig+0x2d4>)
 8003352:	fba3 2301 	umull	r2, r3, r3, r1
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	2264      	movs	r2, #100	@ 0x64
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	1acb      	subs	r3, r1, r3
 8003360:	00db      	lsls	r3, r3, #3
 8003362:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003366:	4b36      	ldr	r3, [pc, #216]	@ (8003440 <UART_SetConfig+0x2d4>)
 8003368:	fba3 2302 	umull	r2, r3, r3, r2
 800336c:	095b      	lsrs	r3, r3, #5
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003374:	441c      	add	r4, r3
 8003376:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800337a:	2200      	movs	r2, #0
 800337c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003380:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003384:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003388:	4642      	mov	r2, r8
 800338a:	464b      	mov	r3, r9
 800338c:	1891      	adds	r1, r2, r2
 800338e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003390:	415b      	adcs	r3, r3
 8003392:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003394:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003398:	4641      	mov	r1, r8
 800339a:	1851      	adds	r1, r2, r1
 800339c:	6339      	str	r1, [r7, #48]	@ 0x30
 800339e:	4649      	mov	r1, r9
 80033a0:	414b      	adcs	r3, r1
 80033a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80033a4:	f04f 0200 	mov.w	r2, #0
 80033a8:	f04f 0300 	mov.w	r3, #0
 80033ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033b0:	4659      	mov	r1, fp
 80033b2:	00cb      	lsls	r3, r1, #3
 80033b4:	4651      	mov	r1, sl
 80033b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ba:	4651      	mov	r1, sl
 80033bc:	00ca      	lsls	r2, r1, #3
 80033be:	4610      	mov	r0, r2
 80033c0:	4619      	mov	r1, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	4642      	mov	r2, r8
 80033c6:	189b      	adds	r3, r3, r2
 80033c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033cc:	464b      	mov	r3, r9
 80033ce:	460a      	mov	r2, r1
 80033d0:	eb42 0303 	adc.w	r3, r2, r3
 80033d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033ec:	460b      	mov	r3, r1
 80033ee:	18db      	adds	r3, r3, r3
 80033f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033f2:	4613      	mov	r3, r2
 80033f4:	eb42 0303 	adc.w	r3, r2, r3
 80033f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003402:	f7fc ff35 	bl	8000270 <__aeabi_uldivmod>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <UART_SetConfig+0x2d4>)
 800340c:	fba3 1302 	umull	r1, r3, r3, r2
 8003410:	095b      	lsrs	r3, r3, #5
 8003412:	2164      	movs	r1, #100	@ 0x64
 8003414:	fb01 f303 	mul.w	r3, r1, r3
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	3332      	adds	r3, #50	@ 0x32
 800341e:	4a08      	ldr	r2, [pc, #32]	@ (8003440 <UART_SetConfig+0x2d4>)
 8003420:	fba2 2303 	umull	r2, r3, r2, r3
 8003424:	095b      	lsrs	r3, r3, #5
 8003426:	f003 0207 	and.w	r2, r3, #7
 800342a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4422      	add	r2, r4
 8003432:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003434:	e106      	b.n	8003644 <UART_SetConfig+0x4d8>
 8003436:	bf00      	nop
 8003438:	40011000 	.word	0x40011000
 800343c:	40011400 	.word	0x40011400
 8003440:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003444:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003448:	2200      	movs	r2, #0
 800344a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800344e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003452:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003456:	4642      	mov	r2, r8
 8003458:	464b      	mov	r3, r9
 800345a:	1891      	adds	r1, r2, r2
 800345c:	6239      	str	r1, [r7, #32]
 800345e:	415b      	adcs	r3, r3
 8003460:	627b      	str	r3, [r7, #36]	@ 0x24
 8003462:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003466:	4641      	mov	r1, r8
 8003468:	1854      	adds	r4, r2, r1
 800346a:	4649      	mov	r1, r9
 800346c:	eb43 0501 	adc.w	r5, r3, r1
 8003470:	f04f 0200 	mov.w	r2, #0
 8003474:	f04f 0300 	mov.w	r3, #0
 8003478:	00eb      	lsls	r3, r5, #3
 800347a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347e:	00e2      	lsls	r2, r4, #3
 8003480:	4614      	mov	r4, r2
 8003482:	461d      	mov	r5, r3
 8003484:	4643      	mov	r3, r8
 8003486:	18e3      	adds	r3, r4, r3
 8003488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800348c:	464b      	mov	r3, r9
 800348e:	eb45 0303 	adc.w	r3, r5, r3
 8003492:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034b2:	4629      	mov	r1, r5
 80034b4:	008b      	lsls	r3, r1, #2
 80034b6:	4621      	mov	r1, r4
 80034b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034bc:	4621      	mov	r1, r4
 80034be:	008a      	lsls	r2, r1, #2
 80034c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034c4:	f7fc fed4 	bl	8000270 <__aeabi_uldivmod>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4b60      	ldr	r3, [pc, #384]	@ (8003650 <UART_SetConfig+0x4e4>)
 80034ce:	fba3 2302 	umull	r2, r3, r3, r2
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	011c      	lsls	r4, r3, #4
 80034d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034da:	2200      	movs	r2, #0
 80034dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034e8:	4642      	mov	r2, r8
 80034ea:	464b      	mov	r3, r9
 80034ec:	1891      	adds	r1, r2, r2
 80034ee:	61b9      	str	r1, [r7, #24]
 80034f0:	415b      	adcs	r3, r3
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f8:	4641      	mov	r1, r8
 80034fa:	1851      	adds	r1, r2, r1
 80034fc:	6139      	str	r1, [r7, #16]
 80034fe:	4649      	mov	r1, r9
 8003500:	414b      	adcs	r3, r1
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	f04f 0300 	mov.w	r3, #0
 800350c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003510:	4659      	mov	r1, fp
 8003512:	00cb      	lsls	r3, r1, #3
 8003514:	4651      	mov	r1, sl
 8003516:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800351a:	4651      	mov	r1, sl
 800351c:	00ca      	lsls	r2, r1, #3
 800351e:	4610      	mov	r0, r2
 8003520:	4619      	mov	r1, r3
 8003522:	4603      	mov	r3, r0
 8003524:	4642      	mov	r2, r8
 8003526:	189b      	adds	r3, r3, r2
 8003528:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800352c:	464b      	mov	r3, r9
 800352e:	460a      	mov	r2, r1
 8003530:	eb42 0303 	adc.w	r3, r2, r3
 8003534:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003542:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003544:	f04f 0200 	mov.w	r2, #0
 8003548:	f04f 0300 	mov.w	r3, #0
 800354c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003550:	4649      	mov	r1, r9
 8003552:	008b      	lsls	r3, r1, #2
 8003554:	4641      	mov	r1, r8
 8003556:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800355a:	4641      	mov	r1, r8
 800355c:	008a      	lsls	r2, r1, #2
 800355e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003562:	f7fc fe85 	bl	8000270 <__aeabi_uldivmod>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4611      	mov	r1, r2
 800356c:	4b38      	ldr	r3, [pc, #224]	@ (8003650 <UART_SetConfig+0x4e4>)
 800356e:	fba3 2301 	umull	r2, r3, r3, r1
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	2264      	movs	r2, #100	@ 0x64
 8003576:	fb02 f303 	mul.w	r3, r2, r3
 800357a:	1acb      	subs	r3, r1, r3
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	3332      	adds	r3, #50	@ 0x32
 8003580:	4a33      	ldr	r2, [pc, #204]	@ (8003650 <UART_SetConfig+0x4e4>)
 8003582:	fba2 2303 	umull	r2, r3, r2, r3
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800358c:	441c      	add	r4, r3
 800358e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003592:	2200      	movs	r2, #0
 8003594:	673b      	str	r3, [r7, #112]	@ 0x70
 8003596:	677a      	str	r2, [r7, #116]	@ 0x74
 8003598:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800359c:	4642      	mov	r2, r8
 800359e:	464b      	mov	r3, r9
 80035a0:	1891      	adds	r1, r2, r2
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	415b      	adcs	r3, r3
 80035a6:	60fb      	str	r3, [r7, #12]
 80035a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035ac:	4641      	mov	r1, r8
 80035ae:	1851      	adds	r1, r2, r1
 80035b0:	6039      	str	r1, [r7, #0]
 80035b2:	4649      	mov	r1, r9
 80035b4:	414b      	adcs	r3, r1
 80035b6:	607b      	str	r3, [r7, #4]
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035c4:	4659      	mov	r1, fp
 80035c6:	00cb      	lsls	r3, r1, #3
 80035c8:	4651      	mov	r1, sl
 80035ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ce:	4651      	mov	r1, sl
 80035d0:	00ca      	lsls	r2, r1, #3
 80035d2:	4610      	mov	r0, r2
 80035d4:	4619      	mov	r1, r3
 80035d6:	4603      	mov	r3, r0
 80035d8:	4642      	mov	r2, r8
 80035da:	189b      	adds	r3, r3, r2
 80035dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035de:	464b      	mov	r3, r9
 80035e0:	460a      	mov	r2, r1
 80035e2:	eb42 0303 	adc.w	r3, r2, r3
 80035e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80035f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80035f4:	f04f 0200 	mov.w	r2, #0
 80035f8:	f04f 0300 	mov.w	r3, #0
 80035fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003600:	4649      	mov	r1, r9
 8003602:	008b      	lsls	r3, r1, #2
 8003604:	4641      	mov	r1, r8
 8003606:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800360a:	4641      	mov	r1, r8
 800360c:	008a      	lsls	r2, r1, #2
 800360e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003612:	f7fc fe2d 	bl	8000270 <__aeabi_uldivmod>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4b0d      	ldr	r3, [pc, #52]	@ (8003650 <UART_SetConfig+0x4e4>)
 800361c:	fba3 1302 	umull	r1, r3, r3, r2
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	2164      	movs	r1, #100	@ 0x64
 8003624:	fb01 f303 	mul.w	r3, r1, r3
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	3332      	adds	r3, #50	@ 0x32
 800362e:	4a08      	ldr	r2, [pc, #32]	@ (8003650 <UART_SetConfig+0x4e4>)
 8003630:	fba2 2303 	umull	r2, r3, r2, r3
 8003634:	095b      	lsrs	r3, r3, #5
 8003636:	f003 020f 	and.w	r2, r3, #15
 800363a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4422      	add	r2, r4
 8003642:	609a      	str	r2, [r3, #8]
}
 8003644:	bf00      	nop
 8003646:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800364a:	46bd      	mov	sp, r7
 800364c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003650:	51eb851f 	.word	0x51eb851f

08003654 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800365e:	2300      	movs	r3, #0
 8003660:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003662:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003666:	2b84      	cmp	r3, #132	@ 0x84
 8003668:	d005      	beq.n	8003676 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800366a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	4413      	add	r3, r2
 8003672:	3303      	adds	r3, #3
 8003674:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003676:	68fb      	ldr	r3, [r7, #12]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003688:	f000 fae4 	bl	8003c54 <vTaskStartScheduler>
  
  return osOK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	bd80      	pop	{r7, pc}

08003692 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003692:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003694:	b089      	sub	sp, #36	@ 0x24
 8003696:	af04      	add	r7, sp, #16
 8003698:	6078      	str	r0, [r7, #4]
 800369a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d020      	beq.n	80036e6 <osThreadCreate+0x54>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d01c      	beq.n	80036e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685c      	ldr	r4, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	691e      	ldr	r6, [r3, #16]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff ffc8 	bl	8003654 <makeFreeRtosPriority>
 80036c4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ce:	9202      	str	r2, [sp, #8]
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	9100      	str	r1, [sp, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4632      	mov	r2, r6
 80036d8:	4629      	mov	r1, r5
 80036da:	4620      	mov	r0, r4
 80036dc:	f000 f8ed 	bl	80038ba <xTaskCreateStatic>
 80036e0:	4603      	mov	r3, r0
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	e01c      	b.n	8003720 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685c      	ldr	r4, [r3, #4]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036f2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ffaa 	bl	8003654 <makeFreeRtosPriority>
 8003700:	4602      	mov	r2, r0
 8003702:	f107 030c 	add.w	r3, r7, #12
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	9200      	str	r2, [sp, #0]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	4632      	mov	r2, r6
 800370e:	4629      	mov	r1, r5
 8003710:	4620      	mov	r0, r4
 8003712:	f000 f932 	bl	800397a <xTaskCreate>
 8003716:	4603      	mov	r3, r0
 8003718:	2b01      	cmp	r3, #1
 800371a:	d001      	beq.n	8003720 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800371c:	2300      	movs	r3, #0
 800371e:	e000      	b.n	8003722 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003720:	68fb      	ldr	r3, [r7, #12]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800372a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b084      	sub	sp, #16
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <osDelay+0x16>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	e000      	b.n	8003742 <osDelay+0x18>
 8003740:	2301      	movs	r3, #1
 8003742:	4618      	mov	r0, r3
 8003744:	f000 fa50 	bl	8003be8 <vTaskDelay>
  
  return osOK;
 8003748:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f103 0208 	add.w	r2, r3, #8
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f04f 32ff 	mov.w	r2, #4294967295
 800376a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f103 0208 	add.w	r2, r3, #8
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f103 0208 	add.w	r2, r3, #8
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003792:	b480      	push	{r7}
 8003794:	b083      	sub	sp, #12
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	601a      	str	r2, [r3, #0]
}
 80037e8:	bf00      	nop
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380a:	d103      	bne.n	8003814 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	e00c      	b.n	800382e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3308      	adds	r3, #8
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	e002      	b.n	8003822 <vListInsert+0x2e>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	429a      	cmp	r2, r3
 800382c:	d2f6      	bcs.n	800381c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	601a      	str	r2, [r3, #0]
}
 800385a:	bf00      	nop
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003866:	b480      	push	{r7}
 8003868:	b085      	sub	sp, #20
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6892      	ldr	r2, [r2, #8]
 800387c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6852      	ldr	r2, [r2, #4]
 8003886:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	429a      	cmp	r2, r3
 8003890:	d103      	bne.n	800389a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	1e5a      	subs	r2, r3, #1
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b08e      	sub	sp, #56	@ 0x38
 80038be:	af04      	add	r7, sp, #16
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	607a      	str	r2, [r7, #4]
 80038c6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d2:	f383 8811 	msr	BASEPRI, r3
 80038d6:	f3bf 8f6f 	isb	sy
 80038da:	f3bf 8f4f 	dsb	sy
 80038de:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	e7fd      	b.n	80038e2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <xTaskCreateStatic+0x4a>
	__asm volatile
 80038ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f0:	f383 8811 	msr	BASEPRI, r3
 80038f4:	f3bf 8f6f 	isb	sy
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	61fb      	str	r3, [r7, #28]
}
 80038fe:	bf00      	nop
 8003900:	bf00      	nop
 8003902:	e7fd      	b.n	8003900 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003904:	2354      	movs	r3, #84	@ 0x54
 8003906:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	2b54      	cmp	r3, #84	@ 0x54
 800390c:	d00b      	beq.n	8003926 <xTaskCreateStatic+0x6c>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	61bb      	str	r3, [r7, #24]
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003926:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392a:	2b00      	cmp	r3, #0
 800392c:	d01e      	beq.n	800396c <xTaskCreateStatic+0xb2>
 800392e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003930:	2b00      	cmp	r3, #0
 8003932:	d01b      	beq.n	800396c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800393c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800393e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003940:	2202      	movs	r2, #2
 8003942:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003946:	2300      	movs	r3, #0
 8003948:	9303      	str	r3, [sp, #12]
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	9302      	str	r3, [sp, #8]
 800394e:	f107 0314 	add.w	r3, r7, #20
 8003952:	9301      	str	r3, [sp, #4]
 8003954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68b9      	ldr	r1, [r7, #8]
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 f850 	bl	8003a04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003964:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003966:	f000 f8d5 	bl	8003b14 <prvAddNewTaskToReadyList>
 800396a:	e001      	b.n	8003970 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003970:	697b      	ldr	r3, [r7, #20]
	}
 8003972:	4618      	mov	r0, r3
 8003974:	3728      	adds	r7, #40	@ 0x28
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800397a:	b580      	push	{r7, lr}
 800397c:	b08c      	sub	sp, #48	@ 0x30
 800397e:	af04      	add	r7, sp, #16
 8003980:	60f8      	str	r0, [r7, #12]
 8003982:	60b9      	str	r1, [r7, #8]
 8003984:	603b      	str	r3, [r7, #0]
 8003986:	4613      	mov	r3, r2
 8003988:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4618      	mov	r0, r3
 8003990:	f000 fed2 	bl	8004738 <pvPortMalloc>
 8003994:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00e      	beq.n	80039ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800399c:	2054      	movs	r0, #84	@ 0x54
 800399e:	f000 fecb 	bl	8004738 <pvPortMalloc>
 80039a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80039b0:	e005      	b.n	80039be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039b2:	6978      	ldr	r0, [r7, #20]
 80039b4:	f000 ff8e 	bl	80048d4 <vPortFree>
 80039b8:	e001      	b.n	80039be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039ba:	2300      	movs	r3, #0
 80039bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d017      	beq.n	80039f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039cc:	88fa      	ldrh	r2, [r7, #6]
 80039ce:	2300      	movs	r3, #0
 80039d0:	9303      	str	r3, [sp, #12]
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	9302      	str	r3, [sp, #8]
 80039d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d8:	9301      	str	r3, [sp, #4]
 80039da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68b9      	ldr	r1, [r7, #8]
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 f80e 	bl	8003a04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039e8:	69f8      	ldr	r0, [r7, #28]
 80039ea:	f000 f893 	bl	8003b14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039ee:	2301      	movs	r3, #1
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	e002      	b.n	80039fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
 80039f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039fa:	69bb      	ldr	r3, [r7, #24]
	}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3720      	adds	r7, #32
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b088      	sub	sp, #32
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
 8003a10:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	f023 0307 	bic.w	r3, r3, #7
 8003a2a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00b      	beq.n	8003a4e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3a:	f383 8811 	msr	BASEPRI, r3
 8003a3e:	f3bf 8f6f 	isb	sy
 8003a42:	f3bf 8f4f 	dsb	sy
 8003a46:	617b      	str	r3, [r7, #20]
}
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	e7fd      	b.n	8003a4a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d01f      	beq.n	8003a94 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a54:	2300      	movs	r3, #0
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	e012      	b.n	8003a80 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	4413      	add	r3, r2
 8003a60:	7819      	ldrb	r1, [r3, #0]
 8003a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	4413      	add	r3, r2
 8003a68:	3334      	adds	r3, #52	@ 0x34
 8003a6a:	460a      	mov	r2, r1
 8003a6c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	4413      	add	r3, r2
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d006      	beq.n	8003a88 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	61fb      	str	r3, [r7, #28]
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	2b0f      	cmp	r3, #15
 8003a84:	d9e9      	bls.n	8003a5a <prvInitialiseNewTask+0x56>
 8003a86:	e000      	b.n	8003a8a <prvInitialiseNewTask+0x86>
			{
				break;
 8003a88:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a92:	e003      	b.n	8003a9c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a9e:	2b06      	cmp	r3, #6
 8003aa0:	d901      	bls.n	8003aa6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003aa2:	2306      	movs	r3, #6
 8003aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ab0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aba:	3304      	adds	r3, #4
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fe68 	bl	8003792 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac4:	3318      	adds	r3, #24
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff fe63 	bl	8003792 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ad0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad4:	f1c3 0207 	rsb	r2, r3, #7
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ada:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	68f9      	ldr	r1, [r7, #12]
 8003af4:	69b8      	ldr	r0, [r7, #24]
 8003af6:	f000 fc0d 	bl	8004314 <pxPortInitialiseStack>
 8003afa:	4602      	mov	r2, r0
 8003afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d002      	beq.n	8003b0c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b0a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b0c:	bf00      	nop
 8003b0e:	3720      	adds	r7, #32
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b1c:	f000 fd2c 	bl	8004578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b20:	4b2a      	ldr	r3, [pc, #168]	@ (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3301      	adds	r3, #1
 8003b26:	4a29      	ldr	r2, [pc, #164]	@ (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b2a:	4b29      	ldr	r3, [pc, #164]	@ (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b32:	4a27      	ldr	r2, [pc, #156]	@ (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b38:	4b24      	ldr	r3, [pc, #144]	@ (8003bcc <prvAddNewTaskToReadyList+0xb8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d110      	bne.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b40:	f000 fac4 	bl	80040cc <prvInitialiseTaskLists>
 8003b44:	e00d      	b.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b46:	4b23      	ldr	r3, [pc, #140]	@ (8003bd4 <prvAddNewTaskToReadyList+0xc0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b4e:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d802      	bhi.n	8003b62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b62:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd8 <prvAddNewTaskToReadyList+0xc4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3301      	adds	r3, #1
 8003b68:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd8 <prvAddNewTaskToReadyList+0xc4>)
 8003b6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b70:	2201      	movs	r2, #1
 8003b72:	409a      	lsls	r2, r3
 8003b74:	4b19      	ldr	r3, [pc, #100]	@ (8003bdc <prvAddNewTaskToReadyList+0xc8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	4a18      	ldr	r2, [pc, #96]	@ (8003bdc <prvAddNewTaskToReadyList+0xc8>)
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4a15      	ldr	r2, [pc, #84]	@ (8003be0 <prvAddNewTaskToReadyList+0xcc>)
 8003b8c:	441a      	add	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f7ff fe09 	bl	80037ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b9a:	f000 fd1f 	bl	80045dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <prvAddNewTaskToReadyList+0xc0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00e      	beq.n	8003bc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd0 <prvAddNewTaskToReadyList+0xbc>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d207      	bcs.n	8003bc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003be4 <prvAddNewTaskToReadyList+0xd0>)
 8003bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	f3bf 8f4f 	dsb	sy
 8003bc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	200004c0 	.word	0x200004c0
 8003bd0:	200003c0 	.word	0x200003c0
 8003bd4:	200004cc 	.word	0x200004cc
 8003bd8:	200004dc 	.word	0x200004dc
 8003bdc:	200004c8 	.word	0x200004c8
 8003be0:	200003c4 	.word	0x200003c4
 8003be4:	e000ed04 	.word	0xe000ed04

08003be8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d018      	beq.n	8003c2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003bfa:	4b14      	ldr	r3, [pc, #80]	@ (8003c4c <vTaskDelay+0x64>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00b      	beq.n	8003c1a <vTaskDelay+0x32>
	__asm volatile
 8003c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	60bb      	str	r3, [r7, #8]
}
 8003c14:	bf00      	nop
 8003c16:	bf00      	nop
 8003c18:	e7fd      	b.n	8003c16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c1a:	f000 f87d 	bl	8003d18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c1e:	2100      	movs	r1, #0
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 fb11 	bl	8004248 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c26:	f000 f885 	bl	8003d34 <xTaskResumeAll>
 8003c2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003c32:	4b07      	ldr	r3, [pc, #28]	@ (8003c50 <vTaskDelay+0x68>)
 8003c34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	f3bf 8f4f 	dsb	sy
 8003c3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c42:	bf00      	nop
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	200004e8 	.word	0x200004e8
 8003c50:	e000ed04 	.word	0xe000ed04

08003c54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	@ 0x28
 8003c58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c62:	463a      	mov	r2, r7
 8003c64:	1d39      	adds	r1, r7, #4
 8003c66:	f107 0308 	add.w	r3, r7, #8
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fc fc96 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c70:	6839      	ldr	r1, [r7, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	9202      	str	r2, [sp, #8]
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	460a      	mov	r2, r1
 8003c82:	491f      	ldr	r1, [pc, #124]	@ (8003d00 <vTaskStartScheduler+0xac>)
 8003c84:	481f      	ldr	r0, [pc, #124]	@ (8003d04 <vTaskStartScheduler+0xb0>)
 8003c86:	f7ff fe18 	bl	80038ba <xTaskCreateStatic>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	4a1e      	ldr	r2, [pc, #120]	@ (8003d08 <vTaskStartScheduler+0xb4>)
 8003c8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c90:	4b1d      	ldr	r3, [pc, #116]	@ (8003d08 <vTaskStartScheduler+0xb4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	e001      	b.n	8003ca2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d116      	bne.n	8003cd6 <vTaskStartScheduler+0x82>
	__asm volatile
 8003ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	613b      	str	r3, [r7, #16]
}
 8003cba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cbc:	4b13      	ldr	r3, [pc, #76]	@ (8003d0c <vTaskStartScheduler+0xb8>)
 8003cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cc4:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <vTaskStartScheduler+0xbc>)
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cca:	4b12      	ldr	r3, [pc, #72]	@ (8003d14 <vTaskStartScheduler+0xc0>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cd0:	f000 fbae 	bl	8004430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cd4:	e00f      	b.n	8003cf6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cdc:	d10b      	bne.n	8003cf6 <vTaskStartScheduler+0xa2>
	__asm volatile
 8003cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	60fb      	str	r3, [r7, #12]
}
 8003cf0:	bf00      	nop
 8003cf2:	bf00      	nop
 8003cf4:	e7fd      	b.n	8003cf2 <vTaskStartScheduler+0x9e>
}
 8003cf6:	bf00      	nop
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	08005d9c 	.word	0x08005d9c
 8003d04:	0800409d 	.word	0x0800409d
 8003d08:	200004e4 	.word	0x200004e4
 8003d0c:	200004e0 	.word	0x200004e0
 8003d10:	200004cc 	.word	0x200004cc
 8003d14:	200004c4 	.word	0x200004c4

08003d18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d1c:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <vTaskSuspendAll+0x18>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3301      	adds	r3, #1
 8003d22:	4a03      	ldr	r2, [pc, #12]	@ (8003d30 <vTaskSuspendAll+0x18>)
 8003d24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d26:	bf00      	nop
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	200004e8 	.word	0x200004e8

08003d34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d42:	4b42      	ldr	r3, [pc, #264]	@ (8003e4c <xTaskResumeAll+0x118>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10b      	bne.n	8003d62 <xTaskResumeAll+0x2e>
	__asm volatile
 8003d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4e:	f383 8811 	msr	BASEPRI, r3
 8003d52:	f3bf 8f6f 	isb	sy
 8003d56:	f3bf 8f4f 	dsb	sy
 8003d5a:	603b      	str	r3, [r7, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	e7fd      	b.n	8003d5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d62:	f000 fc09 	bl	8004578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d66:	4b39      	ldr	r3, [pc, #228]	@ (8003e4c <xTaskResumeAll+0x118>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	4a37      	ldr	r2, [pc, #220]	@ (8003e4c <xTaskResumeAll+0x118>)
 8003d6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d70:	4b36      	ldr	r3, [pc, #216]	@ (8003e4c <xTaskResumeAll+0x118>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d161      	bne.n	8003e3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d78:	4b35      	ldr	r3, [pc, #212]	@ (8003e50 <xTaskResumeAll+0x11c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d05d      	beq.n	8003e3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d80:	e02e      	b.n	8003de0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d82:	4b34      	ldr	r3, [pc, #208]	@ (8003e54 <xTaskResumeAll+0x120>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	3318      	adds	r3, #24
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff fd69 	bl	8003866 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	3304      	adds	r3, #4
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff fd64 	bl	8003866 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da2:	2201      	movs	r2, #1
 8003da4:	409a      	lsls	r2, r3
 8003da6:	4b2c      	ldr	r3, [pc, #176]	@ (8003e58 <xTaskResumeAll+0x124>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	4a2a      	ldr	r2, [pc, #168]	@ (8003e58 <xTaskResumeAll+0x124>)
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4a27      	ldr	r2, [pc, #156]	@ (8003e5c <xTaskResumeAll+0x128>)
 8003dbe:	441a      	add	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3304      	adds	r3, #4
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	f7ff fcf0 	bl	80037ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dd0:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <xTaskResumeAll+0x12c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d302      	bcc.n	8003de0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003dda:	4b22      	ldr	r3, [pc, #136]	@ (8003e64 <xTaskResumeAll+0x130>)
 8003ddc:	2201      	movs	r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003de0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e54 <xTaskResumeAll+0x120>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1cc      	bne.n	8003d82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003dee:	f000 fa0b 	bl	8004208 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003df2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e68 <xTaskResumeAll+0x134>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d010      	beq.n	8003e20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003dfe:	f000 f837 	bl	8003e70 <xTaskIncrementTick>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d002      	beq.n	8003e0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003e08:	4b16      	ldr	r3, [pc, #88]	@ (8003e64 <xTaskResumeAll+0x130>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3b01      	subs	r3, #1
 8003e12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f1      	bne.n	8003dfe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003e1a:	4b13      	ldr	r3, [pc, #76]	@ (8003e68 <xTaskResumeAll+0x134>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e20:	4b10      	ldr	r3, [pc, #64]	@ (8003e64 <xTaskResumeAll+0x130>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d009      	beq.n	8003e3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e6c <xTaskResumeAll+0x138>)
 8003e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e3c:	f000 fbce 	bl	80045dc <vPortExitCritical>

	return xAlreadyYielded;
 8003e40:	68bb      	ldr	r3, [r7, #8]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	200004e8 	.word	0x200004e8
 8003e50:	200004c0 	.word	0x200004c0
 8003e54:	20000480 	.word	0x20000480
 8003e58:	200004c8 	.word	0x200004c8
 8003e5c:	200003c4 	.word	0x200003c4
 8003e60:	200003c0 	.word	0x200003c0
 8003e64:	200004d4 	.word	0x200004d4
 8003e68:	200004d0 	.word	0x200004d0
 8003e6c:	e000ed04 	.word	0xe000ed04

08003e70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e7a:	4b4f      	ldr	r3, [pc, #316]	@ (8003fb8 <xTaskIncrementTick+0x148>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f040 808f 	bne.w	8003fa2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e84:	4b4d      	ldr	r3, [pc, #308]	@ (8003fbc <xTaskIncrementTick+0x14c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e8c:	4a4b      	ldr	r2, [pc, #300]	@ (8003fbc <xTaskIncrementTick+0x14c>)
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d121      	bne.n	8003edc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e98:	4b49      	ldr	r3, [pc, #292]	@ (8003fc0 <xTaskIncrementTick+0x150>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <xTaskIncrementTick+0x4a>
	__asm volatile
 8003ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	603b      	str	r3, [r7, #0]
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	e7fd      	b.n	8003eb6 <xTaskIncrementTick+0x46>
 8003eba:	4b41      	ldr	r3, [pc, #260]	@ (8003fc0 <xTaskIncrementTick+0x150>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	4b40      	ldr	r3, [pc, #256]	@ (8003fc4 <xTaskIncrementTick+0x154>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8003fc0 <xTaskIncrementTick+0x150>)
 8003ec6:	6013      	str	r3, [r2, #0]
 8003ec8:	4a3e      	ldr	r2, [pc, #248]	@ (8003fc4 <xTaskIncrementTick+0x154>)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	4b3e      	ldr	r3, [pc, #248]	@ (8003fc8 <xTaskIncrementTick+0x158>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	4a3c      	ldr	r2, [pc, #240]	@ (8003fc8 <xTaskIncrementTick+0x158>)
 8003ed6:	6013      	str	r3, [r2, #0]
 8003ed8:	f000 f996 	bl	8004208 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003edc:	4b3b      	ldr	r3, [pc, #236]	@ (8003fcc <xTaskIncrementTick+0x15c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d348      	bcc.n	8003f78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ee6:	4b36      	ldr	r3, [pc, #216]	@ (8003fc0 <xTaskIncrementTick+0x150>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d104      	bne.n	8003efa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ef0:	4b36      	ldr	r3, [pc, #216]	@ (8003fcc <xTaskIncrementTick+0x15c>)
 8003ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef6:	601a      	str	r2, [r3, #0]
					break;
 8003ef8:	e03e      	b.n	8003f78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efa:	4b31      	ldr	r3, [pc, #196]	@ (8003fc0 <xTaskIncrementTick+0x150>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d203      	bcs.n	8003f1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f12:	4a2e      	ldr	r2, [pc, #184]	@ (8003fcc <xTaskIncrementTick+0x15c>)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f18:	e02e      	b.n	8003f78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff fca1 	bl	8003866 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d004      	beq.n	8003f36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	3318      	adds	r3, #24
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff fc98 	bl	8003866 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	4b24      	ldr	r3, [pc, #144]	@ (8003fd0 <xTaskIncrementTick+0x160>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	4a22      	ldr	r2, [pc, #136]	@ (8003fd0 <xTaskIncrementTick+0x160>)
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd4 <xTaskIncrementTick+0x164>)
 8003f56:	441a      	add	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	f7ff fc24 	bl	80037ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f68:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd8 <xTaskIncrementTick+0x168>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d3b9      	bcc.n	8003ee6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003f72:	2301      	movs	r3, #1
 8003f74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f76:	e7b6      	b.n	8003ee6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f78:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <xTaskIncrementTick+0x168>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f7e:	4915      	ldr	r1, [pc, #84]	@ (8003fd4 <xTaskIncrementTick+0x164>)
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d901      	bls.n	8003f94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003f90:	2301      	movs	r3, #1
 8003f92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f94:	4b11      	ldr	r3, [pc, #68]	@ (8003fdc <xTaskIncrementTick+0x16c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d007      	beq.n	8003fac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	e004      	b.n	8003fac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <xTaskIncrementTick+0x170>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8003fe0 <xTaskIncrementTick+0x170>)
 8003faa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fac:	697b      	ldr	r3, [r7, #20]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	200004e8 	.word	0x200004e8
 8003fbc:	200004c4 	.word	0x200004c4
 8003fc0:	20000478 	.word	0x20000478
 8003fc4:	2000047c 	.word	0x2000047c
 8003fc8:	200004d8 	.word	0x200004d8
 8003fcc:	200004e0 	.word	0x200004e0
 8003fd0:	200004c8 	.word	0x200004c8
 8003fd4:	200003c4 	.word	0x200003c4
 8003fd8:	200003c0 	.word	0x200003c0
 8003fdc:	200004d4 	.word	0x200004d4
 8003fe0:	200004d0 	.word	0x200004d0

08003fe4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b087      	sub	sp, #28
 8003fe8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fea:	4b27      	ldr	r3, [pc, #156]	@ (8004088 <vTaskSwitchContext+0xa4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003ff2:	4b26      	ldr	r3, [pc, #152]	@ (800408c <vTaskSwitchContext+0xa8>)
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ff8:	e040      	b.n	800407c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003ffa:	4b24      	ldr	r3, [pc, #144]	@ (800408c <vTaskSwitchContext+0xa8>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004000:	4b23      	ldr	r3, [pc, #140]	@ (8004090 <vTaskSwitchContext+0xac>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	fab3 f383 	clz	r3, r3
 800400c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800400e:	7afb      	ldrb	r3, [r7, #11]
 8004010:	f1c3 031f 	rsb	r3, r3, #31
 8004014:	617b      	str	r3, [r7, #20]
 8004016:	491f      	ldr	r1, [pc, #124]	@ (8004094 <vTaskSwitchContext+0xb0>)
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	4613      	mov	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4413      	add	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10b      	bne.n	8004042 <vTaskSwitchContext+0x5e>
	__asm volatile
 800402a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800402e:	f383 8811 	msr	BASEPRI, r3
 8004032:	f3bf 8f6f 	isb	sy
 8004036:	f3bf 8f4f 	dsb	sy
 800403a:	607b      	str	r3, [r7, #4]
}
 800403c:	bf00      	nop
 800403e:	bf00      	nop
 8004040:	e7fd      	b.n	800403e <vTaskSwitchContext+0x5a>
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4a11      	ldr	r2, [pc, #68]	@ (8004094 <vTaskSwitchContext+0xb0>)
 800404e:	4413      	add	r3, r2
 8004050:	613b      	str	r3, [r7, #16]
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	605a      	str	r2, [r3, #4]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	3308      	adds	r3, #8
 8004064:	429a      	cmp	r2, r3
 8004066:	d104      	bne.n	8004072 <vTaskSwitchContext+0x8e>
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4a07      	ldr	r2, [pc, #28]	@ (8004098 <vTaskSwitchContext+0xb4>)
 800407a:	6013      	str	r3, [r2, #0]
}
 800407c:	bf00      	nop
 800407e:	371c      	adds	r7, #28
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	200004e8 	.word	0x200004e8
 800408c:	200004d4 	.word	0x200004d4
 8004090:	200004c8 	.word	0x200004c8
 8004094:	200003c4 	.word	0x200003c4
 8004098:	200003c0 	.word	0x200003c0

0800409c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040a4:	f000 f852 	bl	800414c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040a8:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <prvIdleTask+0x28>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d9f9      	bls.n	80040a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040b0:	4b05      	ldr	r3, [pc, #20]	@ (80040c8 <prvIdleTask+0x2c>)
 80040b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040c0:	e7f0      	b.n	80040a4 <prvIdleTask+0x8>
 80040c2:	bf00      	nop
 80040c4:	200003c4 	.word	0x200003c4
 80040c8:	e000ed04 	.word	0xe000ed04

080040cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040d2:	2300      	movs	r3, #0
 80040d4:	607b      	str	r3, [r7, #4]
 80040d6:	e00c      	b.n	80040f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4a12      	ldr	r2, [pc, #72]	@ (800412c <prvInitialiseTaskLists+0x60>)
 80040e4:	4413      	add	r3, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff fb33 	bl	8003752 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3301      	adds	r3, #1
 80040f0:	607b      	str	r3, [r7, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b06      	cmp	r3, #6
 80040f6:	d9ef      	bls.n	80040d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040f8:	480d      	ldr	r0, [pc, #52]	@ (8004130 <prvInitialiseTaskLists+0x64>)
 80040fa:	f7ff fb2a 	bl	8003752 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040fe:	480d      	ldr	r0, [pc, #52]	@ (8004134 <prvInitialiseTaskLists+0x68>)
 8004100:	f7ff fb27 	bl	8003752 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004104:	480c      	ldr	r0, [pc, #48]	@ (8004138 <prvInitialiseTaskLists+0x6c>)
 8004106:	f7ff fb24 	bl	8003752 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800410a:	480c      	ldr	r0, [pc, #48]	@ (800413c <prvInitialiseTaskLists+0x70>)
 800410c:	f7ff fb21 	bl	8003752 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004110:	480b      	ldr	r0, [pc, #44]	@ (8004140 <prvInitialiseTaskLists+0x74>)
 8004112:	f7ff fb1e 	bl	8003752 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004116:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <prvInitialiseTaskLists+0x78>)
 8004118:	4a05      	ldr	r2, [pc, #20]	@ (8004130 <prvInitialiseTaskLists+0x64>)
 800411a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800411c:	4b0a      	ldr	r3, [pc, #40]	@ (8004148 <prvInitialiseTaskLists+0x7c>)
 800411e:	4a05      	ldr	r2, [pc, #20]	@ (8004134 <prvInitialiseTaskLists+0x68>)
 8004120:	601a      	str	r2, [r3, #0]
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	200003c4 	.word	0x200003c4
 8004130:	20000450 	.word	0x20000450
 8004134:	20000464 	.word	0x20000464
 8004138:	20000480 	.word	0x20000480
 800413c:	20000494 	.word	0x20000494
 8004140:	200004ac 	.word	0x200004ac
 8004144:	20000478 	.word	0x20000478
 8004148:	2000047c 	.word	0x2000047c

0800414c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004152:	e019      	b.n	8004188 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004154:	f000 fa10 	bl	8004578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004158:	4b10      	ldr	r3, [pc, #64]	@ (800419c <prvCheckTasksWaitingTermination+0x50>)
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	3304      	adds	r3, #4
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fb7e 	bl	8003866 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800416a:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <prvCheckTasksWaitingTermination+0x54>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3b01      	subs	r3, #1
 8004170:	4a0b      	ldr	r2, [pc, #44]	@ (80041a0 <prvCheckTasksWaitingTermination+0x54>)
 8004172:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004174:	4b0b      	ldr	r3, [pc, #44]	@ (80041a4 <prvCheckTasksWaitingTermination+0x58>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3b01      	subs	r3, #1
 800417a:	4a0a      	ldr	r2, [pc, #40]	@ (80041a4 <prvCheckTasksWaitingTermination+0x58>)
 800417c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800417e:	f000 fa2d 	bl	80045dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 f810 	bl	80041a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004188:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <prvCheckTasksWaitingTermination+0x58>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1e1      	bne.n	8004154 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004190:	bf00      	nop
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	20000494 	.word	0x20000494
 80041a0:	200004c0 	.word	0x200004c0
 80041a4:	200004a8 	.word	0x200004a8

080041a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d108      	bne.n	80041cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fb88 	bl	80048d4 <vPortFree>
				vPortFree( pxTCB );
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fb85 	bl	80048d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041ca:	e019      	b.n	8004200 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d103      	bne.n	80041de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fb7c 	bl	80048d4 <vPortFree>
	}
 80041dc:	e010      	b.n	8004200 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d00b      	beq.n	8004200 <prvDeleteTCB+0x58>
	__asm volatile
 80041e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ec:	f383 8811 	msr	BASEPRI, r3
 80041f0:	f3bf 8f6f 	isb	sy
 80041f4:	f3bf 8f4f 	dsb	sy
 80041f8:	60fb      	str	r3, [r7, #12]
}
 80041fa:	bf00      	nop
 80041fc:	bf00      	nop
 80041fe:	e7fd      	b.n	80041fc <prvDeleteTCB+0x54>
	}
 8004200:	bf00      	nop
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800420e:	4b0c      	ldr	r3, [pc, #48]	@ (8004240 <prvResetNextTaskUnblockTime+0x38>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d104      	bne.n	8004222 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004218:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <prvResetNextTaskUnblockTime+0x3c>)
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
 800421e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004220:	e008      	b.n	8004234 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004222:	4b07      	ldr	r3, [pc, #28]	@ (8004240 <prvResetNextTaskUnblockTime+0x38>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	4a04      	ldr	r2, [pc, #16]	@ (8004244 <prvResetNextTaskUnblockTime+0x3c>)
 8004232:	6013      	str	r3, [r2, #0]
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	20000478 	.word	0x20000478
 8004244:	200004e0 	.word	0x200004e0

08004248 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004252:	4b29      	ldr	r3, [pc, #164]	@ (80042f8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004258:	4b28      	ldr	r3, [pc, #160]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3304      	adds	r3, #4
 800425e:	4618      	mov	r0, r3
 8004260:	f7ff fb01 	bl	8003866 <uxListRemove>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10b      	bne.n	8004282 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800426a:	4b24      	ldr	r3, [pc, #144]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004270:	2201      	movs	r2, #1
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	43da      	mvns	r2, r3
 8004278:	4b21      	ldr	r3, [pc, #132]	@ (8004300 <prvAddCurrentTaskToDelayedList+0xb8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4013      	ands	r3, r2
 800427e:	4a20      	ldr	r2, [pc, #128]	@ (8004300 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004280:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d10a      	bne.n	80042a0 <prvAddCurrentTaskToDelayedList+0x58>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d007      	beq.n	80042a0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004290:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3304      	adds	r3, #4
 8004296:	4619      	mov	r1, r3
 8004298:	481a      	ldr	r0, [pc, #104]	@ (8004304 <prvAddCurrentTaskToDelayedList+0xbc>)
 800429a:	f7ff fa87 	bl	80037ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800429e:	e026      	b.n	80042ee <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042a8:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d209      	bcs.n	80042cc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042b8:	4b13      	ldr	r3, [pc, #76]	@ (8004308 <prvAddCurrentTaskToDelayedList+0xc0>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	4b0f      	ldr	r3, [pc, #60]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3304      	adds	r3, #4
 80042c2:	4619      	mov	r1, r3
 80042c4:	4610      	mov	r0, r2
 80042c6:	f7ff fa95 	bl	80037f4 <vListInsert>
}
 80042ca:	e010      	b.n	80042ee <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042cc:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <prvAddCurrentTaskToDelayedList+0xc4>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b0a      	ldr	r3, [pc, #40]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3304      	adds	r3, #4
 80042d6:	4619      	mov	r1, r3
 80042d8:	4610      	mov	r0, r2
 80042da:	f7ff fa8b 	bl	80037f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042de:	4b0c      	ldr	r3, [pc, #48]	@ (8004310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d202      	bcs.n	80042ee <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80042e8:	4a09      	ldr	r2, [pc, #36]	@ (8004310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	6013      	str	r3, [r2, #0]
}
 80042ee:	bf00      	nop
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	200004c4 	.word	0x200004c4
 80042fc:	200003c0 	.word	0x200003c0
 8004300:	200004c8 	.word	0x200004c8
 8004304:	200004ac 	.word	0x200004ac
 8004308:	2000047c 	.word	0x2000047c
 800430c:	20000478 	.word	0x20000478
 8004310:	200004e0 	.word	0x200004e0

08004314 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	3b04      	subs	r3, #4
 8004324:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800432c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3b04      	subs	r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f023 0201 	bic.w	r2, r3, #1
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3b04      	subs	r3, #4
 8004342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004344:	4a0c      	ldr	r2, [pc, #48]	@ (8004378 <pxPortInitialiseStack+0x64>)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	3b14      	subs	r3, #20
 800434e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	3b04      	subs	r3, #4
 800435a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f06f 0202 	mvn.w	r2, #2
 8004362:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3b20      	subs	r3, #32
 8004368:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800436a:	68fb      	ldr	r3, [r7, #12]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	0800437d 	.word	0x0800437d

0800437c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004386:	4b13      	ldr	r3, [pc, #76]	@ (80043d4 <prvTaskExitError+0x58>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438e:	d00b      	beq.n	80043a8 <prvTaskExitError+0x2c>
	__asm volatile
 8004390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	60fb      	str	r3, [r7, #12]
}
 80043a2:	bf00      	nop
 80043a4:	bf00      	nop
 80043a6:	e7fd      	b.n	80043a4 <prvTaskExitError+0x28>
	__asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	60bb      	str	r3, [r7, #8]
}
 80043ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80043bc:	bf00      	nop
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0fc      	beq.n	80043be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	2000000c 	.word	0x2000000c
	...

080043e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043e0:	4b07      	ldr	r3, [pc, #28]	@ (8004400 <pxCurrentTCBConst2>)
 80043e2:	6819      	ldr	r1, [r3, #0]
 80043e4:	6808      	ldr	r0, [r1, #0]
 80043e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ea:	f380 8809 	msr	PSP, r0
 80043ee:	f3bf 8f6f 	isb	sy
 80043f2:	f04f 0000 	mov.w	r0, #0
 80043f6:	f380 8811 	msr	BASEPRI, r0
 80043fa:	4770      	bx	lr
 80043fc:	f3af 8000 	nop.w

08004400 <pxCurrentTCBConst2>:
 8004400:	200003c0 	.word	0x200003c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop

08004408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004408:	4808      	ldr	r0, [pc, #32]	@ (800442c <prvPortStartFirstTask+0x24>)
 800440a:	6800      	ldr	r0, [r0, #0]
 800440c:	6800      	ldr	r0, [r0, #0]
 800440e:	f380 8808 	msr	MSP, r0
 8004412:	f04f 0000 	mov.w	r0, #0
 8004416:	f380 8814 	msr	CONTROL, r0
 800441a:	b662      	cpsie	i
 800441c:	b661      	cpsie	f
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	f3bf 8f6f 	isb	sy
 8004426:	df00      	svc	0
 8004428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800442a:	bf00      	nop
 800442c:	e000ed08 	.word	0xe000ed08

08004430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004436:	4b47      	ldr	r3, [pc, #284]	@ (8004554 <xPortStartScheduler+0x124>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a47      	ldr	r2, [pc, #284]	@ (8004558 <xPortStartScheduler+0x128>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d10b      	bne.n	8004458 <xPortStartScheduler+0x28>
	__asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004444:	f383 8811 	msr	BASEPRI, r3
 8004448:	f3bf 8f6f 	isb	sy
 800444c:	f3bf 8f4f 	dsb	sy
 8004450:	60fb      	str	r3, [r7, #12]
}
 8004452:	bf00      	nop
 8004454:	bf00      	nop
 8004456:	e7fd      	b.n	8004454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004458:	4b3e      	ldr	r3, [pc, #248]	@ (8004554 <xPortStartScheduler+0x124>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a3f      	ldr	r2, [pc, #252]	@ (800455c <xPortStartScheduler+0x12c>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d10b      	bne.n	800447a <xPortStartScheduler+0x4a>
	__asm volatile
 8004462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004466:	f383 8811 	msr	BASEPRI, r3
 800446a:	f3bf 8f6f 	isb	sy
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	613b      	str	r3, [r7, #16]
}
 8004474:	bf00      	nop
 8004476:	bf00      	nop
 8004478:	e7fd      	b.n	8004476 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800447a:	4b39      	ldr	r3, [pc, #228]	@ (8004560 <xPortStartScheduler+0x130>)
 800447c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	22ff      	movs	r2, #255	@ 0xff
 800448a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	b2db      	uxtb	r3, r3
 8004492:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	b2db      	uxtb	r3, r3
 8004498:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800449c:	b2da      	uxtb	r2, r3
 800449e:	4b31      	ldr	r3, [pc, #196]	@ (8004564 <xPortStartScheduler+0x134>)
 80044a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044a2:	4b31      	ldr	r3, [pc, #196]	@ (8004568 <xPortStartScheduler+0x138>)
 80044a4:	2207      	movs	r2, #7
 80044a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044a8:	e009      	b.n	80044be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80044aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004568 <xPortStartScheduler+0x138>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004568 <xPortStartScheduler+0x138>)
 80044b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044b4:	78fb      	ldrb	r3, [r7, #3]
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044be:	78fb      	ldrb	r3, [r7, #3]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c6:	2b80      	cmp	r3, #128	@ 0x80
 80044c8:	d0ef      	beq.n	80044aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044ca:	4b27      	ldr	r3, [pc, #156]	@ (8004568 <xPortStartScheduler+0x138>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f1c3 0307 	rsb	r3, r3, #7
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d00b      	beq.n	80044ee <xPortStartScheduler+0xbe>
	__asm volatile
 80044d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	60bb      	str	r3, [r7, #8]
}
 80044e8:	bf00      	nop
 80044ea:	bf00      	nop
 80044ec:	e7fd      	b.n	80044ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004568 <xPortStartScheduler+0x138>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	021b      	lsls	r3, r3, #8
 80044f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004568 <xPortStartScheduler+0x138>)
 80044f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004568 <xPortStartScheduler+0x138>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004500:	4a19      	ldr	r2, [pc, #100]	@ (8004568 <xPortStartScheduler+0x138>)
 8004502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	b2da      	uxtb	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800450c:	4b17      	ldr	r3, [pc, #92]	@ (800456c <xPortStartScheduler+0x13c>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a16      	ldr	r2, [pc, #88]	@ (800456c <xPortStartScheduler+0x13c>)
 8004512:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004518:	4b14      	ldr	r3, [pc, #80]	@ (800456c <xPortStartScheduler+0x13c>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a13      	ldr	r2, [pc, #76]	@ (800456c <xPortStartScheduler+0x13c>)
 800451e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004524:	f000 f8da 	bl	80046dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004528:	4b11      	ldr	r3, [pc, #68]	@ (8004570 <xPortStartScheduler+0x140>)
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800452e:	f000 f8f9 	bl	8004724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004532:	4b10      	ldr	r3, [pc, #64]	@ (8004574 <xPortStartScheduler+0x144>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a0f      	ldr	r2, [pc, #60]	@ (8004574 <xPortStartScheduler+0x144>)
 8004538:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800453c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800453e:	f7ff ff63 	bl	8004408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004542:	f7ff fd4f 	bl	8003fe4 <vTaskSwitchContext>
	prvTaskExitError();
 8004546:	f7ff ff19 	bl	800437c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	e000ed00 	.word	0xe000ed00
 8004558:	410fc271 	.word	0x410fc271
 800455c:	410fc270 	.word	0x410fc270
 8004560:	e000e400 	.word	0xe000e400
 8004564:	200004ec 	.word	0x200004ec
 8004568:	200004f0 	.word	0x200004f0
 800456c:	e000ed20 	.word	0xe000ed20
 8004570:	2000000c 	.word	0x2000000c
 8004574:	e000ef34 	.word	0xe000ef34

08004578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
	__asm volatile
 800457e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	607b      	str	r3, [r7, #4]
}
 8004590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004592:	4b10      	ldr	r3, [pc, #64]	@ (80045d4 <vPortEnterCritical+0x5c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3301      	adds	r3, #1
 8004598:	4a0e      	ldr	r2, [pc, #56]	@ (80045d4 <vPortEnterCritical+0x5c>)
 800459a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800459c:	4b0d      	ldr	r3, [pc, #52]	@ (80045d4 <vPortEnterCritical+0x5c>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d110      	bne.n	80045c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045a4:	4b0c      	ldr	r3, [pc, #48]	@ (80045d8 <vPortEnterCritical+0x60>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00b      	beq.n	80045c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	603b      	str	r3, [r7, #0]
}
 80045c0:	bf00      	nop
 80045c2:	bf00      	nop
 80045c4:	e7fd      	b.n	80045c2 <vPortEnterCritical+0x4a>
	}
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	2000000c 	.word	0x2000000c
 80045d8:	e000ed04 	.word	0xe000ed04

080045dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045e2:	4b12      	ldr	r3, [pc, #72]	@ (800462c <vPortExitCritical+0x50>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10b      	bne.n	8004602 <vPortExitCritical+0x26>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	607b      	str	r3, [r7, #4]
}
 80045fc:	bf00      	nop
 80045fe:	bf00      	nop
 8004600:	e7fd      	b.n	80045fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004602:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <vPortExitCritical+0x50>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3b01      	subs	r3, #1
 8004608:	4a08      	ldr	r2, [pc, #32]	@ (800462c <vPortExitCritical+0x50>)
 800460a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800460c:	4b07      	ldr	r3, [pc, #28]	@ (800462c <vPortExitCritical+0x50>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d105      	bne.n	8004620 <vPortExitCritical+0x44>
 8004614:	2300      	movs	r3, #0
 8004616:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800461e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	2000000c 	.word	0x2000000c

08004630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004630:	f3ef 8009 	mrs	r0, PSP
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	4b15      	ldr	r3, [pc, #84]	@ (8004690 <pxCurrentTCBConst>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	f01e 0f10 	tst.w	lr, #16
 8004640:	bf08      	it	eq
 8004642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800464a:	6010      	str	r0, [r2, #0]
 800464c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004654:	f380 8811 	msr	BASEPRI, r0
 8004658:	f3bf 8f4f 	dsb	sy
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f7ff fcc0 	bl	8003fe4 <vTaskSwitchContext>
 8004664:	f04f 0000 	mov.w	r0, #0
 8004668:	f380 8811 	msr	BASEPRI, r0
 800466c:	bc09      	pop	{r0, r3}
 800466e:	6819      	ldr	r1, [r3, #0]
 8004670:	6808      	ldr	r0, [r1, #0]
 8004672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004676:	f01e 0f10 	tst.w	lr, #16
 800467a:	bf08      	it	eq
 800467c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004680:	f380 8809 	msr	PSP, r0
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	f3af 8000 	nop.w

08004690 <pxCurrentTCBConst>:
 8004690:	200003c0 	.word	0x200003c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004694:	bf00      	nop
 8004696:	bf00      	nop

08004698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
	__asm volatile
 800469e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	607b      	str	r3, [r7, #4]
}
 80046b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046b2:	f7ff fbdd 	bl	8003e70 <xTaskIncrementTick>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046bc:	4b06      	ldr	r3, [pc, #24]	@ (80046d8 <SysTick_Handler+0x40>)
 80046be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	2300      	movs	r3, #0
 80046c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	f383 8811 	msr	BASEPRI, r3
}
 80046ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	e000ed04 	.word	0xe000ed04

080046dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004710 <vPortSetupTimerInterrupt+0x34>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004714 <vPortSetupTimerInterrupt+0x38>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <vPortSetupTimerInterrupt+0x3c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a0a      	ldr	r2, [pc, #40]	@ (800471c <vPortSetupTimerInterrupt+0x40>)
 80046f2:	fba2 2303 	umull	r2, r3, r2, r3
 80046f6:	099b      	lsrs	r3, r3, #6
 80046f8:	4a09      	ldr	r2, [pc, #36]	@ (8004720 <vPortSetupTimerInterrupt+0x44>)
 80046fa:	3b01      	subs	r3, #1
 80046fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046fe:	4b04      	ldr	r3, [pc, #16]	@ (8004710 <vPortSetupTimerInterrupt+0x34>)
 8004700:	2207      	movs	r2, #7
 8004702:	601a      	str	r2, [r3, #0]
}
 8004704:	bf00      	nop
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	e000e010 	.word	0xe000e010
 8004714:	e000e018 	.word	0xe000e018
 8004718:	20000000 	.word	0x20000000
 800471c:	10624dd3 	.word	0x10624dd3
 8004720:	e000e014 	.word	0xe000e014

08004724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004734 <vPortEnableVFP+0x10>
 8004728:	6801      	ldr	r1, [r0, #0]
 800472a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800472e:	6001      	str	r1, [r0, #0]
 8004730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004732:	bf00      	nop
 8004734:	e000ed88 	.word	0xe000ed88

08004738 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08a      	sub	sp, #40	@ 0x28
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004740:	2300      	movs	r3, #0
 8004742:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004744:	f7ff fae8 	bl	8003d18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004748:	4b5c      	ldr	r3, [pc, #368]	@ (80048bc <pvPortMalloc+0x184>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004750:	f000 f924 	bl	800499c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004754:	4b5a      	ldr	r3, [pc, #360]	@ (80048c0 <pvPortMalloc+0x188>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	f040 8095 	bne.w	800488c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d01e      	beq.n	80047a6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004768:	2208      	movs	r2, #8
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4413      	add	r3, r2
 800476e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	2b00      	cmp	r3, #0
 8004778:	d015      	beq.n	80047a6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f023 0307 	bic.w	r3, r3, #7
 8004780:	3308      	adds	r3, #8
 8004782:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00b      	beq.n	80047a6 <pvPortMalloc+0x6e>
	__asm volatile
 800478e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004792:	f383 8811 	msr	BASEPRI, r3
 8004796:	f3bf 8f6f 	isb	sy
 800479a:	f3bf 8f4f 	dsb	sy
 800479e:	617b      	str	r3, [r7, #20]
}
 80047a0:	bf00      	nop
 80047a2:	bf00      	nop
 80047a4:	e7fd      	b.n	80047a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d06f      	beq.n	800488c <pvPortMalloc+0x154>
 80047ac:	4b45      	ldr	r3, [pc, #276]	@ (80048c4 <pvPortMalloc+0x18c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d86a      	bhi.n	800488c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047b6:	4b44      	ldr	r3, [pc, #272]	@ (80048c8 <pvPortMalloc+0x190>)
 80047b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047ba:	4b43      	ldr	r3, [pc, #268]	@ (80048c8 <pvPortMalloc+0x190>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047c0:	e004      	b.n	80047cc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d903      	bls.n	80047de <pvPortMalloc+0xa6>
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f1      	bne.n	80047c2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047de:	4b37      	ldr	r3, [pc, #220]	@ (80048bc <pvPortMalloc+0x184>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d051      	beq.n	800488c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047e8:	6a3b      	ldr	r3, [r7, #32]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2208      	movs	r2, #8
 80047ee:	4413      	add	r3, r2
 80047f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	1ad2      	subs	r2, r2, r3
 8004802:	2308      	movs	r3, #8
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	429a      	cmp	r2, r3
 8004808:	d920      	bls.n	800484c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800480a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4413      	add	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00b      	beq.n	8004834 <pvPortMalloc+0xfc>
	__asm volatile
 800481c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004820:	f383 8811 	msr	BASEPRI, r3
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	f3bf 8f4f 	dsb	sy
 800482c:	613b      	str	r3, [r7, #16]
}
 800482e:	bf00      	nop
 8004830:	bf00      	nop
 8004832:	e7fd      	b.n	8004830 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	1ad2      	subs	r2, r2, r3
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004846:	69b8      	ldr	r0, [r7, #24]
 8004848:	f000 f90a 	bl	8004a60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800484c:	4b1d      	ldr	r3, [pc, #116]	@ (80048c4 <pvPortMalloc+0x18c>)
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	4a1b      	ldr	r2, [pc, #108]	@ (80048c4 <pvPortMalloc+0x18c>)
 8004858:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800485a:	4b1a      	ldr	r3, [pc, #104]	@ (80048c4 <pvPortMalloc+0x18c>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b1b      	ldr	r3, [pc, #108]	@ (80048cc <pvPortMalloc+0x194>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d203      	bcs.n	800486e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004866:	4b17      	ldr	r3, [pc, #92]	@ (80048c4 <pvPortMalloc+0x18c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a18      	ldr	r2, [pc, #96]	@ (80048cc <pvPortMalloc+0x194>)
 800486c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	4b13      	ldr	r3, [pc, #76]	@ (80048c0 <pvPortMalloc+0x188>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	431a      	orrs	r2, r3
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800487c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004882:	4b13      	ldr	r3, [pc, #76]	@ (80048d0 <pvPortMalloc+0x198>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3301      	adds	r3, #1
 8004888:	4a11      	ldr	r2, [pc, #68]	@ (80048d0 <pvPortMalloc+0x198>)
 800488a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800488c:	f7ff fa52 	bl	8003d34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00b      	beq.n	80048b2 <pvPortMalloc+0x17a>
	__asm volatile
 800489a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	60fb      	str	r3, [r7, #12]
}
 80048ac:	bf00      	nop
 80048ae:	bf00      	nop
 80048b0:	e7fd      	b.n	80048ae <pvPortMalloc+0x176>
	return pvReturn;
 80048b2:	69fb      	ldr	r3, [r7, #28]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3728      	adds	r7, #40	@ 0x28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	200040fc 	.word	0x200040fc
 80048c0:	20004110 	.word	0x20004110
 80048c4:	20004100 	.word	0x20004100
 80048c8:	200040f4 	.word	0x200040f4
 80048cc:	20004104 	.word	0x20004104
 80048d0:	20004108 	.word	0x20004108

080048d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d04f      	beq.n	8004986 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80048e6:	2308      	movs	r3, #8
 80048e8:	425b      	negs	r3, r3
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4413      	add	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	4b25      	ldr	r3, [pc, #148]	@ (8004990 <vPortFree+0xbc>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4013      	ands	r3, r2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10b      	bne.n	800491a <vPortFree+0x46>
	__asm volatile
 8004902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004906:	f383 8811 	msr	BASEPRI, r3
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	60fb      	str	r3, [r7, #12]
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop
 8004918:	e7fd      	b.n	8004916 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00b      	beq.n	800493a <vPortFree+0x66>
	__asm volatile
 8004922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	60bb      	str	r3, [r7, #8]
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	e7fd      	b.n	8004936 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	4b14      	ldr	r3, [pc, #80]	@ (8004990 <vPortFree+0xbc>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4013      	ands	r3, r2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01e      	beq.n	8004986 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d11a      	bne.n	8004986 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	4b0e      	ldr	r3, [pc, #56]	@ (8004990 <vPortFree+0xbc>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	43db      	mvns	r3, r3
 800495a:	401a      	ands	r2, r3
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004960:	f7ff f9da 	bl	8003d18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	4b0a      	ldr	r3, [pc, #40]	@ (8004994 <vPortFree+0xc0>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4413      	add	r3, r2
 800496e:	4a09      	ldr	r2, [pc, #36]	@ (8004994 <vPortFree+0xc0>)
 8004970:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004972:	6938      	ldr	r0, [r7, #16]
 8004974:	f000 f874 	bl	8004a60 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004978:	4b07      	ldr	r3, [pc, #28]	@ (8004998 <vPortFree+0xc4>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	4a06      	ldr	r2, [pc, #24]	@ (8004998 <vPortFree+0xc4>)
 8004980:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004982:	f7ff f9d7 	bl	8003d34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004986:	bf00      	nop
 8004988:	3718      	adds	r7, #24
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	20004110 	.word	0x20004110
 8004994:	20004100 	.word	0x20004100
 8004998:	2000410c 	.word	0x2000410c

0800499c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049a2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80049a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049a8:	4b27      	ldr	r3, [pc, #156]	@ (8004a48 <prvHeapInit+0xac>)
 80049aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00c      	beq.n	80049d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	3307      	adds	r3, #7
 80049ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0307 	bic.w	r3, r3, #7
 80049c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004a48 <prvHeapInit+0xac>)
 80049cc:	4413      	add	r3, r2
 80049ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049d4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a4c <prvHeapInit+0xb0>)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049da:	4b1c      	ldr	r3, [pc, #112]	@ (8004a4c <prvHeapInit+0xb0>)
 80049dc:	2200      	movs	r2, #0
 80049de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	4413      	add	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80049e8:	2208      	movs	r2, #8
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	1a9b      	subs	r3, r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0307 	bic.w	r3, r3, #7
 80049f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4a15      	ldr	r2, [pc, #84]	@ (8004a50 <prvHeapInit+0xb4>)
 80049fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80049fe:	4b14      	ldr	r3, [pc, #80]	@ (8004a50 <prvHeapInit+0xb4>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2200      	movs	r2, #0
 8004a04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a06:	4b12      	ldr	r3, [pc, #72]	@ (8004a50 <prvHeapInit+0xb4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	1ad2      	subs	r2, r2, r3
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a50 <prvHeapInit+0xb4>)
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	4a0a      	ldr	r2, [pc, #40]	@ (8004a54 <prvHeapInit+0xb8>)
 8004a2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	4a09      	ldr	r2, [pc, #36]	@ (8004a58 <prvHeapInit+0xbc>)
 8004a32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a34:	4b09      	ldr	r3, [pc, #36]	@ (8004a5c <prvHeapInit+0xc0>)
 8004a36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a3a:	601a      	str	r2, [r3, #0]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	200004f4 	.word	0x200004f4
 8004a4c:	200040f4 	.word	0x200040f4
 8004a50:	200040fc 	.word	0x200040fc
 8004a54:	20004104 	.word	0x20004104
 8004a58:	20004100 	.word	0x20004100
 8004a5c:	20004110 	.word	0x20004110

08004a60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a68:	4b28      	ldr	r3, [pc, #160]	@ (8004b0c <prvInsertBlockIntoFreeList+0xac>)
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	e002      	b.n	8004a74 <prvInsertBlockIntoFreeList+0x14>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d8f7      	bhi.n	8004a6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	4413      	add	r3, r2
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d108      	bne.n	8004aa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	441a      	add	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	441a      	add	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d118      	bne.n	8004ae8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	4b15      	ldr	r3, [pc, #84]	@ (8004b10 <prvInsertBlockIntoFreeList+0xb0>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d00d      	beq.n	8004ade <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	441a      	add	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	e008      	b.n	8004af0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ade:	4b0c      	ldr	r3, [pc, #48]	@ (8004b10 <prvInsertBlockIntoFreeList+0xb0>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	e003      	b.n	8004af0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d002      	beq.n	8004afe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	200040f4 	.word	0x200040f4
 8004b10:	200040fc 	.word	0x200040fc

08004b14 <std>:
 8004b14:	2300      	movs	r3, #0
 8004b16:	b510      	push	{r4, lr}
 8004b18:	4604      	mov	r4, r0
 8004b1a:	e9c0 3300 	strd	r3, r3, [r0]
 8004b1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b22:	6083      	str	r3, [r0, #8]
 8004b24:	8181      	strh	r1, [r0, #12]
 8004b26:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b28:	81c2      	strh	r2, [r0, #14]
 8004b2a:	6183      	str	r3, [r0, #24]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	2208      	movs	r2, #8
 8004b30:	305c      	adds	r0, #92	@ 0x5c
 8004b32:	f000 f928 	bl	8004d86 <memset>
 8004b36:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <std+0x58>)
 8004b38:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <std+0x5c>)
 8004b3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b74 <std+0x60>)
 8004b40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b42:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <std+0x64>)
 8004b44:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b46:	4b0d      	ldr	r3, [pc, #52]	@ (8004b7c <std+0x68>)
 8004b48:	6224      	str	r4, [r4, #32]
 8004b4a:	429c      	cmp	r4, r3
 8004b4c:	d006      	beq.n	8004b5c <std+0x48>
 8004b4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b52:	4294      	cmp	r4, r2
 8004b54:	d002      	beq.n	8004b5c <std+0x48>
 8004b56:	33d0      	adds	r3, #208	@ 0xd0
 8004b58:	429c      	cmp	r4, r3
 8004b5a:	d105      	bne.n	8004b68 <std+0x54>
 8004b5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b64:	f000 b988 	b.w	8004e78 <__retarget_lock_init_recursive>
 8004b68:	bd10      	pop	{r4, pc}
 8004b6a:	bf00      	nop
 8004b6c:	08004d01 	.word	0x08004d01
 8004b70:	08004d23 	.word	0x08004d23
 8004b74:	08004d5b 	.word	0x08004d5b
 8004b78:	08004d7f 	.word	0x08004d7f
 8004b7c:	20004114 	.word	0x20004114

08004b80 <stdio_exit_handler>:
 8004b80:	4a02      	ldr	r2, [pc, #8]	@ (8004b8c <stdio_exit_handler+0xc>)
 8004b82:	4903      	ldr	r1, [pc, #12]	@ (8004b90 <stdio_exit_handler+0x10>)
 8004b84:	4803      	ldr	r0, [pc, #12]	@ (8004b94 <stdio_exit_handler+0x14>)
 8004b86:	f000 b869 	b.w	8004c5c <_fwalk_sglue>
 8004b8a:	bf00      	nop
 8004b8c:	20000010 	.word	0x20000010
 8004b90:	080059e1 	.word	0x080059e1
 8004b94:	20000020 	.word	0x20000020

08004b98 <cleanup_stdio>:
 8004b98:	6841      	ldr	r1, [r0, #4]
 8004b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004bcc <cleanup_stdio+0x34>)
 8004b9c:	4299      	cmp	r1, r3
 8004b9e:	b510      	push	{r4, lr}
 8004ba0:	4604      	mov	r4, r0
 8004ba2:	d001      	beq.n	8004ba8 <cleanup_stdio+0x10>
 8004ba4:	f000 ff1c 	bl	80059e0 <_fflush_r>
 8004ba8:	68a1      	ldr	r1, [r4, #8]
 8004baa:	4b09      	ldr	r3, [pc, #36]	@ (8004bd0 <cleanup_stdio+0x38>)
 8004bac:	4299      	cmp	r1, r3
 8004bae:	d002      	beq.n	8004bb6 <cleanup_stdio+0x1e>
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f000 ff15 	bl	80059e0 <_fflush_r>
 8004bb6:	68e1      	ldr	r1, [r4, #12]
 8004bb8:	4b06      	ldr	r3, [pc, #24]	@ (8004bd4 <cleanup_stdio+0x3c>)
 8004bba:	4299      	cmp	r1, r3
 8004bbc:	d004      	beq.n	8004bc8 <cleanup_stdio+0x30>
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc4:	f000 bf0c 	b.w	80059e0 <_fflush_r>
 8004bc8:	bd10      	pop	{r4, pc}
 8004bca:	bf00      	nop
 8004bcc:	20004114 	.word	0x20004114
 8004bd0:	2000417c 	.word	0x2000417c
 8004bd4:	200041e4 	.word	0x200041e4

08004bd8 <global_stdio_init.part.0>:
 8004bd8:	b510      	push	{r4, lr}
 8004bda:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <global_stdio_init.part.0+0x30>)
 8004bdc:	4c0b      	ldr	r4, [pc, #44]	@ (8004c0c <global_stdio_init.part.0+0x34>)
 8004bde:	4a0c      	ldr	r2, [pc, #48]	@ (8004c10 <global_stdio_init.part.0+0x38>)
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	4620      	mov	r0, r4
 8004be4:	2200      	movs	r2, #0
 8004be6:	2104      	movs	r1, #4
 8004be8:	f7ff ff94 	bl	8004b14 <std>
 8004bec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	2109      	movs	r1, #9
 8004bf4:	f7ff ff8e 	bl	8004b14 <std>
 8004bf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c02:	2112      	movs	r1, #18
 8004c04:	f7ff bf86 	b.w	8004b14 <std>
 8004c08:	2000424c 	.word	0x2000424c
 8004c0c:	20004114 	.word	0x20004114
 8004c10:	08004b81 	.word	0x08004b81

08004c14 <__sfp_lock_acquire>:
 8004c14:	4801      	ldr	r0, [pc, #4]	@ (8004c1c <__sfp_lock_acquire+0x8>)
 8004c16:	f000 b930 	b.w	8004e7a <__retarget_lock_acquire_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	20004255 	.word	0x20004255

08004c20 <__sfp_lock_release>:
 8004c20:	4801      	ldr	r0, [pc, #4]	@ (8004c28 <__sfp_lock_release+0x8>)
 8004c22:	f000 b92b 	b.w	8004e7c <__retarget_lock_release_recursive>
 8004c26:	bf00      	nop
 8004c28:	20004255 	.word	0x20004255

08004c2c <__sinit>:
 8004c2c:	b510      	push	{r4, lr}
 8004c2e:	4604      	mov	r4, r0
 8004c30:	f7ff fff0 	bl	8004c14 <__sfp_lock_acquire>
 8004c34:	6a23      	ldr	r3, [r4, #32]
 8004c36:	b11b      	cbz	r3, 8004c40 <__sinit+0x14>
 8004c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c3c:	f7ff bff0 	b.w	8004c20 <__sfp_lock_release>
 8004c40:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <__sinit+0x28>)
 8004c42:	6223      	str	r3, [r4, #32]
 8004c44:	4b04      	ldr	r3, [pc, #16]	@ (8004c58 <__sinit+0x2c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1f5      	bne.n	8004c38 <__sinit+0xc>
 8004c4c:	f7ff ffc4 	bl	8004bd8 <global_stdio_init.part.0>
 8004c50:	e7f2      	b.n	8004c38 <__sinit+0xc>
 8004c52:	bf00      	nop
 8004c54:	08004b99 	.word	0x08004b99
 8004c58:	2000424c 	.word	0x2000424c

08004c5c <_fwalk_sglue>:
 8004c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c60:	4607      	mov	r7, r0
 8004c62:	4688      	mov	r8, r1
 8004c64:	4614      	mov	r4, r2
 8004c66:	2600      	movs	r6, #0
 8004c68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c6c:	f1b9 0901 	subs.w	r9, r9, #1
 8004c70:	d505      	bpl.n	8004c7e <_fwalk_sglue+0x22>
 8004c72:	6824      	ldr	r4, [r4, #0]
 8004c74:	2c00      	cmp	r4, #0
 8004c76:	d1f7      	bne.n	8004c68 <_fwalk_sglue+0xc>
 8004c78:	4630      	mov	r0, r6
 8004c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d907      	bls.n	8004c94 <_fwalk_sglue+0x38>
 8004c84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	d003      	beq.n	8004c94 <_fwalk_sglue+0x38>
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	4638      	mov	r0, r7
 8004c90:	47c0      	blx	r8
 8004c92:	4306      	orrs	r6, r0
 8004c94:	3568      	adds	r5, #104	@ 0x68
 8004c96:	e7e9      	b.n	8004c6c <_fwalk_sglue+0x10>

08004c98 <iprintf>:
 8004c98:	b40f      	push	{r0, r1, r2, r3}
 8004c9a:	b507      	push	{r0, r1, r2, lr}
 8004c9c:	4906      	ldr	r1, [pc, #24]	@ (8004cb8 <iprintf+0x20>)
 8004c9e:	ab04      	add	r3, sp, #16
 8004ca0:	6808      	ldr	r0, [r1, #0]
 8004ca2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ca6:	6881      	ldr	r1, [r0, #8]
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	f000 fb71 	bl	8005390 <_vfiprintf_r>
 8004cae:	b003      	add	sp, #12
 8004cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cb4:	b004      	add	sp, #16
 8004cb6:	4770      	bx	lr
 8004cb8:	2000001c 	.word	0x2000001c

08004cbc <siprintf>:
 8004cbc:	b40e      	push	{r1, r2, r3}
 8004cbe:	b510      	push	{r4, lr}
 8004cc0:	b09d      	sub	sp, #116	@ 0x74
 8004cc2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004cc4:	9002      	str	r0, [sp, #8]
 8004cc6:	9006      	str	r0, [sp, #24]
 8004cc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ccc:	480a      	ldr	r0, [pc, #40]	@ (8004cf8 <siprintf+0x3c>)
 8004cce:	9107      	str	r1, [sp, #28]
 8004cd0:	9104      	str	r1, [sp, #16]
 8004cd2:	490a      	ldr	r1, [pc, #40]	@ (8004cfc <siprintf+0x40>)
 8004cd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cd8:	9105      	str	r1, [sp, #20]
 8004cda:	2400      	movs	r4, #0
 8004cdc:	a902      	add	r1, sp, #8
 8004cde:	6800      	ldr	r0, [r0, #0]
 8004ce0:	9301      	str	r3, [sp, #4]
 8004ce2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004ce4:	f000 fa2e 	bl	8005144 <_svfiprintf_r>
 8004ce8:	9b02      	ldr	r3, [sp, #8]
 8004cea:	701c      	strb	r4, [r3, #0]
 8004cec:	b01d      	add	sp, #116	@ 0x74
 8004cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cf2:	b003      	add	sp, #12
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	2000001c 	.word	0x2000001c
 8004cfc:	ffff0208 	.word	0xffff0208

08004d00 <__sread>:
 8004d00:	b510      	push	{r4, lr}
 8004d02:	460c      	mov	r4, r1
 8004d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d08:	f000 f868 	bl	8004ddc <_read_r>
 8004d0c:	2800      	cmp	r0, #0
 8004d0e:	bfab      	itete	ge
 8004d10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d12:	89a3      	ldrhlt	r3, [r4, #12]
 8004d14:	181b      	addge	r3, r3, r0
 8004d16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d1a:	bfac      	ite	ge
 8004d1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d1e:	81a3      	strhlt	r3, [r4, #12]
 8004d20:	bd10      	pop	{r4, pc}

08004d22 <__swrite>:
 8004d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d26:	461f      	mov	r7, r3
 8004d28:	898b      	ldrh	r3, [r1, #12]
 8004d2a:	05db      	lsls	r3, r3, #23
 8004d2c:	4605      	mov	r5, r0
 8004d2e:	460c      	mov	r4, r1
 8004d30:	4616      	mov	r6, r2
 8004d32:	d505      	bpl.n	8004d40 <__swrite+0x1e>
 8004d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d38:	2302      	movs	r3, #2
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f000 f83c 	bl	8004db8 <_lseek_r>
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d4a:	81a3      	strh	r3, [r4, #12]
 8004d4c:	4632      	mov	r2, r6
 8004d4e:	463b      	mov	r3, r7
 8004d50:	4628      	mov	r0, r5
 8004d52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d56:	f000 b853 	b.w	8004e00 <_write_r>

08004d5a <__sseek>:
 8004d5a:	b510      	push	{r4, lr}
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d62:	f000 f829 	bl	8004db8 <_lseek_r>
 8004d66:	1c43      	adds	r3, r0, #1
 8004d68:	89a3      	ldrh	r3, [r4, #12]
 8004d6a:	bf15      	itete	ne
 8004d6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d76:	81a3      	strheq	r3, [r4, #12]
 8004d78:	bf18      	it	ne
 8004d7a:	81a3      	strhne	r3, [r4, #12]
 8004d7c:	bd10      	pop	{r4, pc}

08004d7e <__sclose>:
 8004d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d82:	f000 b809 	b.w	8004d98 <_close_r>

08004d86 <memset>:
 8004d86:	4402      	add	r2, r0
 8004d88:	4603      	mov	r3, r0
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d100      	bne.n	8004d90 <memset+0xa>
 8004d8e:	4770      	bx	lr
 8004d90:	f803 1b01 	strb.w	r1, [r3], #1
 8004d94:	e7f9      	b.n	8004d8a <memset+0x4>
	...

08004d98 <_close_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d06      	ldr	r5, [pc, #24]	@ (8004db4 <_close_r+0x1c>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	602b      	str	r3, [r5, #0]
 8004da4:	f7fc f8fd 	bl	8000fa2 <_close>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_close_r+0x1a>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_close_r+0x1a>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20004250 	.word	0x20004250

08004db8 <_lseek_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	@ (8004dd8 <_lseek_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fc f912 	bl	8000ff0 <_lseek>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_lseek_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_lseek_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20004250 	.word	0x20004250

08004ddc <_read_r>:
 8004ddc:	b538      	push	{r3, r4, r5, lr}
 8004dde:	4d07      	ldr	r5, [pc, #28]	@ (8004dfc <_read_r+0x20>)
 8004de0:	4604      	mov	r4, r0
 8004de2:	4608      	mov	r0, r1
 8004de4:	4611      	mov	r1, r2
 8004de6:	2200      	movs	r2, #0
 8004de8:	602a      	str	r2, [r5, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	f7fc f8bc 	bl	8000f68 <_read>
 8004df0:	1c43      	adds	r3, r0, #1
 8004df2:	d102      	bne.n	8004dfa <_read_r+0x1e>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	b103      	cbz	r3, 8004dfa <_read_r+0x1e>
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	bd38      	pop	{r3, r4, r5, pc}
 8004dfc:	20004250 	.word	0x20004250

08004e00 <_write_r>:
 8004e00:	b538      	push	{r3, r4, r5, lr}
 8004e02:	4d07      	ldr	r5, [pc, #28]	@ (8004e20 <_write_r+0x20>)
 8004e04:	4604      	mov	r4, r0
 8004e06:	4608      	mov	r0, r1
 8004e08:	4611      	mov	r1, r2
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	602a      	str	r2, [r5, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	f7fb fc05 	bl	800061e <_write>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	d102      	bne.n	8004e1e <_write_r+0x1e>
 8004e18:	682b      	ldr	r3, [r5, #0]
 8004e1a:	b103      	cbz	r3, 8004e1e <_write_r+0x1e>
 8004e1c:	6023      	str	r3, [r4, #0]
 8004e1e:	bd38      	pop	{r3, r4, r5, pc}
 8004e20:	20004250 	.word	0x20004250

08004e24 <__errno>:
 8004e24:	4b01      	ldr	r3, [pc, #4]	@ (8004e2c <__errno+0x8>)
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	2000001c 	.word	0x2000001c

08004e30 <__libc_init_array>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	4d0d      	ldr	r5, [pc, #52]	@ (8004e68 <__libc_init_array+0x38>)
 8004e34:	4c0d      	ldr	r4, [pc, #52]	@ (8004e6c <__libc_init_array+0x3c>)
 8004e36:	1b64      	subs	r4, r4, r5
 8004e38:	10a4      	asrs	r4, r4, #2
 8004e3a:	2600      	movs	r6, #0
 8004e3c:	42a6      	cmp	r6, r4
 8004e3e:	d109      	bne.n	8004e54 <__libc_init_array+0x24>
 8004e40:	4d0b      	ldr	r5, [pc, #44]	@ (8004e70 <__libc_init_array+0x40>)
 8004e42:	4c0c      	ldr	r4, [pc, #48]	@ (8004e74 <__libc_init_array+0x44>)
 8004e44:	f000 ff6c 	bl	8005d20 <_init>
 8004e48:	1b64      	subs	r4, r4, r5
 8004e4a:	10a4      	asrs	r4, r4, #2
 8004e4c:	2600      	movs	r6, #0
 8004e4e:	42a6      	cmp	r6, r4
 8004e50:	d105      	bne.n	8004e5e <__libc_init_array+0x2e>
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e58:	4798      	blx	r3
 8004e5a:	3601      	adds	r6, #1
 8004e5c:	e7ee      	b.n	8004e3c <__libc_init_array+0xc>
 8004e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e62:	4798      	blx	r3
 8004e64:	3601      	adds	r6, #1
 8004e66:	e7f2      	b.n	8004e4e <__libc_init_array+0x1e>
 8004e68:	08005df8 	.word	0x08005df8
 8004e6c:	08005df8 	.word	0x08005df8
 8004e70:	08005df8 	.word	0x08005df8
 8004e74:	08005dfc 	.word	0x08005dfc

08004e78 <__retarget_lock_init_recursive>:
 8004e78:	4770      	bx	lr

08004e7a <__retarget_lock_acquire_recursive>:
 8004e7a:	4770      	bx	lr

08004e7c <__retarget_lock_release_recursive>:
 8004e7c:	4770      	bx	lr

08004e7e <memcpy>:
 8004e7e:	440a      	add	r2, r1
 8004e80:	4291      	cmp	r1, r2
 8004e82:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e86:	d100      	bne.n	8004e8a <memcpy+0xc>
 8004e88:	4770      	bx	lr
 8004e8a:	b510      	push	{r4, lr}
 8004e8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e94:	4291      	cmp	r1, r2
 8004e96:	d1f9      	bne.n	8004e8c <memcpy+0xe>
 8004e98:	bd10      	pop	{r4, pc}
	...

08004e9c <_free_r>:
 8004e9c:	b538      	push	{r3, r4, r5, lr}
 8004e9e:	4605      	mov	r5, r0
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	d041      	beq.n	8004f28 <_free_r+0x8c>
 8004ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ea8:	1f0c      	subs	r4, r1, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	bfb8      	it	lt
 8004eae:	18e4      	addlt	r4, r4, r3
 8004eb0:	f000 f8e0 	bl	8005074 <__malloc_lock>
 8004eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004f2c <_free_r+0x90>)
 8004eb6:	6813      	ldr	r3, [r2, #0]
 8004eb8:	b933      	cbnz	r3, 8004ec8 <_free_r+0x2c>
 8004eba:	6063      	str	r3, [r4, #4]
 8004ebc:	6014      	str	r4, [r2, #0]
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ec4:	f000 b8dc 	b.w	8005080 <__malloc_unlock>
 8004ec8:	42a3      	cmp	r3, r4
 8004eca:	d908      	bls.n	8004ede <_free_r+0x42>
 8004ecc:	6820      	ldr	r0, [r4, #0]
 8004ece:	1821      	adds	r1, r4, r0
 8004ed0:	428b      	cmp	r3, r1
 8004ed2:	bf01      	itttt	eq
 8004ed4:	6819      	ldreq	r1, [r3, #0]
 8004ed6:	685b      	ldreq	r3, [r3, #4]
 8004ed8:	1809      	addeq	r1, r1, r0
 8004eda:	6021      	streq	r1, [r4, #0]
 8004edc:	e7ed      	b.n	8004eba <_free_r+0x1e>
 8004ede:	461a      	mov	r2, r3
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	b10b      	cbz	r3, 8004ee8 <_free_r+0x4c>
 8004ee4:	42a3      	cmp	r3, r4
 8004ee6:	d9fa      	bls.n	8004ede <_free_r+0x42>
 8004ee8:	6811      	ldr	r1, [r2, #0]
 8004eea:	1850      	adds	r0, r2, r1
 8004eec:	42a0      	cmp	r0, r4
 8004eee:	d10b      	bne.n	8004f08 <_free_r+0x6c>
 8004ef0:	6820      	ldr	r0, [r4, #0]
 8004ef2:	4401      	add	r1, r0
 8004ef4:	1850      	adds	r0, r2, r1
 8004ef6:	4283      	cmp	r3, r0
 8004ef8:	6011      	str	r1, [r2, #0]
 8004efa:	d1e0      	bne.n	8004ebe <_free_r+0x22>
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	6053      	str	r3, [r2, #4]
 8004f02:	4408      	add	r0, r1
 8004f04:	6010      	str	r0, [r2, #0]
 8004f06:	e7da      	b.n	8004ebe <_free_r+0x22>
 8004f08:	d902      	bls.n	8004f10 <_free_r+0x74>
 8004f0a:	230c      	movs	r3, #12
 8004f0c:	602b      	str	r3, [r5, #0]
 8004f0e:	e7d6      	b.n	8004ebe <_free_r+0x22>
 8004f10:	6820      	ldr	r0, [r4, #0]
 8004f12:	1821      	adds	r1, r4, r0
 8004f14:	428b      	cmp	r3, r1
 8004f16:	bf04      	itt	eq
 8004f18:	6819      	ldreq	r1, [r3, #0]
 8004f1a:	685b      	ldreq	r3, [r3, #4]
 8004f1c:	6063      	str	r3, [r4, #4]
 8004f1e:	bf04      	itt	eq
 8004f20:	1809      	addeq	r1, r1, r0
 8004f22:	6021      	streq	r1, [r4, #0]
 8004f24:	6054      	str	r4, [r2, #4]
 8004f26:	e7ca      	b.n	8004ebe <_free_r+0x22>
 8004f28:	bd38      	pop	{r3, r4, r5, pc}
 8004f2a:	bf00      	nop
 8004f2c:	2000425c 	.word	0x2000425c

08004f30 <sbrk_aligned>:
 8004f30:	b570      	push	{r4, r5, r6, lr}
 8004f32:	4e0f      	ldr	r6, [pc, #60]	@ (8004f70 <sbrk_aligned+0x40>)
 8004f34:	460c      	mov	r4, r1
 8004f36:	6831      	ldr	r1, [r6, #0]
 8004f38:	4605      	mov	r5, r0
 8004f3a:	b911      	cbnz	r1, 8004f42 <sbrk_aligned+0x12>
 8004f3c:	f000 fe26 	bl	8005b8c <_sbrk_r>
 8004f40:	6030      	str	r0, [r6, #0]
 8004f42:	4621      	mov	r1, r4
 8004f44:	4628      	mov	r0, r5
 8004f46:	f000 fe21 	bl	8005b8c <_sbrk_r>
 8004f4a:	1c43      	adds	r3, r0, #1
 8004f4c:	d103      	bne.n	8004f56 <sbrk_aligned+0x26>
 8004f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8004f52:	4620      	mov	r0, r4
 8004f54:	bd70      	pop	{r4, r5, r6, pc}
 8004f56:	1cc4      	adds	r4, r0, #3
 8004f58:	f024 0403 	bic.w	r4, r4, #3
 8004f5c:	42a0      	cmp	r0, r4
 8004f5e:	d0f8      	beq.n	8004f52 <sbrk_aligned+0x22>
 8004f60:	1a21      	subs	r1, r4, r0
 8004f62:	4628      	mov	r0, r5
 8004f64:	f000 fe12 	bl	8005b8c <_sbrk_r>
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d1f2      	bne.n	8004f52 <sbrk_aligned+0x22>
 8004f6c:	e7ef      	b.n	8004f4e <sbrk_aligned+0x1e>
 8004f6e:	bf00      	nop
 8004f70:	20004258 	.word	0x20004258

08004f74 <_malloc_r>:
 8004f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f78:	1ccd      	adds	r5, r1, #3
 8004f7a:	f025 0503 	bic.w	r5, r5, #3
 8004f7e:	3508      	adds	r5, #8
 8004f80:	2d0c      	cmp	r5, #12
 8004f82:	bf38      	it	cc
 8004f84:	250c      	movcc	r5, #12
 8004f86:	2d00      	cmp	r5, #0
 8004f88:	4606      	mov	r6, r0
 8004f8a:	db01      	blt.n	8004f90 <_malloc_r+0x1c>
 8004f8c:	42a9      	cmp	r1, r5
 8004f8e:	d904      	bls.n	8004f9a <_malloc_r+0x26>
 8004f90:	230c      	movs	r3, #12
 8004f92:	6033      	str	r3, [r6, #0]
 8004f94:	2000      	movs	r0, #0
 8004f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005070 <_malloc_r+0xfc>
 8004f9e:	f000 f869 	bl	8005074 <__malloc_lock>
 8004fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8004fa6:	461c      	mov	r4, r3
 8004fa8:	bb44      	cbnz	r4, 8004ffc <_malloc_r+0x88>
 8004faa:	4629      	mov	r1, r5
 8004fac:	4630      	mov	r0, r6
 8004fae:	f7ff ffbf 	bl	8004f30 <sbrk_aligned>
 8004fb2:	1c43      	adds	r3, r0, #1
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	d158      	bne.n	800506a <_malloc_r+0xf6>
 8004fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8004fbc:	4627      	mov	r7, r4
 8004fbe:	2f00      	cmp	r7, #0
 8004fc0:	d143      	bne.n	800504a <_malloc_r+0xd6>
 8004fc2:	2c00      	cmp	r4, #0
 8004fc4:	d04b      	beq.n	800505e <_malloc_r+0xea>
 8004fc6:	6823      	ldr	r3, [r4, #0]
 8004fc8:	4639      	mov	r1, r7
 8004fca:	4630      	mov	r0, r6
 8004fcc:	eb04 0903 	add.w	r9, r4, r3
 8004fd0:	f000 fddc 	bl	8005b8c <_sbrk_r>
 8004fd4:	4581      	cmp	r9, r0
 8004fd6:	d142      	bne.n	800505e <_malloc_r+0xea>
 8004fd8:	6821      	ldr	r1, [r4, #0]
 8004fda:	1a6d      	subs	r5, r5, r1
 8004fdc:	4629      	mov	r1, r5
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f7ff ffa6 	bl	8004f30 <sbrk_aligned>
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	d03a      	beq.n	800505e <_malloc_r+0xea>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	442b      	add	r3, r5
 8004fec:	6023      	str	r3, [r4, #0]
 8004fee:	f8d8 3000 	ldr.w	r3, [r8]
 8004ff2:	685a      	ldr	r2, [r3, #4]
 8004ff4:	bb62      	cbnz	r2, 8005050 <_malloc_r+0xdc>
 8004ff6:	f8c8 7000 	str.w	r7, [r8]
 8004ffa:	e00f      	b.n	800501c <_malloc_r+0xa8>
 8004ffc:	6822      	ldr	r2, [r4, #0]
 8004ffe:	1b52      	subs	r2, r2, r5
 8005000:	d420      	bmi.n	8005044 <_malloc_r+0xd0>
 8005002:	2a0b      	cmp	r2, #11
 8005004:	d917      	bls.n	8005036 <_malloc_r+0xc2>
 8005006:	1961      	adds	r1, r4, r5
 8005008:	42a3      	cmp	r3, r4
 800500a:	6025      	str	r5, [r4, #0]
 800500c:	bf18      	it	ne
 800500e:	6059      	strne	r1, [r3, #4]
 8005010:	6863      	ldr	r3, [r4, #4]
 8005012:	bf08      	it	eq
 8005014:	f8c8 1000 	streq.w	r1, [r8]
 8005018:	5162      	str	r2, [r4, r5]
 800501a:	604b      	str	r3, [r1, #4]
 800501c:	4630      	mov	r0, r6
 800501e:	f000 f82f 	bl	8005080 <__malloc_unlock>
 8005022:	f104 000b 	add.w	r0, r4, #11
 8005026:	1d23      	adds	r3, r4, #4
 8005028:	f020 0007 	bic.w	r0, r0, #7
 800502c:	1ac2      	subs	r2, r0, r3
 800502e:	bf1c      	itt	ne
 8005030:	1a1b      	subne	r3, r3, r0
 8005032:	50a3      	strne	r3, [r4, r2]
 8005034:	e7af      	b.n	8004f96 <_malloc_r+0x22>
 8005036:	6862      	ldr	r2, [r4, #4]
 8005038:	42a3      	cmp	r3, r4
 800503a:	bf0c      	ite	eq
 800503c:	f8c8 2000 	streq.w	r2, [r8]
 8005040:	605a      	strne	r2, [r3, #4]
 8005042:	e7eb      	b.n	800501c <_malloc_r+0xa8>
 8005044:	4623      	mov	r3, r4
 8005046:	6864      	ldr	r4, [r4, #4]
 8005048:	e7ae      	b.n	8004fa8 <_malloc_r+0x34>
 800504a:	463c      	mov	r4, r7
 800504c:	687f      	ldr	r7, [r7, #4]
 800504e:	e7b6      	b.n	8004fbe <_malloc_r+0x4a>
 8005050:	461a      	mov	r2, r3
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	42a3      	cmp	r3, r4
 8005056:	d1fb      	bne.n	8005050 <_malloc_r+0xdc>
 8005058:	2300      	movs	r3, #0
 800505a:	6053      	str	r3, [r2, #4]
 800505c:	e7de      	b.n	800501c <_malloc_r+0xa8>
 800505e:	230c      	movs	r3, #12
 8005060:	6033      	str	r3, [r6, #0]
 8005062:	4630      	mov	r0, r6
 8005064:	f000 f80c 	bl	8005080 <__malloc_unlock>
 8005068:	e794      	b.n	8004f94 <_malloc_r+0x20>
 800506a:	6005      	str	r5, [r0, #0]
 800506c:	e7d6      	b.n	800501c <_malloc_r+0xa8>
 800506e:	bf00      	nop
 8005070:	2000425c 	.word	0x2000425c

08005074 <__malloc_lock>:
 8005074:	4801      	ldr	r0, [pc, #4]	@ (800507c <__malloc_lock+0x8>)
 8005076:	f7ff bf00 	b.w	8004e7a <__retarget_lock_acquire_recursive>
 800507a:	bf00      	nop
 800507c:	20004254 	.word	0x20004254

08005080 <__malloc_unlock>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__malloc_unlock+0x8>)
 8005082:	f7ff befb 	b.w	8004e7c <__retarget_lock_release_recursive>
 8005086:	bf00      	nop
 8005088:	20004254 	.word	0x20004254

0800508c <__ssputs_r>:
 800508c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	688e      	ldr	r6, [r1, #8]
 8005092:	461f      	mov	r7, r3
 8005094:	42be      	cmp	r6, r7
 8005096:	680b      	ldr	r3, [r1, #0]
 8005098:	4682      	mov	sl, r0
 800509a:	460c      	mov	r4, r1
 800509c:	4690      	mov	r8, r2
 800509e:	d82d      	bhi.n	80050fc <__ssputs_r+0x70>
 80050a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80050a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80050a8:	d026      	beq.n	80050f8 <__ssputs_r+0x6c>
 80050aa:	6965      	ldr	r5, [r4, #20]
 80050ac:	6909      	ldr	r1, [r1, #16]
 80050ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050b2:	eba3 0901 	sub.w	r9, r3, r1
 80050b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050ba:	1c7b      	adds	r3, r7, #1
 80050bc:	444b      	add	r3, r9
 80050be:	106d      	asrs	r5, r5, #1
 80050c0:	429d      	cmp	r5, r3
 80050c2:	bf38      	it	cc
 80050c4:	461d      	movcc	r5, r3
 80050c6:	0553      	lsls	r3, r2, #21
 80050c8:	d527      	bpl.n	800511a <__ssputs_r+0x8e>
 80050ca:	4629      	mov	r1, r5
 80050cc:	f7ff ff52 	bl	8004f74 <_malloc_r>
 80050d0:	4606      	mov	r6, r0
 80050d2:	b360      	cbz	r0, 800512e <__ssputs_r+0xa2>
 80050d4:	6921      	ldr	r1, [r4, #16]
 80050d6:	464a      	mov	r2, r9
 80050d8:	f7ff fed1 	bl	8004e7e <memcpy>
 80050dc:	89a3      	ldrh	r3, [r4, #12]
 80050de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80050e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050e6:	81a3      	strh	r3, [r4, #12]
 80050e8:	6126      	str	r6, [r4, #16]
 80050ea:	6165      	str	r5, [r4, #20]
 80050ec:	444e      	add	r6, r9
 80050ee:	eba5 0509 	sub.w	r5, r5, r9
 80050f2:	6026      	str	r6, [r4, #0]
 80050f4:	60a5      	str	r5, [r4, #8]
 80050f6:	463e      	mov	r6, r7
 80050f8:	42be      	cmp	r6, r7
 80050fa:	d900      	bls.n	80050fe <__ssputs_r+0x72>
 80050fc:	463e      	mov	r6, r7
 80050fe:	6820      	ldr	r0, [r4, #0]
 8005100:	4632      	mov	r2, r6
 8005102:	4641      	mov	r1, r8
 8005104:	f000 fd28 	bl	8005b58 <memmove>
 8005108:	68a3      	ldr	r3, [r4, #8]
 800510a:	1b9b      	subs	r3, r3, r6
 800510c:	60a3      	str	r3, [r4, #8]
 800510e:	6823      	ldr	r3, [r4, #0]
 8005110:	4433      	add	r3, r6
 8005112:	6023      	str	r3, [r4, #0]
 8005114:	2000      	movs	r0, #0
 8005116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800511a:	462a      	mov	r2, r5
 800511c:	f000 fd46 	bl	8005bac <_realloc_r>
 8005120:	4606      	mov	r6, r0
 8005122:	2800      	cmp	r0, #0
 8005124:	d1e0      	bne.n	80050e8 <__ssputs_r+0x5c>
 8005126:	6921      	ldr	r1, [r4, #16]
 8005128:	4650      	mov	r0, sl
 800512a:	f7ff feb7 	bl	8004e9c <_free_r>
 800512e:	230c      	movs	r3, #12
 8005130:	f8ca 3000 	str.w	r3, [sl]
 8005134:	89a3      	ldrh	r3, [r4, #12]
 8005136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800513a:	81a3      	strh	r3, [r4, #12]
 800513c:	f04f 30ff 	mov.w	r0, #4294967295
 8005140:	e7e9      	b.n	8005116 <__ssputs_r+0x8a>
	...

08005144 <_svfiprintf_r>:
 8005144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005148:	4698      	mov	r8, r3
 800514a:	898b      	ldrh	r3, [r1, #12]
 800514c:	061b      	lsls	r3, r3, #24
 800514e:	b09d      	sub	sp, #116	@ 0x74
 8005150:	4607      	mov	r7, r0
 8005152:	460d      	mov	r5, r1
 8005154:	4614      	mov	r4, r2
 8005156:	d510      	bpl.n	800517a <_svfiprintf_r+0x36>
 8005158:	690b      	ldr	r3, [r1, #16]
 800515a:	b973      	cbnz	r3, 800517a <_svfiprintf_r+0x36>
 800515c:	2140      	movs	r1, #64	@ 0x40
 800515e:	f7ff ff09 	bl	8004f74 <_malloc_r>
 8005162:	6028      	str	r0, [r5, #0]
 8005164:	6128      	str	r0, [r5, #16]
 8005166:	b930      	cbnz	r0, 8005176 <_svfiprintf_r+0x32>
 8005168:	230c      	movs	r3, #12
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	f04f 30ff 	mov.w	r0, #4294967295
 8005170:	b01d      	add	sp, #116	@ 0x74
 8005172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005176:	2340      	movs	r3, #64	@ 0x40
 8005178:	616b      	str	r3, [r5, #20]
 800517a:	2300      	movs	r3, #0
 800517c:	9309      	str	r3, [sp, #36]	@ 0x24
 800517e:	2320      	movs	r3, #32
 8005180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005184:	f8cd 800c 	str.w	r8, [sp, #12]
 8005188:	2330      	movs	r3, #48	@ 0x30
 800518a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005328 <_svfiprintf_r+0x1e4>
 800518e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005192:	f04f 0901 	mov.w	r9, #1
 8005196:	4623      	mov	r3, r4
 8005198:	469a      	mov	sl, r3
 800519a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800519e:	b10a      	cbz	r2, 80051a4 <_svfiprintf_r+0x60>
 80051a0:	2a25      	cmp	r2, #37	@ 0x25
 80051a2:	d1f9      	bne.n	8005198 <_svfiprintf_r+0x54>
 80051a4:	ebba 0b04 	subs.w	fp, sl, r4
 80051a8:	d00b      	beq.n	80051c2 <_svfiprintf_r+0x7e>
 80051aa:	465b      	mov	r3, fp
 80051ac:	4622      	mov	r2, r4
 80051ae:	4629      	mov	r1, r5
 80051b0:	4638      	mov	r0, r7
 80051b2:	f7ff ff6b 	bl	800508c <__ssputs_r>
 80051b6:	3001      	adds	r0, #1
 80051b8:	f000 80a7 	beq.w	800530a <_svfiprintf_r+0x1c6>
 80051bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051be:	445a      	add	r2, fp
 80051c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80051c2:	f89a 3000 	ldrb.w	r3, [sl]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 809f 	beq.w	800530a <_svfiprintf_r+0x1c6>
 80051cc:	2300      	movs	r3, #0
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051d6:	f10a 0a01 	add.w	sl, sl, #1
 80051da:	9304      	str	r3, [sp, #16]
 80051dc:	9307      	str	r3, [sp, #28]
 80051de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80051e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80051e4:	4654      	mov	r4, sl
 80051e6:	2205      	movs	r2, #5
 80051e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ec:	484e      	ldr	r0, [pc, #312]	@ (8005328 <_svfiprintf_r+0x1e4>)
 80051ee:	f7fa ffef 	bl	80001d0 <memchr>
 80051f2:	9a04      	ldr	r2, [sp, #16]
 80051f4:	b9d8      	cbnz	r0, 800522e <_svfiprintf_r+0xea>
 80051f6:	06d0      	lsls	r0, r2, #27
 80051f8:	bf44      	itt	mi
 80051fa:	2320      	movmi	r3, #32
 80051fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005200:	0711      	lsls	r1, r2, #28
 8005202:	bf44      	itt	mi
 8005204:	232b      	movmi	r3, #43	@ 0x2b
 8005206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800520a:	f89a 3000 	ldrb.w	r3, [sl]
 800520e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005210:	d015      	beq.n	800523e <_svfiprintf_r+0xfa>
 8005212:	9a07      	ldr	r2, [sp, #28]
 8005214:	4654      	mov	r4, sl
 8005216:	2000      	movs	r0, #0
 8005218:	f04f 0c0a 	mov.w	ip, #10
 800521c:	4621      	mov	r1, r4
 800521e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005222:	3b30      	subs	r3, #48	@ 0x30
 8005224:	2b09      	cmp	r3, #9
 8005226:	d94b      	bls.n	80052c0 <_svfiprintf_r+0x17c>
 8005228:	b1b0      	cbz	r0, 8005258 <_svfiprintf_r+0x114>
 800522a:	9207      	str	r2, [sp, #28]
 800522c:	e014      	b.n	8005258 <_svfiprintf_r+0x114>
 800522e:	eba0 0308 	sub.w	r3, r0, r8
 8005232:	fa09 f303 	lsl.w	r3, r9, r3
 8005236:	4313      	orrs	r3, r2
 8005238:	9304      	str	r3, [sp, #16]
 800523a:	46a2      	mov	sl, r4
 800523c:	e7d2      	b.n	80051e4 <_svfiprintf_r+0xa0>
 800523e:	9b03      	ldr	r3, [sp, #12]
 8005240:	1d19      	adds	r1, r3, #4
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	9103      	str	r1, [sp, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	bfbb      	ittet	lt
 800524a:	425b      	neglt	r3, r3
 800524c:	f042 0202 	orrlt.w	r2, r2, #2
 8005250:	9307      	strge	r3, [sp, #28]
 8005252:	9307      	strlt	r3, [sp, #28]
 8005254:	bfb8      	it	lt
 8005256:	9204      	strlt	r2, [sp, #16]
 8005258:	7823      	ldrb	r3, [r4, #0]
 800525a:	2b2e      	cmp	r3, #46	@ 0x2e
 800525c:	d10a      	bne.n	8005274 <_svfiprintf_r+0x130>
 800525e:	7863      	ldrb	r3, [r4, #1]
 8005260:	2b2a      	cmp	r3, #42	@ 0x2a
 8005262:	d132      	bne.n	80052ca <_svfiprintf_r+0x186>
 8005264:	9b03      	ldr	r3, [sp, #12]
 8005266:	1d1a      	adds	r2, r3, #4
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	9203      	str	r2, [sp, #12]
 800526c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005270:	3402      	adds	r4, #2
 8005272:	9305      	str	r3, [sp, #20]
 8005274:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005338 <_svfiprintf_r+0x1f4>
 8005278:	7821      	ldrb	r1, [r4, #0]
 800527a:	2203      	movs	r2, #3
 800527c:	4650      	mov	r0, sl
 800527e:	f7fa ffa7 	bl	80001d0 <memchr>
 8005282:	b138      	cbz	r0, 8005294 <_svfiprintf_r+0x150>
 8005284:	9b04      	ldr	r3, [sp, #16]
 8005286:	eba0 000a 	sub.w	r0, r0, sl
 800528a:	2240      	movs	r2, #64	@ 0x40
 800528c:	4082      	lsls	r2, r0
 800528e:	4313      	orrs	r3, r2
 8005290:	3401      	adds	r4, #1
 8005292:	9304      	str	r3, [sp, #16]
 8005294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005298:	4824      	ldr	r0, [pc, #144]	@ (800532c <_svfiprintf_r+0x1e8>)
 800529a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800529e:	2206      	movs	r2, #6
 80052a0:	f7fa ff96 	bl	80001d0 <memchr>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	d036      	beq.n	8005316 <_svfiprintf_r+0x1d2>
 80052a8:	4b21      	ldr	r3, [pc, #132]	@ (8005330 <_svfiprintf_r+0x1ec>)
 80052aa:	bb1b      	cbnz	r3, 80052f4 <_svfiprintf_r+0x1b0>
 80052ac:	9b03      	ldr	r3, [sp, #12]
 80052ae:	3307      	adds	r3, #7
 80052b0:	f023 0307 	bic.w	r3, r3, #7
 80052b4:	3308      	adds	r3, #8
 80052b6:	9303      	str	r3, [sp, #12]
 80052b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ba:	4433      	add	r3, r6
 80052bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80052be:	e76a      	b.n	8005196 <_svfiprintf_r+0x52>
 80052c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80052c4:	460c      	mov	r4, r1
 80052c6:	2001      	movs	r0, #1
 80052c8:	e7a8      	b.n	800521c <_svfiprintf_r+0xd8>
 80052ca:	2300      	movs	r3, #0
 80052cc:	3401      	adds	r4, #1
 80052ce:	9305      	str	r3, [sp, #20]
 80052d0:	4619      	mov	r1, r3
 80052d2:	f04f 0c0a 	mov.w	ip, #10
 80052d6:	4620      	mov	r0, r4
 80052d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052dc:	3a30      	subs	r2, #48	@ 0x30
 80052de:	2a09      	cmp	r2, #9
 80052e0:	d903      	bls.n	80052ea <_svfiprintf_r+0x1a6>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0c6      	beq.n	8005274 <_svfiprintf_r+0x130>
 80052e6:	9105      	str	r1, [sp, #20]
 80052e8:	e7c4      	b.n	8005274 <_svfiprintf_r+0x130>
 80052ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80052ee:	4604      	mov	r4, r0
 80052f0:	2301      	movs	r3, #1
 80052f2:	e7f0      	b.n	80052d6 <_svfiprintf_r+0x192>
 80052f4:	ab03      	add	r3, sp, #12
 80052f6:	9300      	str	r3, [sp, #0]
 80052f8:	462a      	mov	r2, r5
 80052fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005334 <_svfiprintf_r+0x1f0>)
 80052fc:	a904      	add	r1, sp, #16
 80052fe:	4638      	mov	r0, r7
 8005300:	f3af 8000 	nop.w
 8005304:	1c42      	adds	r2, r0, #1
 8005306:	4606      	mov	r6, r0
 8005308:	d1d6      	bne.n	80052b8 <_svfiprintf_r+0x174>
 800530a:	89ab      	ldrh	r3, [r5, #12]
 800530c:	065b      	lsls	r3, r3, #25
 800530e:	f53f af2d 	bmi.w	800516c <_svfiprintf_r+0x28>
 8005312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005314:	e72c      	b.n	8005170 <_svfiprintf_r+0x2c>
 8005316:	ab03      	add	r3, sp, #12
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	462a      	mov	r2, r5
 800531c:	4b05      	ldr	r3, [pc, #20]	@ (8005334 <_svfiprintf_r+0x1f0>)
 800531e:	a904      	add	r1, sp, #16
 8005320:	4638      	mov	r0, r7
 8005322:	f000 f9bb 	bl	800569c <_printf_i>
 8005326:	e7ed      	b.n	8005304 <_svfiprintf_r+0x1c0>
 8005328:	08005dbc 	.word	0x08005dbc
 800532c:	08005dc6 	.word	0x08005dc6
 8005330:	00000000 	.word	0x00000000
 8005334:	0800508d 	.word	0x0800508d
 8005338:	08005dc2 	.word	0x08005dc2

0800533c <__sfputc_r>:
 800533c:	6893      	ldr	r3, [r2, #8]
 800533e:	3b01      	subs	r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	b410      	push	{r4}
 8005344:	6093      	str	r3, [r2, #8]
 8005346:	da08      	bge.n	800535a <__sfputc_r+0x1e>
 8005348:	6994      	ldr	r4, [r2, #24]
 800534a:	42a3      	cmp	r3, r4
 800534c:	db01      	blt.n	8005352 <__sfputc_r+0x16>
 800534e:	290a      	cmp	r1, #10
 8005350:	d103      	bne.n	800535a <__sfputc_r+0x1e>
 8005352:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005356:	f000 bb6b 	b.w	8005a30 <__swbuf_r>
 800535a:	6813      	ldr	r3, [r2, #0]
 800535c:	1c58      	adds	r0, r3, #1
 800535e:	6010      	str	r0, [r2, #0]
 8005360:	7019      	strb	r1, [r3, #0]
 8005362:	4608      	mov	r0, r1
 8005364:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005368:	4770      	bx	lr

0800536a <__sfputs_r>:
 800536a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536c:	4606      	mov	r6, r0
 800536e:	460f      	mov	r7, r1
 8005370:	4614      	mov	r4, r2
 8005372:	18d5      	adds	r5, r2, r3
 8005374:	42ac      	cmp	r4, r5
 8005376:	d101      	bne.n	800537c <__sfputs_r+0x12>
 8005378:	2000      	movs	r0, #0
 800537a:	e007      	b.n	800538c <__sfputs_r+0x22>
 800537c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005380:	463a      	mov	r2, r7
 8005382:	4630      	mov	r0, r6
 8005384:	f7ff ffda 	bl	800533c <__sfputc_r>
 8005388:	1c43      	adds	r3, r0, #1
 800538a:	d1f3      	bne.n	8005374 <__sfputs_r+0xa>
 800538c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005390 <_vfiprintf_r>:
 8005390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005394:	460d      	mov	r5, r1
 8005396:	b09d      	sub	sp, #116	@ 0x74
 8005398:	4614      	mov	r4, r2
 800539a:	4698      	mov	r8, r3
 800539c:	4606      	mov	r6, r0
 800539e:	b118      	cbz	r0, 80053a8 <_vfiprintf_r+0x18>
 80053a0:	6a03      	ldr	r3, [r0, #32]
 80053a2:	b90b      	cbnz	r3, 80053a8 <_vfiprintf_r+0x18>
 80053a4:	f7ff fc42 	bl	8004c2c <__sinit>
 80053a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053aa:	07d9      	lsls	r1, r3, #31
 80053ac:	d405      	bmi.n	80053ba <_vfiprintf_r+0x2a>
 80053ae:	89ab      	ldrh	r3, [r5, #12]
 80053b0:	059a      	lsls	r2, r3, #22
 80053b2:	d402      	bmi.n	80053ba <_vfiprintf_r+0x2a>
 80053b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053b6:	f7ff fd60 	bl	8004e7a <__retarget_lock_acquire_recursive>
 80053ba:	89ab      	ldrh	r3, [r5, #12]
 80053bc:	071b      	lsls	r3, r3, #28
 80053be:	d501      	bpl.n	80053c4 <_vfiprintf_r+0x34>
 80053c0:	692b      	ldr	r3, [r5, #16]
 80053c2:	b99b      	cbnz	r3, 80053ec <_vfiprintf_r+0x5c>
 80053c4:	4629      	mov	r1, r5
 80053c6:	4630      	mov	r0, r6
 80053c8:	f000 fb70 	bl	8005aac <__swsetup_r>
 80053cc:	b170      	cbz	r0, 80053ec <_vfiprintf_r+0x5c>
 80053ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053d0:	07dc      	lsls	r4, r3, #31
 80053d2:	d504      	bpl.n	80053de <_vfiprintf_r+0x4e>
 80053d4:	f04f 30ff 	mov.w	r0, #4294967295
 80053d8:	b01d      	add	sp, #116	@ 0x74
 80053da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053de:	89ab      	ldrh	r3, [r5, #12]
 80053e0:	0598      	lsls	r0, r3, #22
 80053e2:	d4f7      	bmi.n	80053d4 <_vfiprintf_r+0x44>
 80053e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053e6:	f7ff fd49 	bl	8004e7c <__retarget_lock_release_recursive>
 80053ea:	e7f3      	b.n	80053d4 <_vfiprintf_r+0x44>
 80053ec:	2300      	movs	r3, #0
 80053ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80053f0:	2320      	movs	r3, #32
 80053f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80053fa:	2330      	movs	r3, #48	@ 0x30
 80053fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80055ac <_vfiprintf_r+0x21c>
 8005400:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005404:	f04f 0901 	mov.w	r9, #1
 8005408:	4623      	mov	r3, r4
 800540a:	469a      	mov	sl, r3
 800540c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005410:	b10a      	cbz	r2, 8005416 <_vfiprintf_r+0x86>
 8005412:	2a25      	cmp	r2, #37	@ 0x25
 8005414:	d1f9      	bne.n	800540a <_vfiprintf_r+0x7a>
 8005416:	ebba 0b04 	subs.w	fp, sl, r4
 800541a:	d00b      	beq.n	8005434 <_vfiprintf_r+0xa4>
 800541c:	465b      	mov	r3, fp
 800541e:	4622      	mov	r2, r4
 8005420:	4629      	mov	r1, r5
 8005422:	4630      	mov	r0, r6
 8005424:	f7ff ffa1 	bl	800536a <__sfputs_r>
 8005428:	3001      	adds	r0, #1
 800542a:	f000 80a7 	beq.w	800557c <_vfiprintf_r+0x1ec>
 800542e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005430:	445a      	add	r2, fp
 8005432:	9209      	str	r2, [sp, #36]	@ 0x24
 8005434:	f89a 3000 	ldrb.w	r3, [sl]
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 809f 	beq.w	800557c <_vfiprintf_r+0x1ec>
 800543e:	2300      	movs	r3, #0
 8005440:	f04f 32ff 	mov.w	r2, #4294967295
 8005444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005448:	f10a 0a01 	add.w	sl, sl, #1
 800544c:	9304      	str	r3, [sp, #16]
 800544e:	9307      	str	r3, [sp, #28]
 8005450:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005454:	931a      	str	r3, [sp, #104]	@ 0x68
 8005456:	4654      	mov	r4, sl
 8005458:	2205      	movs	r2, #5
 800545a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800545e:	4853      	ldr	r0, [pc, #332]	@ (80055ac <_vfiprintf_r+0x21c>)
 8005460:	f7fa feb6 	bl	80001d0 <memchr>
 8005464:	9a04      	ldr	r2, [sp, #16]
 8005466:	b9d8      	cbnz	r0, 80054a0 <_vfiprintf_r+0x110>
 8005468:	06d1      	lsls	r1, r2, #27
 800546a:	bf44      	itt	mi
 800546c:	2320      	movmi	r3, #32
 800546e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005472:	0713      	lsls	r3, r2, #28
 8005474:	bf44      	itt	mi
 8005476:	232b      	movmi	r3, #43	@ 0x2b
 8005478:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800547c:	f89a 3000 	ldrb.w	r3, [sl]
 8005480:	2b2a      	cmp	r3, #42	@ 0x2a
 8005482:	d015      	beq.n	80054b0 <_vfiprintf_r+0x120>
 8005484:	9a07      	ldr	r2, [sp, #28]
 8005486:	4654      	mov	r4, sl
 8005488:	2000      	movs	r0, #0
 800548a:	f04f 0c0a 	mov.w	ip, #10
 800548e:	4621      	mov	r1, r4
 8005490:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005494:	3b30      	subs	r3, #48	@ 0x30
 8005496:	2b09      	cmp	r3, #9
 8005498:	d94b      	bls.n	8005532 <_vfiprintf_r+0x1a2>
 800549a:	b1b0      	cbz	r0, 80054ca <_vfiprintf_r+0x13a>
 800549c:	9207      	str	r2, [sp, #28]
 800549e:	e014      	b.n	80054ca <_vfiprintf_r+0x13a>
 80054a0:	eba0 0308 	sub.w	r3, r0, r8
 80054a4:	fa09 f303 	lsl.w	r3, r9, r3
 80054a8:	4313      	orrs	r3, r2
 80054aa:	9304      	str	r3, [sp, #16]
 80054ac:	46a2      	mov	sl, r4
 80054ae:	e7d2      	b.n	8005456 <_vfiprintf_r+0xc6>
 80054b0:	9b03      	ldr	r3, [sp, #12]
 80054b2:	1d19      	adds	r1, r3, #4
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	9103      	str	r1, [sp, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	bfbb      	ittet	lt
 80054bc:	425b      	neglt	r3, r3
 80054be:	f042 0202 	orrlt.w	r2, r2, #2
 80054c2:	9307      	strge	r3, [sp, #28]
 80054c4:	9307      	strlt	r3, [sp, #28]
 80054c6:	bfb8      	it	lt
 80054c8:	9204      	strlt	r2, [sp, #16]
 80054ca:	7823      	ldrb	r3, [r4, #0]
 80054cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80054ce:	d10a      	bne.n	80054e6 <_vfiprintf_r+0x156>
 80054d0:	7863      	ldrb	r3, [r4, #1]
 80054d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80054d4:	d132      	bne.n	800553c <_vfiprintf_r+0x1ac>
 80054d6:	9b03      	ldr	r3, [sp, #12]
 80054d8:	1d1a      	adds	r2, r3, #4
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	9203      	str	r2, [sp, #12]
 80054de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054e2:	3402      	adds	r4, #2
 80054e4:	9305      	str	r3, [sp, #20]
 80054e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80055bc <_vfiprintf_r+0x22c>
 80054ea:	7821      	ldrb	r1, [r4, #0]
 80054ec:	2203      	movs	r2, #3
 80054ee:	4650      	mov	r0, sl
 80054f0:	f7fa fe6e 	bl	80001d0 <memchr>
 80054f4:	b138      	cbz	r0, 8005506 <_vfiprintf_r+0x176>
 80054f6:	9b04      	ldr	r3, [sp, #16]
 80054f8:	eba0 000a 	sub.w	r0, r0, sl
 80054fc:	2240      	movs	r2, #64	@ 0x40
 80054fe:	4082      	lsls	r2, r0
 8005500:	4313      	orrs	r3, r2
 8005502:	3401      	adds	r4, #1
 8005504:	9304      	str	r3, [sp, #16]
 8005506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800550a:	4829      	ldr	r0, [pc, #164]	@ (80055b0 <_vfiprintf_r+0x220>)
 800550c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005510:	2206      	movs	r2, #6
 8005512:	f7fa fe5d 	bl	80001d0 <memchr>
 8005516:	2800      	cmp	r0, #0
 8005518:	d03f      	beq.n	800559a <_vfiprintf_r+0x20a>
 800551a:	4b26      	ldr	r3, [pc, #152]	@ (80055b4 <_vfiprintf_r+0x224>)
 800551c:	bb1b      	cbnz	r3, 8005566 <_vfiprintf_r+0x1d6>
 800551e:	9b03      	ldr	r3, [sp, #12]
 8005520:	3307      	adds	r3, #7
 8005522:	f023 0307 	bic.w	r3, r3, #7
 8005526:	3308      	adds	r3, #8
 8005528:	9303      	str	r3, [sp, #12]
 800552a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800552c:	443b      	add	r3, r7
 800552e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005530:	e76a      	b.n	8005408 <_vfiprintf_r+0x78>
 8005532:	fb0c 3202 	mla	r2, ip, r2, r3
 8005536:	460c      	mov	r4, r1
 8005538:	2001      	movs	r0, #1
 800553a:	e7a8      	b.n	800548e <_vfiprintf_r+0xfe>
 800553c:	2300      	movs	r3, #0
 800553e:	3401      	adds	r4, #1
 8005540:	9305      	str	r3, [sp, #20]
 8005542:	4619      	mov	r1, r3
 8005544:	f04f 0c0a 	mov.w	ip, #10
 8005548:	4620      	mov	r0, r4
 800554a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800554e:	3a30      	subs	r2, #48	@ 0x30
 8005550:	2a09      	cmp	r2, #9
 8005552:	d903      	bls.n	800555c <_vfiprintf_r+0x1cc>
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0c6      	beq.n	80054e6 <_vfiprintf_r+0x156>
 8005558:	9105      	str	r1, [sp, #20]
 800555a:	e7c4      	b.n	80054e6 <_vfiprintf_r+0x156>
 800555c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005560:	4604      	mov	r4, r0
 8005562:	2301      	movs	r3, #1
 8005564:	e7f0      	b.n	8005548 <_vfiprintf_r+0x1b8>
 8005566:	ab03      	add	r3, sp, #12
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	462a      	mov	r2, r5
 800556c:	4b12      	ldr	r3, [pc, #72]	@ (80055b8 <_vfiprintf_r+0x228>)
 800556e:	a904      	add	r1, sp, #16
 8005570:	4630      	mov	r0, r6
 8005572:	f3af 8000 	nop.w
 8005576:	4607      	mov	r7, r0
 8005578:	1c78      	adds	r0, r7, #1
 800557a:	d1d6      	bne.n	800552a <_vfiprintf_r+0x19a>
 800557c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800557e:	07d9      	lsls	r1, r3, #31
 8005580:	d405      	bmi.n	800558e <_vfiprintf_r+0x1fe>
 8005582:	89ab      	ldrh	r3, [r5, #12]
 8005584:	059a      	lsls	r2, r3, #22
 8005586:	d402      	bmi.n	800558e <_vfiprintf_r+0x1fe>
 8005588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800558a:	f7ff fc77 	bl	8004e7c <__retarget_lock_release_recursive>
 800558e:	89ab      	ldrh	r3, [r5, #12]
 8005590:	065b      	lsls	r3, r3, #25
 8005592:	f53f af1f 	bmi.w	80053d4 <_vfiprintf_r+0x44>
 8005596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005598:	e71e      	b.n	80053d8 <_vfiprintf_r+0x48>
 800559a:	ab03      	add	r3, sp, #12
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	462a      	mov	r2, r5
 80055a0:	4b05      	ldr	r3, [pc, #20]	@ (80055b8 <_vfiprintf_r+0x228>)
 80055a2:	a904      	add	r1, sp, #16
 80055a4:	4630      	mov	r0, r6
 80055a6:	f000 f879 	bl	800569c <_printf_i>
 80055aa:	e7e4      	b.n	8005576 <_vfiprintf_r+0x1e6>
 80055ac:	08005dbc 	.word	0x08005dbc
 80055b0:	08005dc6 	.word	0x08005dc6
 80055b4:	00000000 	.word	0x00000000
 80055b8:	0800536b 	.word	0x0800536b
 80055bc:	08005dc2 	.word	0x08005dc2

080055c0 <_printf_common>:
 80055c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c4:	4616      	mov	r6, r2
 80055c6:	4698      	mov	r8, r3
 80055c8:	688a      	ldr	r2, [r1, #8]
 80055ca:	690b      	ldr	r3, [r1, #16]
 80055cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055d0:	4293      	cmp	r3, r2
 80055d2:	bfb8      	it	lt
 80055d4:	4613      	movlt	r3, r2
 80055d6:	6033      	str	r3, [r6, #0]
 80055d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055dc:	4607      	mov	r7, r0
 80055de:	460c      	mov	r4, r1
 80055e0:	b10a      	cbz	r2, 80055e6 <_printf_common+0x26>
 80055e2:	3301      	adds	r3, #1
 80055e4:	6033      	str	r3, [r6, #0]
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	0699      	lsls	r1, r3, #26
 80055ea:	bf42      	ittt	mi
 80055ec:	6833      	ldrmi	r3, [r6, #0]
 80055ee:	3302      	addmi	r3, #2
 80055f0:	6033      	strmi	r3, [r6, #0]
 80055f2:	6825      	ldr	r5, [r4, #0]
 80055f4:	f015 0506 	ands.w	r5, r5, #6
 80055f8:	d106      	bne.n	8005608 <_printf_common+0x48>
 80055fa:	f104 0a19 	add.w	sl, r4, #25
 80055fe:	68e3      	ldr	r3, [r4, #12]
 8005600:	6832      	ldr	r2, [r6, #0]
 8005602:	1a9b      	subs	r3, r3, r2
 8005604:	42ab      	cmp	r3, r5
 8005606:	dc26      	bgt.n	8005656 <_printf_common+0x96>
 8005608:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800560c:	6822      	ldr	r2, [r4, #0]
 800560e:	3b00      	subs	r3, #0
 8005610:	bf18      	it	ne
 8005612:	2301      	movne	r3, #1
 8005614:	0692      	lsls	r2, r2, #26
 8005616:	d42b      	bmi.n	8005670 <_printf_common+0xb0>
 8005618:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800561c:	4641      	mov	r1, r8
 800561e:	4638      	mov	r0, r7
 8005620:	47c8      	blx	r9
 8005622:	3001      	adds	r0, #1
 8005624:	d01e      	beq.n	8005664 <_printf_common+0xa4>
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	6922      	ldr	r2, [r4, #16]
 800562a:	f003 0306 	and.w	r3, r3, #6
 800562e:	2b04      	cmp	r3, #4
 8005630:	bf02      	ittt	eq
 8005632:	68e5      	ldreq	r5, [r4, #12]
 8005634:	6833      	ldreq	r3, [r6, #0]
 8005636:	1aed      	subeq	r5, r5, r3
 8005638:	68a3      	ldr	r3, [r4, #8]
 800563a:	bf0c      	ite	eq
 800563c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005640:	2500      	movne	r5, #0
 8005642:	4293      	cmp	r3, r2
 8005644:	bfc4      	itt	gt
 8005646:	1a9b      	subgt	r3, r3, r2
 8005648:	18ed      	addgt	r5, r5, r3
 800564a:	2600      	movs	r6, #0
 800564c:	341a      	adds	r4, #26
 800564e:	42b5      	cmp	r5, r6
 8005650:	d11a      	bne.n	8005688 <_printf_common+0xc8>
 8005652:	2000      	movs	r0, #0
 8005654:	e008      	b.n	8005668 <_printf_common+0xa8>
 8005656:	2301      	movs	r3, #1
 8005658:	4652      	mov	r2, sl
 800565a:	4641      	mov	r1, r8
 800565c:	4638      	mov	r0, r7
 800565e:	47c8      	blx	r9
 8005660:	3001      	adds	r0, #1
 8005662:	d103      	bne.n	800566c <_printf_common+0xac>
 8005664:	f04f 30ff 	mov.w	r0, #4294967295
 8005668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800566c:	3501      	adds	r5, #1
 800566e:	e7c6      	b.n	80055fe <_printf_common+0x3e>
 8005670:	18e1      	adds	r1, r4, r3
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	2030      	movs	r0, #48	@ 0x30
 8005676:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800567a:	4422      	add	r2, r4
 800567c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005680:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005684:	3302      	adds	r3, #2
 8005686:	e7c7      	b.n	8005618 <_printf_common+0x58>
 8005688:	2301      	movs	r3, #1
 800568a:	4622      	mov	r2, r4
 800568c:	4641      	mov	r1, r8
 800568e:	4638      	mov	r0, r7
 8005690:	47c8      	blx	r9
 8005692:	3001      	adds	r0, #1
 8005694:	d0e6      	beq.n	8005664 <_printf_common+0xa4>
 8005696:	3601      	adds	r6, #1
 8005698:	e7d9      	b.n	800564e <_printf_common+0x8e>
	...

0800569c <_printf_i>:
 800569c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056a0:	7e0f      	ldrb	r7, [r1, #24]
 80056a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056a4:	2f78      	cmp	r7, #120	@ 0x78
 80056a6:	4691      	mov	r9, r2
 80056a8:	4680      	mov	r8, r0
 80056aa:	460c      	mov	r4, r1
 80056ac:	469a      	mov	sl, r3
 80056ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056b2:	d807      	bhi.n	80056c4 <_printf_i+0x28>
 80056b4:	2f62      	cmp	r7, #98	@ 0x62
 80056b6:	d80a      	bhi.n	80056ce <_printf_i+0x32>
 80056b8:	2f00      	cmp	r7, #0
 80056ba:	f000 80d1 	beq.w	8005860 <_printf_i+0x1c4>
 80056be:	2f58      	cmp	r7, #88	@ 0x58
 80056c0:	f000 80b8 	beq.w	8005834 <_printf_i+0x198>
 80056c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056cc:	e03a      	b.n	8005744 <_printf_i+0xa8>
 80056ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056d2:	2b15      	cmp	r3, #21
 80056d4:	d8f6      	bhi.n	80056c4 <_printf_i+0x28>
 80056d6:	a101      	add	r1, pc, #4	@ (adr r1, 80056dc <_printf_i+0x40>)
 80056d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056dc:	08005735 	.word	0x08005735
 80056e0:	08005749 	.word	0x08005749
 80056e4:	080056c5 	.word	0x080056c5
 80056e8:	080056c5 	.word	0x080056c5
 80056ec:	080056c5 	.word	0x080056c5
 80056f0:	080056c5 	.word	0x080056c5
 80056f4:	08005749 	.word	0x08005749
 80056f8:	080056c5 	.word	0x080056c5
 80056fc:	080056c5 	.word	0x080056c5
 8005700:	080056c5 	.word	0x080056c5
 8005704:	080056c5 	.word	0x080056c5
 8005708:	08005847 	.word	0x08005847
 800570c:	08005773 	.word	0x08005773
 8005710:	08005801 	.word	0x08005801
 8005714:	080056c5 	.word	0x080056c5
 8005718:	080056c5 	.word	0x080056c5
 800571c:	08005869 	.word	0x08005869
 8005720:	080056c5 	.word	0x080056c5
 8005724:	08005773 	.word	0x08005773
 8005728:	080056c5 	.word	0x080056c5
 800572c:	080056c5 	.word	0x080056c5
 8005730:	08005809 	.word	0x08005809
 8005734:	6833      	ldr	r3, [r6, #0]
 8005736:	1d1a      	adds	r2, r3, #4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6032      	str	r2, [r6, #0]
 800573c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005740:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005744:	2301      	movs	r3, #1
 8005746:	e09c      	b.n	8005882 <_printf_i+0x1e6>
 8005748:	6833      	ldr	r3, [r6, #0]
 800574a:	6820      	ldr	r0, [r4, #0]
 800574c:	1d19      	adds	r1, r3, #4
 800574e:	6031      	str	r1, [r6, #0]
 8005750:	0606      	lsls	r6, r0, #24
 8005752:	d501      	bpl.n	8005758 <_printf_i+0xbc>
 8005754:	681d      	ldr	r5, [r3, #0]
 8005756:	e003      	b.n	8005760 <_printf_i+0xc4>
 8005758:	0645      	lsls	r5, r0, #25
 800575a:	d5fb      	bpl.n	8005754 <_printf_i+0xb8>
 800575c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005760:	2d00      	cmp	r5, #0
 8005762:	da03      	bge.n	800576c <_printf_i+0xd0>
 8005764:	232d      	movs	r3, #45	@ 0x2d
 8005766:	426d      	negs	r5, r5
 8005768:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800576c:	4858      	ldr	r0, [pc, #352]	@ (80058d0 <_printf_i+0x234>)
 800576e:	230a      	movs	r3, #10
 8005770:	e011      	b.n	8005796 <_printf_i+0xfa>
 8005772:	6821      	ldr	r1, [r4, #0]
 8005774:	6833      	ldr	r3, [r6, #0]
 8005776:	0608      	lsls	r0, r1, #24
 8005778:	f853 5b04 	ldr.w	r5, [r3], #4
 800577c:	d402      	bmi.n	8005784 <_printf_i+0xe8>
 800577e:	0649      	lsls	r1, r1, #25
 8005780:	bf48      	it	mi
 8005782:	b2ad      	uxthmi	r5, r5
 8005784:	2f6f      	cmp	r7, #111	@ 0x6f
 8005786:	4852      	ldr	r0, [pc, #328]	@ (80058d0 <_printf_i+0x234>)
 8005788:	6033      	str	r3, [r6, #0]
 800578a:	bf14      	ite	ne
 800578c:	230a      	movne	r3, #10
 800578e:	2308      	moveq	r3, #8
 8005790:	2100      	movs	r1, #0
 8005792:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005796:	6866      	ldr	r6, [r4, #4]
 8005798:	60a6      	str	r6, [r4, #8]
 800579a:	2e00      	cmp	r6, #0
 800579c:	db05      	blt.n	80057aa <_printf_i+0x10e>
 800579e:	6821      	ldr	r1, [r4, #0]
 80057a0:	432e      	orrs	r6, r5
 80057a2:	f021 0104 	bic.w	r1, r1, #4
 80057a6:	6021      	str	r1, [r4, #0]
 80057a8:	d04b      	beq.n	8005842 <_printf_i+0x1a6>
 80057aa:	4616      	mov	r6, r2
 80057ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80057b0:	fb03 5711 	mls	r7, r3, r1, r5
 80057b4:	5dc7      	ldrb	r7, [r0, r7]
 80057b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057ba:	462f      	mov	r7, r5
 80057bc:	42bb      	cmp	r3, r7
 80057be:	460d      	mov	r5, r1
 80057c0:	d9f4      	bls.n	80057ac <_printf_i+0x110>
 80057c2:	2b08      	cmp	r3, #8
 80057c4:	d10b      	bne.n	80057de <_printf_i+0x142>
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	07df      	lsls	r7, r3, #31
 80057ca:	d508      	bpl.n	80057de <_printf_i+0x142>
 80057cc:	6923      	ldr	r3, [r4, #16]
 80057ce:	6861      	ldr	r1, [r4, #4]
 80057d0:	4299      	cmp	r1, r3
 80057d2:	bfde      	ittt	le
 80057d4:	2330      	movle	r3, #48	@ 0x30
 80057d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057de:	1b92      	subs	r2, r2, r6
 80057e0:	6122      	str	r2, [r4, #16]
 80057e2:	f8cd a000 	str.w	sl, [sp]
 80057e6:	464b      	mov	r3, r9
 80057e8:	aa03      	add	r2, sp, #12
 80057ea:	4621      	mov	r1, r4
 80057ec:	4640      	mov	r0, r8
 80057ee:	f7ff fee7 	bl	80055c0 <_printf_common>
 80057f2:	3001      	adds	r0, #1
 80057f4:	d14a      	bne.n	800588c <_printf_i+0x1f0>
 80057f6:	f04f 30ff 	mov.w	r0, #4294967295
 80057fa:	b004      	add	sp, #16
 80057fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	f043 0320 	orr.w	r3, r3, #32
 8005806:	6023      	str	r3, [r4, #0]
 8005808:	4832      	ldr	r0, [pc, #200]	@ (80058d4 <_printf_i+0x238>)
 800580a:	2778      	movs	r7, #120	@ 0x78
 800580c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005810:	6823      	ldr	r3, [r4, #0]
 8005812:	6831      	ldr	r1, [r6, #0]
 8005814:	061f      	lsls	r7, r3, #24
 8005816:	f851 5b04 	ldr.w	r5, [r1], #4
 800581a:	d402      	bmi.n	8005822 <_printf_i+0x186>
 800581c:	065f      	lsls	r7, r3, #25
 800581e:	bf48      	it	mi
 8005820:	b2ad      	uxthmi	r5, r5
 8005822:	6031      	str	r1, [r6, #0]
 8005824:	07d9      	lsls	r1, r3, #31
 8005826:	bf44      	itt	mi
 8005828:	f043 0320 	orrmi.w	r3, r3, #32
 800582c:	6023      	strmi	r3, [r4, #0]
 800582e:	b11d      	cbz	r5, 8005838 <_printf_i+0x19c>
 8005830:	2310      	movs	r3, #16
 8005832:	e7ad      	b.n	8005790 <_printf_i+0xf4>
 8005834:	4826      	ldr	r0, [pc, #152]	@ (80058d0 <_printf_i+0x234>)
 8005836:	e7e9      	b.n	800580c <_printf_i+0x170>
 8005838:	6823      	ldr	r3, [r4, #0]
 800583a:	f023 0320 	bic.w	r3, r3, #32
 800583e:	6023      	str	r3, [r4, #0]
 8005840:	e7f6      	b.n	8005830 <_printf_i+0x194>
 8005842:	4616      	mov	r6, r2
 8005844:	e7bd      	b.n	80057c2 <_printf_i+0x126>
 8005846:	6833      	ldr	r3, [r6, #0]
 8005848:	6825      	ldr	r5, [r4, #0]
 800584a:	6961      	ldr	r1, [r4, #20]
 800584c:	1d18      	adds	r0, r3, #4
 800584e:	6030      	str	r0, [r6, #0]
 8005850:	062e      	lsls	r6, r5, #24
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	d501      	bpl.n	800585a <_printf_i+0x1be>
 8005856:	6019      	str	r1, [r3, #0]
 8005858:	e002      	b.n	8005860 <_printf_i+0x1c4>
 800585a:	0668      	lsls	r0, r5, #25
 800585c:	d5fb      	bpl.n	8005856 <_printf_i+0x1ba>
 800585e:	8019      	strh	r1, [r3, #0]
 8005860:	2300      	movs	r3, #0
 8005862:	6123      	str	r3, [r4, #16]
 8005864:	4616      	mov	r6, r2
 8005866:	e7bc      	b.n	80057e2 <_printf_i+0x146>
 8005868:	6833      	ldr	r3, [r6, #0]
 800586a:	1d1a      	adds	r2, r3, #4
 800586c:	6032      	str	r2, [r6, #0]
 800586e:	681e      	ldr	r6, [r3, #0]
 8005870:	6862      	ldr	r2, [r4, #4]
 8005872:	2100      	movs	r1, #0
 8005874:	4630      	mov	r0, r6
 8005876:	f7fa fcab 	bl	80001d0 <memchr>
 800587a:	b108      	cbz	r0, 8005880 <_printf_i+0x1e4>
 800587c:	1b80      	subs	r0, r0, r6
 800587e:	6060      	str	r0, [r4, #4]
 8005880:	6863      	ldr	r3, [r4, #4]
 8005882:	6123      	str	r3, [r4, #16]
 8005884:	2300      	movs	r3, #0
 8005886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800588a:	e7aa      	b.n	80057e2 <_printf_i+0x146>
 800588c:	6923      	ldr	r3, [r4, #16]
 800588e:	4632      	mov	r2, r6
 8005890:	4649      	mov	r1, r9
 8005892:	4640      	mov	r0, r8
 8005894:	47d0      	blx	sl
 8005896:	3001      	adds	r0, #1
 8005898:	d0ad      	beq.n	80057f6 <_printf_i+0x15a>
 800589a:	6823      	ldr	r3, [r4, #0]
 800589c:	079b      	lsls	r3, r3, #30
 800589e:	d413      	bmi.n	80058c8 <_printf_i+0x22c>
 80058a0:	68e0      	ldr	r0, [r4, #12]
 80058a2:	9b03      	ldr	r3, [sp, #12]
 80058a4:	4298      	cmp	r0, r3
 80058a6:	bfb8      	it	lt
 80058a8:	4618      	movlt	r0, r3
 80058aa:	e7a6      	b.n	80057fa <_printf_i+0x15e>
 80058ac:	2301      	movs	r3, #1
 80058ae:	4632      	mov	r2, r6
 80058b0:	4649      	mov	r1, r9
 80058b2:	4640      	mov	r0, r8
 80058b4:	47d0      	blx	sl
 80058b6:	3001      	adds	r0, #1
 80058b8:	d09d      	beq.n	80057f6 <_printf_i+0x15a>
 80058ba:	3501      	adds	r5, #1
 80058bc:	68e3      	ldr	r3, [r4, #12]
 80058be:	9903      	ldr	r1, [sp, #12]
 80058c0:	1a5b      	subs	r3, r3, r1
 80058c2:	42ab      	cmp	r3, r5
 80058c4:	dcf2      	bgt.n	80058ac <_printf_i+0x210>
 80058c6:	e7eb      	b.n	80058a0 <_printf_i+0x204>
 80058c8:	2500      	movs	r5, #0
 80058ca:	f104 0619 	add.w	r6, r4, #25
 80058ce:	e7f5      	b.n	80058bc <_printf_i+0x220>
 80058d0:	08005dcd 	.word	0x08005dcd
 80058d4:	08005dde 	.word	0x08005dde

080058d8 <__sflush_r>:
 80058d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e0:	0716      	lsls	r6, r2, #28
 80058e2:	4605      	mov	r5, r0
 80058e4:	460c      	mov	r4, r1
 80058e6:	d454      	bmi.n	8005992 <__sflush_r+0xba>
 80058e8:	684b      	ldr	r3, [r1, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	dc02      	bgt.n	80058f4 <__sflush_r+0x1c>
 80058ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	dd48      	ble.n	8005986 <__sflush_r+0xae>
 80058f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058f6:	2e00      	cmp	r6, #0
 80058f8:	d045      	beq.n	8005986 <__sflush_r+0xae>
 80058fa:	2300      	movs	r3, #0
 80058fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005900:	682f      	ldr	r7, [r5, #0]
 8005902:	6a21      	ldr	r1, [r4, #32]
 8005904:	602b      	str	r3, [r5, #0]
 8005906:	d030      	beq.n	800596a <__sflush_r+0x92>
 8005908:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800590a:	89a3      	ldrh	r3, [r4, #12]
 800590c:	0759      	lsls	r1, r3, #29
 800590e:	d505      	bpl.n	800591c <__sflush_r+0x44>
 8005910:	6863      	ldr	r3, [r4, #4]
 8005912:	1ad2      	subs	r2, r2, r3
 8005914:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005916:	b10b      	cbz	r3, 800591c <__sflush_r+0x44>
 8005918:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800591a:	1ad2      	subs	r2, r2, r3
 800591c:	2300      	movs	r3, #0
 800591e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005920:	6a21      	ldr	r1, [r4, #32]
 8005922:	4628      	mov	r0, r5
 8005924:	47b0      	blx	r6
 8005926:	1c43      	adds	r3, r0, #1
 8005928:	89a3      	ldrh	r3, [r4, #12]
 800592a:	d106      	bne.n	800593a <__sflush_r+0x62>
 800592c:	6829      	ldr	r1, [r5, #0]
 800592e:	291d      	cmp	r1, #29
 8005930:	d82b      	bhi.n	800598a <__sflush_r+0xb2>
 8005932:	4a2a      	ldr	r2, [pc, #168]	@ (80059dc <__sflush_r+0x104>)
 8005934:	40ca      	lsrs	r2, r1
 8005936:	07d6      	lsls	r6, r2, #31
 8005938:	d527      	bpl.n	800598a <__sflush_r+0xb2>
 800593a:	2200      	movs	r2, #0
 800593c:	6062      	str	r2, [r4, #4]
 800593e:	04d9      	lsls	r1, r3, #19
 8005940:	6922      	ldr	r2, [r4, #16]
 8005942:	6022      	str	r2, [r4, #0]
 8005944:	d504      	bpl.n	8005950 <__sflush_r+0x78>
 8005946:	1c42      	adds	r2, r0, #1
 8005948:	d101      	bne.n	800594e <__sflush_r+0x76>
 800594a:	682b      	ldr	r3, [r5, #0]
 800594c:	b903      	cbnz	r3, 8005950 <__sflush_r+0x78>
 800594e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005952:	602f      	str	r7, [r5, #0]
 8005954:	b1b9      	cbz	r1, 8005986 <__sflush_r+0xae>
 8005956:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800595a:	4299      	cmp	r1, r3
 800595c:	d002      	beq.n	8005964 <__sflush_r+0x8c>
 800595e:	4628      	mov	r0, r5
 8005960:	f7ff fa9c 	bl	8004e9c <_free_r>
 8005964:	2300      	movs	r3, #0
 8005966:	6363      	str	r3, [r4, #52]	@ 0x34
 8005968:	e00d      	b.n	8005986 <__sflush_r+0xae>
 800596a:	2301      	movs	r3, #1
 800596c:	4628      	mov	r0, r5
 800596e:	47b0      	blx	r6
 8005970:	4602      	mov	r2, r0
 8005972:	1c50      	adds	r0, r2, #1
 8005974:	d1c9      	bne.n	800590a <__sflush_r+0x32>
 8005976:	682b      	ldr	r3, [r5, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d0c6      	beq.n	800590a <__sflush_r+0x32>
 800597c:	2b1d      	cmp	r3, #29
 800597e:	d001      	beq.n	8005984 <__sflush_r+0xac>
 8005980:	2b16      	cmp	r3, #22
 8005982:	d11e      	bne.n	80059c2 <__sflush_r+0xea>
 8005984:	602f      	str	r7, [r5, #0]
 8005986:	2000      	movs	r0, #0
 8005988:	e022      	b.n	80059d0 <__sflush_r+0xf8>
 800598a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800598e:	b21b      	sxth	r3, r3
 8005990:	e01b      	b.n	80059ca <__sflush_r+0xf2>
 8005992:	690f      	ldr	r7, [r1, #16]
 8005994:	2f00      	cmp	r7, #0
 8005996:	d0f6      	beq.n	8005986 <__sflush_r+0xae>
 8005998:	0793      	lsls	r3, r2, #30
 800599a:	680e      	ldr	r6, [r1, #0]
 800599c:	bf08      	it	eq
 800599e:	694b      	ldreq	r3, [r1, #20]
 80059a0:	600f      	str	r7, [r1, #0]
 80059a2:	bf18      	it	ne
 80059a4:	2300      	movne	r3, #0
 80059a6:	eba6 0807 	sub.w	r8, r6, r7
 80059aa:	608b      	str	r3, [r1, #8]
 80059ac:	f1b8 0f00 	cmp.w	r8, #0
 80059b0:	dde9      	ble.n	8005986 <__sflush_r+0xae>
 80059b2:	6a21      	ldr	r1, [r4, #32]
 80059b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80059b6:	4643      	mov	r3, r8
 80059b8:	463a      	mov	r2, r7
 80059ba:	4628      	mov	r0, r5
 80059bc:	47b0      	blx	r6
 80059be:	2800      	cmp	r0, #0
 80059c0:	dc08      	bgt.n	80059d4 <__sflush_r+0xfc>
 80059c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059ca:	81a3      	strh	r3, [r4, #12]
 80059cc:	f04f 30ff 	mov.w	r0, #4294967295
 80059d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059d4:	4407      	add	r7, r0
 80059d6:	eba8 0800 	sub.w	r8, r8, r0
 80059da:	e7e7      	b.n	80059ac <__sflush_r+0xd4>
 80059dc:	20400001 	.word	0x20400001

080059e0 <_fflush_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	690b      	ldr	r3, [r1, #16]
 80059e4:	4605      	mov	r5, r0
 80059e6:	460c      	mov	r4, r1
 80059e8:	b913      	cbnz	r3, 80059f0 <_fflush_r+0x10>
 80059ea:	2500      	movs	r5, #0
 80059ec:	4628      	mov	r0, r5
 80059ee:	bd38      	pop	{r3, r4, r5, pc}
 80059f0:	b118      	cbz	r0, 80059fa <_fflush_r+0x1a>
 80059f2:	6a03      	ldr	r3, [r0, #32]
 80059f4:	b90b      	cbnz	r3, 80059fa <_fflush_r+0x1a>
 80059f6:	f7ff f919 	bl	8004c2c <__sinit>
 80059fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0f3      	beq.n	80059ea <_fflush_r+0xa>
 8005a02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005a04:	07d0      	lsls	r0, r2, #31
 8005a06:	d404      	bmi.n	8005a12 <_fflush_r+0x32>
 8005a08:	0599      	lsls	r1, r3, #22
 8005a0a:	d402      	bmi.n	8005a12 <_fflush_r+0x32>
 8005a0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a0e:	f7ff fa34 	bl	8004e7a <__retarget_lock_acquire_recursive>
 8005a12:	4628      	mov	r0, r5
 8005a14:	4621      	mov	r1, r4
 8005a16:	f7ff ff5f 	bl	80058d8 <__sflush_r>
 8005a1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a1c:	07da      	lsls	r2, r3, #31
 8005a1e:	4605      	mov	r5, r0
 8005a20:	d4e4      	bmi.n	80059ec <_fflush_r+0xc>
 8005a22:	89a3      	ldrh	r3, [r4, #12]
 8005a24:	059b      	lsls	r3, r3, #22
 8005a26:	d4e1      	bmi.n	80059ec <_fflush_r+0xc>
 8005a28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a2a:	f7ff fa27 	bl	8004e7c <__retarget_lock_release_recursive>
 8005a2e:	e7dd      	b.n	80059ec <_fflush_r+0xc>

08005a30 <__swbuf_r>:
 8005a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a32:	460e      	mov	r6, r1
 8005a34:	4614      	mov	r4, r2
 8005a36:	4605      	mov	r5, r0
 8005a38:	b118      	cbz	r0, 8005a42 <__swbuf_r+0x12>
 8005a3a:	6a03      	ldr	r3, [r0, #32]
 8005a3c:	b90b      	cbnz	r3, 8005a42 <__swbuf_r+0x12>
 8005a3e:	f7ff f8f5 	bl	8004c2c <__sinit>
 8005a42:	69a3      	ldr	r3, [r4, #24]
 8005a44:	60a3      	str	r3, [r4, #8]
 8005a46:	89a3      	ldrh	r3, [r4, #12]
 8005a48:	071a      	lsls	r2, r3, #28
 8005a4a:	d501      	bpl.n	8005a50 <__swbuf_r+0x20>
 8005a4c:	6923      	ldr	r3, [r4, #16]
 8005a4e:	b943      	cbnz	r3, 8005a62 <__swbuf_r+0x32>
 8005a50:	4621      	mov	r1, r4
 8005a52:	4628      	mov	r0, r5
 8005a54:	f000 f82a 	bl	8005aac <__swsetup_r>
 8005a58:	b118      	cbz	r0, 8005a62 <__swbuf_r+0x32>
 8005a5a:	f04f 37ff 	mov.w	r7, #4294967295
 8005a5e:	4638      	mov	r0, r7
 8005a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	6922      	ldr	r2, [r4, #16]
 8005a66:	1a98      	subs	r0, r3, r2
 8005a68:	6963      	ldr	r3, [r4, #20]
 8005a6a:	b2f6      	uxtb	r6, r6
 8005a6c:	4283      	cmp	r3, r0
 8005a6e:	4637      	mov	r7, r6
 8005a70:	dc05      	bgt.n	8005a7e <__swbuf_r+0x4e>
 8005a72:	4621      	mov	r1, r4
 8005a74:	4628      	mov	r0, r5
 8005a76:	f7ff ffb3 	bl	80059e0 <_fflush_r>
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d1ed      	bne.n	8005a5a <__swbuf_r+0x2a>
 8005a7e:	68a3      	ldr	r3, [r4, #8]
 8005a80:	3b01      	subs	r3, #1
 8005a82:	60a3      	str	r3, [r4, #8]
 8005a84:	6823      	ldr	r3, [r4, #0]
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	6022      	str	r2, [r4, #0]
 8005a8a:	701e      	strb	r6, [r3, #0]
 8005a8c:	6962      	ldr	r2, [r4, #20]
 8005a8e:	1c43      	adds	r3, r0, #1
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d004      	beq.n	8005a9e <__swbuf_r+0x6e>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	07db      	lsls	r3, r3, #31
 8005a98:	d5e1      	bpl.n	8005a5e <__swbuf_r+0x2e>
 8005a9a:	2e0a      	cmp	r6, #10
 8005a9c:	d1df      	bne.n	8005a5e <__swbuf_r+0x2e>
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f7ff ff9d 	bl	80059e0 <_fflush_r>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d0d9      	beq.n	8005a5e <__swbuf_r+0x2e>
 8005aaa:	e7d6      	b.n	8005a5a <__swbuf_r+0x2a>

08005aac <__swsetup_r>:
 8005aac:	b538      	push	{r3, r4, r5, lr}
 8005aae:	4b29      	ldr	r3, [pc, #164]	@ (8005b54 <__swsetup_r+0xa8>)
 8005ab0:	4605      	mov	r5, r0
 8005ab2:	6818      	ldr	r0, [r3, #0]
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	b118      	cbz	r0, 8005ac0 <__swsetup_r+0x14>
 8005ab8:	6a03      	ldr	r3, [r0, #32]
 8005aba:	b90b      	cbnz	r3, 8005ac0 <__swsetup_r+0x14>
 8005abc:	f7ff f8b6 	bl	8004c2c <__sinit>
 8005ac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ac4:	0719      	lsls	r1, r3, #28
 8005ac6:	d422      	bmi.n	8005b0e <__swsetup_r+0x62>
 8005ac8:	06da      	lsls	r2, r3, #27
 8005aca:	d407      	bmi.n	8005adc <__swsetup_r+0x30>
 8005acc:	2209      	movs	r2, #9
 8005ace:	602a      	str	r2, [r5, #0]
 8005ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ad4:	81a3      	strh	r3, [r4, #12]
 8005ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8005ada:	e033      	b.n	8005b44 <__swsetup_r+0x98>
 8005adc:	0758      	lsls	r0, r3, #29
 8005ade:	d512      	bpl.n	8005b06 <__swsetup_r+0x5a>
 8005ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ae2:	b141      	cbz	r1, 8005af6 <__swsetup_r+0x4a>
 8005ae4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ae8:	4299      	cmp	r1, r3
 8005aea:	d002      	beq.n	8005af2 <__swsetup_r+0x46>
 8005aec:	4628      	mov	r0, r5
 8005aee:	f7ff f9d5 	bl	8004e9c <_free_r>
 8005af2:	2300      	movs	r3, #0
 8005af4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005af6:	89a3      	ldrh	r3, [r4, #12]
 8005af8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005afc:	81a3      	strh	r3, [r4, #12]
 8005afe:	2300      	movs	r3, #0
 8005b00:	6063      	str	r3, [r4, #4]
 8005b02:	6923      	ldr	r3, [r4, #16]
 8005b04:	6023      	str	r3, [r4, #0]
 8005b06:	89a3      	ldrh	r3, [r4, #12]
 8005b08:	f043 0308 	orr.w	r3, r3, #8
 8005b0c:	81a3      	strh	r3, [r4, #12]
 8005b0e:	6923      	ldr	r3, [r4, #16]
 8005b10:	b94b      	cbnz	r3, 8005b26 <__swsetup_r+0x7a>
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b1c:	d003      	beq.n	8005b26 <__swsetup_r+0x7a>
 8005b1e:	4621      	mov	r1, r4
 8005b20:	4628      	mov	r0, r5
 8005b22:	f000 f897 	bl	8005c54 <__smakebuf_r>
 8005b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b2a:	f013 0201 	ands.w	r2, r3, #1
 8005b2e:	d00a      	beq.n	8005b46 <__swsetup_r+0x9a>
 8005b30:	2200      	movs	r2, #0
 8005b32:	60a2      	str	r2, [r4, #8]
 8005b34:	6962      	ldr	r2, [r4, #20]
 8005b36:	4252      	negs	r2, r2
 8005b38:	61a2      	str	r2, [r4, #24]
 8005b3a:	6922      	ldr	r2, [r4, #16]
 8005b3c:	b942      	cbnz	r2, 8005b50 <__swsetup_r+0xa4>
 8005b3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b42:	d1c5      	bne.n	8005ad0 <__swsetup_r+0x24>
 8005b44:	bd38      	pop	{r3, r4, r5, pc}
 8005b46:	0799      	lsls	r1, r3, #30
 8005b48:	bf58      	it	pl
 8005b4a:	6962      	ldrpl	r2, [r4, #20]
 8005b4c:	60a2      	str	r2, [r4, #8]
 8005b4e:	e7f4      	b.n	8005b3a <__swsetup_r+0x8e>
 8005b50:	2000      	movs	r0, #0
 8005b52:	e7f7      	b.n	8005b44 <__swsetup_r+0x98>
 8005b54:	2000001c 	.word	0x2000001c

08005b58 <memmove>:
 8005b58:	4288      	cmp	r0, r1
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	eb01 0402 	add.w	r4, r1, r2
 8005b60:	d902      	bls.n	8005b68 <memmove+0x10>
 8005b62:	4284      	cmp	r4, r0
 8005b64:	4623      	mov	r3, r4
 8005b66:	d807      	bhi.n	8005b78 <memmove+0x20>
 8005b68:	1e43      	subs	r3, r0, #1
 8005b6a:	42a1      	cmp	r1, r4
 8005b6c:	d008      	beq.n	8005b80 <memmove+0x28>
 8005b6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b76:	e7f8      	b.n	8005b6a <memmove+0x12>
 8005b78:	4402      	add	r2, r0
 8005b7a:	4601      	mov	r1, r0
 8005b7c:	428a      	cmp	r2, r1
 8005b7e:	d100      	bne.n	8005b82 <memmove+0x2a>
 8005b80:	bd10      	pop	{r4, pc}
 8005b82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b8a:	e7f7      	b.n	8005b7c <memmove+0x24>

08005b8c <_sbrk_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	4d06      	ldr	r5, [pc, #24]	@ (8005ba8 <_sbrk_r+0x1c>)
 8005b90:	2300      	movs	r3, #0
 8005b92:	4604      	mov	r4, r0
 8005b94:	4608      	mov	r0, r1
 8005b96:	602b      	str	r3, [r5, #0]
 8005b98:	f7fb fa38 	bl	800100c <_sbrk>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_sbrk_r+0x1a>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_sbrk_r+0x1a>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	20004250 	.word	0x20004250

08005bac <_realloc_r>:
 8005bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb0:	4607      	mov	r7, r0
 8005bb2:	4614      	mov	r4, r2
 8005bb4:	460d      	mov	r5, r1
 8005bb6:	b921      	cbnz	r1, 8005bc2 <_realloc_r+0x16>
 8005bb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bbc:	4611      	mov	r1, r2
 8005bbe:	f7ff b9d9 	b.w	8004f74 <_malloc_r>
 8005bc2:	b92a      	cbnz	r2, 8005bd0 <_realloc_r+0x24>
 8005bc4:	f7ff f96a 	bl	8004e9c <_free_r>
 8005bc8:	4625      	mov	r5, r4
 8005bca:	4628      	mov	r0, r5
 8005bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd0:	f000 f89e 	bl	8005d10 <_malloc_usable_size_r>
 8005bd4:	4284      	cmp	r4, r0
 8005bd6:	4606      	mov	r6, r0
 8005bd8:	d802      	bhi.n	8005be0 <_realloc_r+0x34>
 8005bda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bde:	d8f4      	bhi.n	8005bca <_realloc_r+0x1e>
 8005be0:	4621      	mov	r1, r4
 8005be2:	4638      	mov	r0, r7
 8005be4:	f7ff f9c6 	bl	8004f74 <_malloc_r>
 8005be8:	4680      	mov	r8, r0
 8005bea:	b908      	cbnz	r0, 8005bf0 <_realloc_r+0x44>
 8005bec:	4645      	mov	r5, r8
 8005bee:	e7ec      	b.n	8005bca <_realloc_r+0x1e>
 8005bf0:	42b4      	cmp	r4, r6
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	4629      	mov	r1, r5
 8005bf6:	bf28      	it	cs
 8005bf8:	4632      	movcs	r2, r6
 8005bfa:	f7ff f940 	bl	8004e7e <memcpy>
 8005bfe:	4629      	mov	r1, r5
 8005c00:	4638      	mov	r0, r7
 8005c02:	f7ff f94b 	bl	8004e9c <_free_r>
 8005c06:	e7f1      	b.n	8005bec <_realloc_r+0x40>

08005c08 <__swhatbuf_r>:
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c10:	2900      	cmp	r1, #0
 8005c12:	b096      	sub	sp, #88	@ 0x58
 8005c14:	4615      	mov	r5, r2
 8005c16:	461e      	mov	r6, r3
 8005c18:	da0d      	bge.n	8005c36 <__swhatbuf_r+0x2e>
 8005c1a:	89a3      	ldrh	r3, [r4, #12]
 8005c1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c20:	f04f 0100 	mov.w	r1, #0
 8005c24:	bf14      	ite	ne
 8005c26:	2340      	movne	r3, #64	@ 0x40
 8005c28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	6031      	str	r1, [r6, #0]
 8005c30:	602b      	str	r3, [r5, #0]
 8005c32:	b016      	add	sp, #88	@ 0x58
 8005c34:	bd70      	pop	{r4, r5, r6, pc}
 8005c36:	466a      	mov	r2, sp
 8005c38:	f000 f848 	bl	8005ccc <_fstat_r>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	dbec      	blt.n	8005c1a <__swhatbuf_r+0x12>
 8005c40:	9901      	ldr	r1, [sp, #4]
 8005c42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c4a:	4259      	negs	r1, r3
 8005c4c:	4159      	adcs	r1, r3
 8005c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c52:	e7eb      	b.n	8005c2c <__swhatbuf_r+0x24>

08005c54 <__smakebuf_r>:
 8005c54:	898b      	ldrh	r3, [r1, #12]
 8005c56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c58:	079d      	lsls	r5, r3, #30
 8005c5a:	4606      	mov	r6, r0
 8005c5c:	460c      	mov	r4, r1
 8005c5e:	d507      	bpl.n	8005c70 <__smakebuf_r+0x1c>
 8005c60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	6123      	str	r3, [r4, #16]
 8005c68:	2301      	movs	r3, #1
 8005c6a:	6163      	str	r3, [r4, #20]
 8005c6c:	b003      	add	sp, #12
 8005c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c70:	ab01      	add	r3, sp, #4
 8005c72:	466a      	mov	r2, sp
 8005c74:	f7ff ffc8 	bl	8005c08 <__swhatbuf_r>
 8005c78:	9f00      	ldr	r7, [sp, #0]
 8005c7a:	4605      	mov	r5, r0
 8005c7c:	4639      	mov	r1, r7
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7ff f978 	bl	8004f74 <_malloc_r>
 8005c84:	b948      	cbnz	r0, 8005c9a <__smakebuf_r+0x46>
 8005c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c8a:	059a      	lsls	r2, r3, #22
 8005c8c:	d4ee      	bmi.n	8005c6c <__smakebuf_r+0x18>
 8005c8e:	f023 0303 	bic.w	r3, r3, #3
 8005c92:	f043 0302 	orr.w	r3, r3, #2
 8005c96:	81a3      	strh	r3, [r4, #12]
 8005c98:	e7e2      	b.n	8005c60 <__smakebuf_r+0xc>
 8005c9a:	89a3      	ldrh	r3, [r4, #12]
 8005c9c:	6020      	str	r0, [r4, #0]
 8005c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ca2:	81a3      	strh	r3, [r4, #12]
 8005ca4:	9b01      	ldr	r3, [sp, #4]
 8005ca6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005caa:	b15b      	cbz	r3, 8005cc4 <__smakebuf_r+0x70>
 8005cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f000 f81d 	bl	8005cf0 <_isatty_r>
 8005cb6:	b128      	cbz	r0, 8005cc4 <__smakebuf_r+0x70>
 8005cb8:	89a3      	ldrh	r3, [r4, #12]
 8005cba:	f023 0303 	bic.w	r3, r3, #3
 8005cbe:	f043 0301 	orr.w	r3, r3, #1
 8005cc2:	81a3      	strh	r3, [r4, #12]
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	431d      	orrs	r5, r3
 8005cc8:	81a5      	strh	r5, [r4, #12]
 8005cca:	e7cf      	b.n	8005c6c <__smakebuf_r+0x18>

08005ccc <_fstat_r>:
 8005ccc:	b538      	push	{r3, r4, r5, lr}
 8005cce:	4d07      	ldr	r5, [pc, #28]	@ (8005cec <_fstat_r+0x20>)
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	4608      	mov	r0, r1
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	602b      	str	r3, [r5, #0]
 8005cda:	f7fb f96e 	bl	8000fba <_fstat>
 8005cde:	1c43      	adds	r3, r0, #1
 8005ce0:	d102      	bne.n	8005ce8 <_fstat_r+0x1c>
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	b103      	cbz	r3, 8005ce8 <_fstat_r+0x1c>
 8005ce6:	6023      	str	r3, [r4, #0]
 8005ce8:	bd38      	pop	{r3, r4, r5, pc}
 8005cea:	bf00      	nop
 8005cec:	20004250 	.word	0x20004250

08005cf0 <_isatty_r>:
 8005cf0:	b538      	push	{r3, r4, r5, lr}
 8005cf2:	4d06      	ldr	r5, [pc, #24]	@ (8005d0c <_isatty_r+0x1c>)
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	602b      	str	r3, [r5, #0]
 8005cfc:	f7fb f96d 	bl	8000fda <_isatty>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	d102      	bne.n	8005d0a <_isatty_r+0x1a>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	b103      	cbz	r3, 8005d0a <_isatty_r+0x1a>
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	20004250 	.word	0x20004250

08005d10 <_malloc_usable_size_r>:
 8005d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d14:	1f18      	subs	r0, r3, #4
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	bfbc      	itt	lt
 8005d1a:	580b      	ldrlt	r3, [r1, r0]
 8005d1c:	18c0      	addlt	r0, r0, r3
 8005d1e:	4770      	bx	lr

08005d20 <_init>:
 8005d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d22:	bf00      	nop
 8005d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d26:	bc08      	pop	{r3}
 8005d28:	469e      	mov	lr, r3
 8005d2a:	4770      	bx	lr

08005d2c <_fini>:
 8005d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2e:	bf00      	nop
 8005d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d32:	bc08      	pop	{r3}
 8005d34:	469e      	mov	lr, r3
 8005d36:	4770      	bx	lr
