Flow report for processor
Sat Oct 23 22:10:40 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Sat Oct 23 22:10:40 2021           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; processor                                       ;
; Top-level Entity Name           ; top_arm                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 749                                             ;
; Total pins                      ; 67                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 8,192                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/23/2021 22:10:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; processor           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                    ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; Assignment Name                      ; Value                                                                                                                     ; Default Value ; Entity Name ; Section Id         ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; COMPILER_SIGNATURE_ID                ; 273184159069720.163504861703972                                                                                           ; --            ; --          ; --                 ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; hazard_test        ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; eqcmp_test         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; ALU_Test           ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; mux3_test          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; decoder            ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; data_memory        ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; toparm_tb          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; flopIF_ID_test     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; instruction_memory ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; flopEX_MEM_test    ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; flopMEM_WB_test    ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                        ; --            ; --          ; flopID_EX_test     ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; toparm_tb                                                                                                                 ; --            ; --          ; eda_simulation     ;
; EDA_NETLIST_WRITER_OUTPUT_DIR        ; simulation/modelsim                                                                                                       ; --            ; --          ; eda_simulation     ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                                                                                                         ; --            ; --          ; eda_simulation     ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)                                                                                           ; <None>        ; --          ; --                 ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                           ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/microprocessor/hazard.sv                                                                                           ; --            ; --          ; hazard_test        ;
; EDA_TEST_BENCH_FILE                  ; ../tests/hazard_test.sv                                                                                                   ; --            ; --          ; hazard_test        ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/alu.sv                                                                                              ; --            ; --          ; ALU_test           ;
; EDA_TEST_BENCH_FILE                  ; ../tests/alu_test.sv                                                                                                      ; --            ; --          ; ALU_test           ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/eqcmp.sv                                                                                            ; --            ; --          ; eqcmp_test         ;
; EDA_TEST_BENCH_FILE                  ; ../tests/eqcmp_test.sv                                                                                                    ; --            ; --          ; eqcmp_test         ;
; EDA_TEST_BENCH_FILE                  ; ../tests/mux3_test.sv                                                                                                     ; --            ; --          ; mux3_test          ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/mux3.sv                                                                                             ; --            ; --          ; mux3_test          ;
; EDA_TEST_BENCH_FILE                  ; ../tests/decoder_tb.sv                                                                                                    ; --            ; --          ; decoder            ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/microprocessor/decoder.sv                                                                                          ; --            ; --          ; decoder            ;
; EDA_TEST_BENCH_FILE                  ; ../tests/dmem_tb.sv                                                                                                       ; --            ; --          ; data_memory        ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/mem_blocks/dmem.sv                                                                                                 ; --            ; --          ; data_memory        ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/mem_blocks/rom.mem                                                                                                 ; --            ; --          ; data_memory        ;
; EDA_TEST_BENCH_FILE                  ; C:/Users/Usuario/Documents/tec/ce4104-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv     ; --            ; --          ; toparm_tb          ;
; EDA_TEST_BENCH_FILE                  ; C:/Users/Usuario/Documents/tec/ce4104-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/toparm_tb.sv ; --            ; --          ; toparm_tb          ;
; EDA_TEST_BENCH_FILE                  ; ../tests/flopIF_ID_test.sv                                                                                                ; --            ; --          ; flopIF_ID_test     ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/flopIF_ID.sv                                                                                        ; --            ; --          ; flopIF_ID_test     ;
; EDA_TEST_BENCH_FILE                  ; ../tests/imem_tb.sv                                                                                                       ; --            ; --          ; instruction_memory ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/mem_blocks/imem.sv                                                                                                 ; --            ; --          ; instruction_memory ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/mem_blocks/instructions_file.mem                                                                                   ; --            ; --          ; instruction_memory ;
; EDA_TEST_BENCH_FILE                  ; ../tests/flopEX_MEM_test.sv                                                                                               ; --            ; --          ; flopEX_MEM_test    ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/flopEX_MEM.sv                                                                                       ; --            ; --          ; flopEX_MEM_test    ;
; EDA_TEST_BENCH_FILE                  ; ../tests/flopMEM_WB_test.sv                                                                                               ; --            ; --          ; flopMEM_WB_test    ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/flopMEM_WB.sv                                                                                       ; --            ; --          ; flopMEM_WB_test    ;
; EDA_TEST_BENCH_FILE                  ; ../tests/flopID_EX_test.sv                                                                                                ; --            ; --          ; flopID_EX_test     ;
; EDA_TEST_BENCH_FILE                  ; ../hdl/generic_blocks/flopID_Ex.sv                                                                                        ; --            ; --          ; flopID_EX_test     ;
; EDA_TEST_BENCH_MODULE_NAME           ; hazard_test                                                                                                               ; --            ; --          ; hazard_test        ;
; EDA_TEST_BENCH_MODULE_NAME           ; ALU_test                                                                                                                  ; --            ; --          ; ALU_test           ;
; EDA_TEST_BENCH_MODULE_NAME           ; eqcmp_test                                                                                                                ; --            ; --          ; eqcmp_test         ;
; EDA_TEST_BENCH_MODULE_NAME           ; mux3_test                                                                                                                 ; --            ; --          ; mux3_test          ;
; EDA_TEST_BENCH_MODULE_NAME           ; decoder                                                                                                                   ; --            ; --          ; decoder            ;
; EDA_TEST_BENCH_MODULE_NAME           ; data_memory                                                                                                               ; --            ; --          ; data_memory        ;
; EDA_TEST_BENCH_MODULE_NAME           ; top_arm                                                                                                                   ; --            ; --          ; toparm_tb          ;
; EDA_TEST_BENCH_MODULE_NAME           ; flopIF_ID_test                                                                                                            ; --            ; --          ; flopIF_ID_test     ;
; EDA_TEST_BENCH_MODULE_NAME           ; instruction_memory                                                                                                        ; --            ; --          ; instruction_memory ;
; EDA_TEST_BENCH_MODULE_NAME           ; flopEX_MEM_test                                                                                                           ; --            ; --          ; flopEX_MEM_test    ;
; EDA_TEST_BENCH_MODULE_NAME           ; flopMEM_WB_test                                                                                                           ; --            ; --          ; flopMEM_WB_test    ;
; EDA_TEST_BENCH_MODULE_NAME           ; flopID_EX_test                                                                                                            ; --            ; --          ; flopID_EX_test     ;
; EDA_TEST_BENCH_NAME                  ; instruction_memory                                                                                                        ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; data_memory                                                                                                               ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; decoder                                                                                                                   ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; ALU_test                                                                                                                  ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; mux3_test                                                                                                                 ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; flopIF_ID_test                                                                                                            ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; flopID_EX_test                                                                                                            ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; flopEX_MEM_test                                                                                                           ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; flopMEM_WB_test                                                                                                           ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; hazard_test                                                                                                               ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; eqcmp_test                                                                                                                ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; toparm_tb                                                                                                                 ; --            ; --          ; eda_simulation     ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                      ; --            ; --          ; eda_simulation     ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                        ; --            ; --          ; --                 ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                         ; --            ; --          ; --                 ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                    ; --            ; top_arm     ; Top                ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                    ; --            ; top_arm     ; Top                ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                    ; --            ; top_arm     ; Top                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                       ; --            ; --          ; --                 ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                     ; --            ; --          ; --                 ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                              ; --            ; --          ; --                 ;
; TOP_LEVEL_ENTITY                     ; top_arm                                                                                                                   ; processor     ; --          ; --                 ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:22     ; 1.0                     ; 4841 MB             ; 00:00:33                           ;
; Total                ; 00:00:22     ; --                      ; --                  ; 00:00:33                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-7LHI6S0S  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off processor -c processor



