-- -------------------------------------------------------------
--
-- Generated Configuration for ent_ad
--
-- Generated
--  by:  wig
--  on:  Mon Jul 18 16:07:02 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -sheet HIER=HIER_VHDL -strip -nodelta ../../verilog.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_ad-rtl-conf-c.vhd,v 1.3 2005/07/19 07:13:11 wig Exp $
-- $Date: 2005/07/19 07:13:11 $
-- $Log: ent_ad-rtl-conf-c.vhd,v $
-- Revision 1.3  2005/07/19 07:13:11  wig
-- Update testcases. Added highlow/nolowbus
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.57 2005/07/18 08:58:22 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_ad_rtl_conf / ent_ad
--
configuration ent_ad_rtl_conf of ent_ad is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ad_rtl_conf;
--
-- End of Generated Configuration ent_ad_rtl_conf
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
