

================================================================
== Vivado HLS Report for 'svm_classifier_Block_preheader_0_proc1'
================================================================
* Date:           Sun Mar 11 20:17:47 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        svm_classifier_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.16ns
ST_1: p_read_16 [1/1] 0.00ns
newFuncRoot:0  %p_read_16 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read17)

ST_1: p_read_17 [1/1] 0.00ns
newFuncRoot:1  %p_read_17 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read16)

ST_1: p_read_18 [1/1] 0.00ns
newFuncRoot:2  %p_read_18 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read15)

ST_1: p_read_19 [1/1] 0.00ns
newFuncRoot:3  %p_read_19 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read14)

ST_1: p_read_20 [1/1] 0.00ns
newFuncRoot:4  %p_read_20 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read13)

ST_1: p_read_21 [1/1] 0.00ns
newFuncRoot:5  %p_read_21 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read12)

ST_1: p_read_22 [1/1] 0.00ns
newFuncRoot:6  %p_read_22 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read11)

ST_1: p_read_23 [1/1] 0.00ns
newFuncRoot:7  %p_read_23 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read10)

ST_1: p_read_24 [1/1] 0.00ns
newFuncRoot:8  %p_read_24 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read9)

ST_1: p_read_25 [1/1] 0.00ns
newFuncRoot:9  %p_read_25 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read8)

ST_1: p_read725 [1/1] 0.00ns
newFuncRoot:10  %p_read725 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read7)

ST_1: p_read624 [1/1] 0.00ns
newFuncRoot:11  %p_read624 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read6)

ST_1: p_read523 [1/1] 0.00ns
newFuncRoot:12  %p_read523 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read5)

ST_1: p_read422 [1/1] 0.00ns
newFuncRoot:13  %p_read422 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read4)

ST_1: p_read321 [1/1] 0.00ns
newFuncRoot:14  %p_read321 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read3)

ST_1: p_read220 [1/1] 0.00ns
newFuncRoot:15  %p_read220 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read2)

ST_1: p_read119 [1/1] 0.00ns
newFuncRoot:16  %p_read119 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read1)

ST_1: p_read18 [1/1] 0.00ns
newFuncRoot:17  %p_read18 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read)

ST_1: tmp19 [1/1] 1.79ns
newFuncRoot:18  %tmp19 = add i18 %p_read18, %p_read119

ST_1: tmp20 [1/1] 2.08ns
newFuncRoot:19  %tmp20 = add i18 %p_read220, %p_read321

ST_1: tmp18 [1/1] 1.79ns
newFuncRoot:20  %tmp18 = add i18 %tmp20, %tmp19

ST_1: tmp22 [1/1] 1.79ns
newFuncRoot:21  %tmp22 = add i18 %p_read422, %p_read523

ST_1: tmp24 [1/1] 1.79ns
newFuncRoot:22  %tmp24 = add i18 %p_read725, %p_read_25

ST_1: tmp23 [1/1] 1.79ns
newFuncRoot:23  %tmp23 = add i18 %tmp24, %p_read624

ST_1: tmp21 [1/1] 1.79ns
newFuncRoot:24  %tmp21 = add i18 %tmp23, %tmp22

ST_1: tmp27 [1/1] 2.08ns
newFuncRoot:26  %tmp27 = add i18 %p_read_24, %p_read_23

ST_1: tmp28 [1/1] 2.08ns
newFuncRoot:27  %tmp28 = add i18 %p_read_22, %p_read_21

ST_1: tmp26 [1/1] 1.79ns
newFuncRoot:28  %tmp26 = add i18 %tmp28, %tmp27

ST_1: tmp30 [1/1] 1.79ns
newFuncRoot:29  %tmp30 = add i18 %p_read_20, %p_read_19

ST_1: tmp32 [1/1] 1.79ns
newFuncRoot:30  %tmp32 = add i18 %p_read_17, %p_read_16

ST_1: tmp31 [1/1] 1.79ns
newFuncRoot:31  %tmp31 = add i18 %tmp32, %p_read_18

ST_1: tmp29 [1/1] 1.79ns
newFuncRoot:32  %tmp29 = add i18 %tmp31, %tmp30

ST_1: tmp25 [1/1] 1.79ns
newFuncRoot:33  %tmp25 = add i18 %tmp29, %tmp26


 <State 2>: 5.66ns
ST_2: tmp [1/1] 1.79ns
newFuncRoot:25  %tmp = add i18 %tmp21, %tmp18

ST_2: p_Val2_80_s [1/1] 1.79ns
newFuncRoot:34  %p_Val2_80_s = add i18 %tmp25, %tmp

ST_2: tmp_15 [1/1] 0.00ns
newFuncRoot:35  %tmp_15 = sext i18 %p_Val2_80_s to i19

ST_2: r_V [1/1] 2.08ns
newFuncRoot:36  %r_V = add i19 %tmp_15, 59224

ST_2: tmp_422 [1/1] 0.00ns
newFuncRoot:37  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)

ST_2: stg_41 [1/1] 0.00ns
newFuncRoot:38  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_r, i1 %tmp_422)

ST_2: stg_42 [1/1] 0.00ns
newFuncRoot:39  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_16   (read     ) [ 000]
p_read_17   (read     ) [ 000]
p_read_18   (read     ) [ 000]
p_read_19   (read     ) [ 000]
p_read_20   (read     ) [ 000]
p_read_21   (read     ) [ 000]
p_read_22   (read     ) [ 000]
p_read_23   (read     ) [ 000]
p_read_24   (read     ) [ 000]
p_read_25   (read     ) [ 000]
p_read725   (read     ) [ 000]
p_read624   (read     ) [ 000]
p_read523   (read     ) [ 000]
p_read422   (read     ) [ 000]
p_read321   (read     ) [ 000]
p_read220   (read     ) [ 000]
p_read119   (read     ) [ 000]
p_read18    (read     ) [ 000]
tmp19       (add      ) [ 000]
tmp20       (add      ) [ 000]
tmp18       (add      ) [ 001]
tmp22       (add      ) [ 000]
tmp24       (add      ) [ 000]
tmp23       (add      ) [ 000]
tmp21       (add      ) [ 001]
tmp27       (add      ) [ 000]
tmp28       (add      ) [ 000]
tmp26       (add      ) [ 000]
tmp30       (add      ) [ 000]
tmp32       (add      ) [ 000]
tmp31       (add      ) [ 000]
tmp29       (add      ) [ 000]
tmp25       (add      ) [ 001]
tmp         (add      ) [ 000]
p_Val2_80_s (add      ) [ 000]
tmp_15      (sext     ) [ 000]
r_V         (add      ) [ 000]
tmp_422     (bitselect) [ 000]
stg_41      (write    ) [ 000]
stg_42      (ret      ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_r">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_16_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="18" slack="0"/>
<pin id="50" dir="0" index="1" bw="18" slack="0"/>
<pin id="51" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_17_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="18" slack="0"/>
<pin id="56" dir="0" index="1" bw="18" slack="0"/>
<pin id="57" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_18_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_19_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="18" slack="0"/>
<pin id="69" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_20_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_21_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="18" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_22_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="0"/>
<pin id="86" dir="0" index="1" bw="18" slack="0"/>
<pin id="87" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_23_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="18" slack="0"/>
<pin id="92" dir="0" index="1" bw="18" slack="0"/>
<pin id="93" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_24_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="18" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_25_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="0"/>
<pin id="104" dir="0" index="1" bw="18" slack="0"/>
<pin id="105" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read725_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read725/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read624_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read624/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read523_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="18" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="0"/>
<pin id="123" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read523/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read422_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="18" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="0"/>
<pin id="129" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read422/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read321_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read321/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read220_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="0"/>
<pin id="141" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read220/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read119_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="0"/>
<pin id="147" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read119/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read18_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_41_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp19_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="18" slack="0"/>
<pin id="165" dir="0" index="1" bw="18" slack="0"/>
<pin id="166" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp20_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="0"/>
<pin id="171" dir="0" index="1" bw="18" slack="0"/>
<pin id="172" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="18" slack="0"/>
<pin id="177" dir="0" index="1" bw="18" slack="0"/>
<pin id="178" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp22_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="0"/>
<pin id="184" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp24_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="18" slack="0"/>
<pin id="189" dir="0" index="1" bw="18" slack="0"/>
<pin id="190" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="18" slack="0"/>
<pin id="196" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp21_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="18" slack="0"/>
<pin id="201" dir="0" index="1" bw="18" slack="0"/>
<pin id="202" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp27_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="18" slack="0"/>
<pin id="207" dir="0" index="1" bw="18" slack="0"/>
<pin id="208" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp28_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="18" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="0"/>
<pin id="214" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp28/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp26_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="18" slack="0"/>
<pin id="220" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp30_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="18" slack="0"/>
<pin id="225" dir="0" index="1" bw="18" slack="0"/>
<pin id="226" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp30/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp32_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="0"/>
<pin id="232" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp32/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp31_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="18" slack="0"/>
<pin id="238" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp31/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp29_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="18" slack="0"/>
<pin id="244" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp29/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp25_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="0"/>
<pin id="249" dir="0" index="1" bw="18" slack="0"/>
<pin id="250" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="1"/>
<pin id="255" dir="0" index="1" bw="18" slack="1"/>
<pin id="256" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Val2_80_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="1"/>
<pin id="259" dir="0" index="1" bw="18" slack="0"/>
<pin id="260" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_80_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_15_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="0"/>
<pin id="269" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_422_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="19" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_422/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp18_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="18" slack="1"/>
<pin id="283" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp18 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp21_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="1"/>
<pin id="288" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp21 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp25_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="1"/>
<pin id="293" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="150" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="144" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="138" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="132" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="163" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="126" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="120" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="108" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="102" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="114" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="181" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="96" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="90" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="84" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="78" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="72" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="66" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="54" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="60" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="223" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="217" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="284"><net_src comp="175" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="289"><net_src comp="199" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="294"><net_src comp="247" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read1 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read2 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read3 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read4 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read5 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read6 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read7 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read8 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read9 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read10 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read11 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read12 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read13 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read14 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read15 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read16 | {1 }
	Port: svm_classifier_Block_.preheader.0_proc1 : p_read17 | {1 }
  - Chain level:
	State 1
		tmp18 : 1
		tmp23 : 1
		tmp21 : 2
		tmp26 : 1
		tmp31 : 1
		tmp29 : 2
		tmp25 : 3
	State 2
		p_Val2_80_s : 1
		tmp_15 : 2
		r_V : 3
		tmp_422 : 4
		stg_41 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      tmp19_fu_163     |    0    |    9    |
|          |      tmp20_fu_169     |    0    |    18   |
|          |      tmp18_fu_175     |    0    |    9    |
|          |      tmp22_fu_181     |    0    |    9    |
|          |      tmp24_fu_187     |    0    |    9    |
|          |      tmp23_fu_193     |    0    |    9    |
|          |      tmp21_fu_199     |    0    |    9    |
|          |      tmp27_fu_205     |    0    |    18   |
|    add   |      tmp28_fu_211     |    0    |    18   |
|          |      tmp26_fu_217     |    0    |    9    |
|          |      tmp30_fu_223     |    0    |    9    |
|          |      tmp32_fu_229     |    0    |    9    |
|          |      tmp31_fu_235     |    0    |    9    |
|          |      tmp29_fu_241     |    0    |    9    |
|          |      tmp25_fu_247     |    0    |    9    |
|          |       tmp_fu_253      |    0    |    9    |
|          |   p_Val2_80_s_fu_257  |    0    |    9    |
|          |       r_V_fu_266      |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |  p_read_16_read_fu_48 |    0    |    0    |
|          |  p_read_17_read_fu_54 |    0    |    0    |
|          |  p_read_18_read_fu_60 |    0    |    0    |
|          |  p_read_19_read_fu_66 |    0    |    0    |
|          |  p_read_20_read_fu_72 |    0    |    0    |
|          |  p_read_21_read_fu_78 |    0    |    0    |
|          |  p_read_22_read_fu_84 |    0    |    0    |
|          |  p_read_23_read_fu_90 |    0    |    0    |
|   read   |  p_read_24_read_fu_96 |    0    |    0    |
|          | p_read_25_read_fu_102 |    0    |    0    |
|          | p_read725_read_fu_108 |    0    |    0    |
|          | p_read624_read_fu_114 |    0    |    0    |
|          | p_read523_read_fu_120 |    0    |    0    |
|          | p_read422_read_fu_126 |    0    |    0    |
|          | p_read321_read_fu_132 |    0    |    0    |
|          | p_read220_read_fu_138 |    0    |    0    |
|          | p_read119_read_fu_144 |    0    |    0    |
|          |  p_read18_read_fu_150 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |  stg_41_write_fu_156  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |     tmp_15_fu_262     |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     tmp_422_fu_272    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   198   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|tmp18_reg_281|   18   |
|tmp21_reg_286|   18   |
|tmp25_reg_291|   18   |
+-------------+--------+
|    Total    |   54   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   198  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   54   |    -   |
+-----------+--------+--------+
|   Total   |   54   |   198  |
+-----------+--------+--------+
