
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402b08 <.init>:
  402b08:	stp	x29, x30, [sp, #-16]!
  402b0c:	mov	x29, sp
  402b10:	bl	403450 <__fxstatat@plt+0x60>
  402b14:	ldp	x29, x30, [sp], #16
  402b18:	ret

Disassembly of section .plt:

0000000000402b20 <mbrtowc@plt-0x20>:
  402b20:	stp	x16, x30, [sp, #-16]!
  402b24:	adrp	x16, 425000 <__fxstatat@plt+0x21c10>
  402b28:	ldr	x17, [x16, #4088]
  402b2c:	add	x16, x16, #0xff8
  402b30:	br	x17
  402b34:	nop
  402b38:	nop
  402b3c:	nop

0000000000402b40 <mbrtowc@plt>:
  402b40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b44:	ldr	x17, [x16]
  402b48:	add	x16, x16, #0x0
  402b4c:	br	x17

0000000000402b50 <memcpy@plt>:
  402b50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b54:	ldr	x17, [x16, #8]
  402b58:	add	x16, x16, #0x8
  402b5c:	br	x17

0000000000402b60 <_exit@plt>:
  402b60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b64:	ldr	x17, [x16, #16]
  402b68:	add	x16, x16, #0x10
  402b6c:	br	x17

0000000000402b70 <strtoul@plt>:
  402b70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b74:	ldr	x17, [x16, #24]
  402b78:	add	x16, x16, #0x18
  402b7c:	br	x17

0000000000402b80 <strlen@plt>:
  402b80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b84:	ldr	x17, [x16, #32]
  402b88:	add	x16, x16, #0x20
  402b8c:	br	x17

0000000000402b90 <acl_set_fd@plt>:
  402b90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b94:	ldr	x17, [x16, #40]
  402b98:	add	x16, x16, #0x28
  402b9c:	br	x17

0000000000402ba0 <exit@plt>:
  402ba0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ba4:	ldr	x17, [x16, #48]
  402ba8:	add	x16, x16, #0x30
  402bac:	br	x17

0000000000402bb0 <raise@plt>:
  402bb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bb4:	ldr	x17, [x16, #56]
  402bb8:	add	x16, x16, #0x38
  402bbc:	br	x17

0000000000402bc0 <error@plt>:
  402bc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bc4:	ldr	x17, [x16, #64]
  402bc8:	add	x16, x16, #0x40
  402bcc:	br	x17

0000000000402bd0 <fchdir@plt>:
  402bd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bd4:	ldr	x17, [x16, #72]
  402bd8:	add	x16, x16, #0x48
  402bdc:	br	x17

0000000000402be0 <rpmatch@plt>:
  402be0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402be4:	ldr	x17, [x16, #80]
  402be8:	add	x16, x16, #0x50
  402bec:	br	x17

0000000000402bf0 <acl_entries@plt>:
  402bf0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bf4:	ldr	x17, [x16, #88]
  402bf8:	add	x16, x16, #0x58
  402bfc:	br	x17

0000000000402c00 <geteuid@plt>:
  402c00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c04:	ldr	x17, [x16, #96]
  402c08:	add	x16, x16, #0x60
  402c0c:	br	x17

0000000000402c10 <__xmknod@plt>:
  402c10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c14:	ldr	x17, [x16, #104]
  402c18:	add	x16, x16, #0x68
  402c1c:	br	x17

0000000000402c20 <linkat@plt>:
  402c20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c24:	ldr	x17, [x16, #112]
  402c28:	add	x16, x16, #0x70
  402c2c:	br	x17

0000000000402c30 <readlink@plt>:
  402c30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c34:	ldr	x17, [x16, #120]
  402c38:	add	x16, x16, #0x78
  402c3c:	br	x17

0000000000402c40 <getgrnam@plt>:
  402c40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c44:	ldr	x17, [x16, #128]
  402c48:	add	x16, x16, #0x80
  402c4c:	br	x17

0000000000402c50 <getuid@plt>:
  402c50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c54:	ldr	x17, [x16, #136]
  402c58:	add	x16, x16, #0x88
  402c5c:	br	x17

0000000000402c60 <opendir@plt>:
  402c60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c64:	ldr	x17, [x16, #144]
  402c68:	add	x16, x16, #0x90
  402c6c:	br	x17

0000000000402c70 <__cxa_atexit@plt>:
  402c70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c74:	ldr	x17, [x16, #152]
  402c78:	add	x16, x16, #0x98
  402c7c:	br	x17

0000000000402c80 <unlinkat@plt>:
  402c80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c84:	ldr	x17, [x16, #160]
  402c88:	add	x16, x16, #0xa0
  402c8c:	br	x17

0000000000402c90 <clock_gettime@plt>:
  402c90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c94:	ldr	x17, [x16, #168]
  402c98:	add	x16, x16, #0xa8
  402c9c:	br	x17

0000000000402ca0 <qsort@plt>:
  402ca0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ca4:	ldr	x17, [x16, #176]
  402ca8:	add	x16, x16, #0xb0
  402cac:	br	x17

0000000000402cb0 <setvbuf@plt>:
  402cb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cb4:	ldr	x17, [x16, #184]
  402cb8:	add	x16, x16, #0xb8
  402cbc:	br	x17

0000000000402cc0 <pathconf@plt>:
  402cc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cc4:	ldr	x17, [x16, #192]
  402cc8:	add	x16, x16, #0xc0
  402ccc:	br	x17

0000000000402cd0 <euidaccess@plt>:
  402cd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cd4:	ldr	x17, [x16, #200]
  402cd8:	add	x16, x16, #0xc8
  402cdc:	br	x17

0000000000402ce0 <fork@plt>:
  402ce0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ce4:	ldr	x17, [x16, #208]
  402ce8:	add	x16, x16, #0xd0
  402cec:	br	x17

0000000000402cf0 <endgrent@plt>:
  402cf0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cf4:	ldr	x17, [x16, #216]
  402cf8:	add	x16, x16, #0xd8
  402cfc:	br	x17

0000000000402d00 <lseek@plt>:
  402d00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d04:	ldr	x17, [x16, #224]
  402d08:	add	x16, x16, #0xe0
  402d0c:	br	x17

0000000000402d10 <mkfifo@plt>:
  402d10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d14:	ldr	x17, [x16, #232]
  402d18:	add	x16, x16, #0xe8
  402d1c:	br	x17

0000000000402d20 <__fpending@plt>:
  402d20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d24:	ldr	x17, [x16, #240]
  402d28:	add	x16, x16, #0xf0
  402d2c:	br	x17

0000000000402d30 <stpcpy@plt>:
  402d30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d34:	ldr	x17, [x16, #248]
  402d38:	add	x16, x16, #0xf8
  402d3c:	br	x17

0000000000402d40 <fileno@plt>:
  402d40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d44:	ldr	x17, [x16, #256]
  402d48:	add	x16, x16, #0x100
  402d4c:	br	x17

0000000000402d50 <signal@plt>:
  402d50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d54:	ldr	x17, [x16, #264]
  402d58:	add	x16, x16, #0x108
  402d5c:	br	x17

0000000000402d60 <acl_delete_def_file@plt>:
  402d60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d64:	ldr	x17, [x16, #272]
  402d68:	add	x16, x16, #0x110
  402d6c:	br	x17

0000000000402d70 <fclose@plt>:
  402d70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d74:	ldr	x17, [x16, #280]
  402d78:	add	x16, x16, #0x118
  402d7c:	br	x17

0000000000402d80 <getpid@plt>:
  402d80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d84:	ldr	x17, [x16, #288]
  402d88:	add	x16, x16, #0x120
  402d8c:	br	x17

0000000000402d90 <nl_langinfo@plt>:
  402d90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d94:	ldr	x17, [x16, #296]
  402d98:	add	x16, x16, #0x128
  402d9c:	br	x17

0000000000402da0 <fopen@plt>:
  402da0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402da4:	ldr	x17, [x16, #304]
  402da8:	add	x16, x16, #0x130
  402dac:	br	x17

0000000000402db0 <malloc@plt>:
  402db0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402db4:	ldr	x17, [x16, #312]
  402db8:	add	x16, x16, #0x138
  402dbc:	br	x17

0000000000402dc0 <futimesat@plt>:
  402dc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402dc4:	ldr	x17, [x16, #320]
  402dc8:	add	x16, x16, #0x140
  402dcc:	br	x17

0000000000402dd0 <chmod@plt>:
  402dd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402dd4:	ldr	x17, [x16, #328]
  402dd8:	add	x16, x16, #0x148
  402ddc:	br	x17

0000000000402de0 <open@plt>:
  402de0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402de4:	ldr	x17, [x16, #336]
  402de8:	add	x16, x16, #0x150
  402dec:	br	x17

0000000000402df0 <__vasprintf_chk@plt>:
  402df0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402df4:	ldr	x17, [x16, #344]
  402df8:	add	x16, x16, #0x158
  402dfc:	br	x17

0000000000402e00 <getppid@plt>:
  402e00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e04:	ldr	x17, [x16, #352]
  402e08:	add	x16, x16, #0x160
  402e0c:	br	x17

0000000000402e10 <futimens@plt>:
  402e10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e14:	ldr	x17, [x16, #360]
  402e18:	add	x16, x16, #0x168
  402e1c:	br	x17

0000000000402e20 <strncmp@plt>:
  402e20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e24:	ldr	x17, [x16, #368]
  402e28:	add	x16, x16, #0x170
  402e2c:	br	x17

0000000000402e30 <bindtextdomain@plt>:
  402e30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e34:	ldr	x17, [x16, #376]
  402e38:	add	x16, x16, #0x178
  402e3c:	br	x17

0000000000402e40 <__libc_start_main@plt>:
  402e40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e44:	ldr	x17, [x16, #384]
  402e48:	add	x16, x16, #0x180
  402e4c:	br	x17

0000000000402e50 <__printf_chk@plt>:
  402e50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e54:	ldr	x17, [x16, #392]
  402e58:	add	x16, x16, #0x188
  402e5c:	br	x17

0000000000402e60 <acl_get_tag_type@plt>:
  402e60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e64:	ldr	x17, [x16, #400]
  402e68:	add	x16, x16, #0x190
  402e6c:	br	x17

0000000000402e70 <memset@plt>:
  402e70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e74:	ldr	x17, [x16, #408]
  402e78:	add	x16, x16, #0x198
  402e7c:	br	x17

0000000000402e80 <fdopen@plt>:
  402e80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e84:	ldr	x17, [x16, #416]
  402e88:	add	x16, x16, #0x1a0
  402e8c:	br	x17

0000000000402e90 <gettimeofday@plt>:
  402e90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e94:	ldr	x17, [x16, #424]
  402e98:	add	x16, x16, #0x1a8
  402e9c:	br	x17

0000000000402ea0 <getpwnam@plt>:
  402ea0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ea4:	ldr	x17, [x16, #432]
  402ea8:	add	x16, x16, #0x1b0
  402eac:	br	x17

0000000000402eb0 <fchmod@plt>:
  402eb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402eb4:	ldr	x17, [x16, #440]
  402eb8:	add	x16, x16, #0x1b8
  402ebc:	br	x17

0000000000402ec0 <__vfprintf_chk@plt>:
  402ec0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ec4:	ldr	x17, [x16, #448]
  402ec8:	add	x16, x16, #0x1c0
  402ecc:	br	x17

0000000000402ed0 <calloc@plt>:
  402ed0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ed4:	ldr	x17, [x16, #456]
  402ed8:	add	x16, x16, #0x1c8
  402edc:	br	x17

0000000000402ee0 <bcmp@plt>:
  402ee0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ee4:	ldr	x17, [x16, #464]
  402ee8:	add	x16, x16, #0x1d0
  402eec:	br	x17

0000000000402ef0 <readdir@plt>:
  402ef0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ef4:	ldr	x17, [x16, #472]
  402ef8:	add	x16, x16, #0x1d8
  402efc:	br	x17

0000000000402f00 <realloc@plt>:
  402f00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f04:	ldr	x17, [x16, #480]
  402f08:	add	x16, x16, #0x1e0
  402f0c:	br	x17

0000000000402f10 <acl_set_file@plt>:
  402f10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f14:	ldr	x17, [x16, #488]
  402f18:	add	x16, x16, #0x1e8
  402f1c:	br	x17

0000000000402f20 <getpagesize@plt>:
  402f20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f24:	ldr	x17, [x16, #496]
  402f28:	add	x16, x16, #0x1f0
  402f2c:	br	x17

0000000000402f30 <acl_from_mode@plt>:
  402f30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f34:	ldr	x17, [x16, #504]
  402f38:	add	x16, x16, #0x1f8
  402f3c:	br	x17

0000000000402f40 <acl_get_fd@plt>:
  402f40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f44:	ldr	x17, [x16, #512]
  402f48:	add	x16, x16, #0x200
  402f4c:	br	x17

0000000000402f50 <closedir@plt>:
  402f50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f54:	ldr	x17, [x16, #520]
  402f58:	add	x16, x16, #0x208
  402f5c:	br	x17

0000000000402f60 <close@plt>:
  402f60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f64:	ldr	x17, [x16, #528]
  402f68:	add	x16, x16, #0x210
  402f6c:	br	x17

0000000000402f70 <strrchr@plt>:
  402f70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f74:	ldr	x17, [x16, #536]
  402f78:	add	x16, x16, #0x218
  402f7c:	br	x17

0000000000402f80 <__gmon_start__@plt>:
  402f80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f84:	ldr	x17, [x16, #544]
  402f88:	add	x16, x16, #0x220
  402f8c:	br	x17

0000000000402f90 <fdopendir@plt>:
  402f90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f94:	ldr	x17, [x16, #552]
  402f98:	add	x16, x16, #0x228
  402f9c:	br	x17

0000000000402fa0 <write@plt>:
  402fa0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fa4:	ldr	x17, [x16, #560]
  402fa8:	add	x16, x16, #0x230
  402fac:	br	x17

0000000000402fb0 <abort@plt>:
  402fb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fb4:	ldr	x17, [x16, #568]
  402fb8:	add	x16, x16, #0x238
  402fbc:	br	x17

0000000000402fc0 <posix_fadvise@plt>:
  402fc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fc4:	ldr	x17, [x16, #576]
  402fc8:	add	x16, x16, #0x240
  402fcc:	br	x17

0000000000402fd0 <mbsinit@plt>:
  402fd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fd4:	ldr	x17, [x16, #584]
  402fd8:	add	x16, x16, #0x248
  402fdc:	br	x17

0000000000402fe0 <__overflow@plt>:
  402fe0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fe4:	ldr	x17, [x16, #592]
  402fe8:	add	x16, x16, #0x250
  402fec:	br	x17

0000000000402ff0 <fpathconf@plt>:
  402ff0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ff4:	ldr	x17, [x16, #600]
  402ff8:	add	x16, x16, #0x258
  402ffc:	br	x17

0000000000403000 <fread_unlocked@plt>:
  403000:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403004:	ldr	x17, [x16, #608]
  403008:	add	x16, x16, #0x260
  40300c:	br	x17

0000000000403010 <canonicalize_file_name@plt>:
  403010:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403014:	ldr	x17, [x16, #616]
  403018:	add	x16, x16, #0x268
  40301c:	br	x17

0000000000403020 <memcmp@plt>:
  403020:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403024:	ldr	x17, [x16, #624]
  403028:	add	x16, x16, #0x270
  40302c:	br	x17

0000000000403030 <textdomain@plt>:
  403030:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403034:	ldr	x17, [x16, #632]
  403038:	add	x16, x16, #0x278
  40303c:	br	x17

0000000000403040 <getopt_long@plt>:
  403040:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403044:	ldr	x17, [x16, #640]
  403048:	add	x16, x16, #0x280
  40304c:	br	x17

0000000000403050 <__fprintf_chk@plt>:
  403050:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403054:	ldr	x17, [x16, #648]
  403058:	add	x16, x16, #0x288
  40305c:	br	x17

0000000000403060 <strcmp@plt>:
  403060:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403064:	ldr	x17, [x16, #656]
  403068:	add	x16, x16, #0x290
  40306c:	br	x17

0000000000403070 <__ctype_b_loc@plt>:
  403070:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403074:	ldr	x17, [x16, #664]
  403078:	add	x16, x16, #0x298
  40307c:	br	x17

0000000000403080 <rewinddir@plt>:
  403080:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403084:	ldr	x17, [x16, #672]
  403088:	add	x16, x16, #0x2a0
  40308c:	br	x17

0000000000403090 <rmdir@plt>:
  403090:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403094:	ldr	x17, [x16, #680]
  403098:	add	x16, x16, #0x2a8
  40309c:	br	x17

00000000004030a0 <lchown@plt>:
  4030a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030a4:	ldr	x17, [x16, #688]
  4030a8:	add	x16, x16, #0x2b0
  4030ac:	br	x17

00000000004030b0 <acl_get_file@plt>:
  4030b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030b4:	ldr	x17, [x16, #696]
  4030b8:	add	x16, x16, #0x2b8
  4030bc:	br	x17

00000000004030c0 <fseeko@plt>:
  4030c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030c4:	ldr	x17, [x16, #704]
  4030c8:	add	x16, x16, #0x2c0
  4030cc:	br	x17

00000000004030d0 <chdir@plt>:
  4030d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030d4:	ldr	x17, [x16, #712]
  4030d8:	add	x16, x16, #0x2c8
  4030dc:	br	x17

00000000004030e0 <free@plt>:
  4030e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030e4:	ldr	x17, [x16, #720]
  4030e8:	add	x16, x16, #0x2d0
  4030ec:	br	x17

00000000004030f0 <renameat2@plt>:
  4030f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030f4:	ldr	x17, [x16, #728]
  4030f8:	add	x16, x16, #0x2d8
  4030fc:	br	x17

0000000000403100 <__ctype_get_mb_cur_max@plt>:
  403100:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403104:	ldr	x17, [x16, #736]
  403108:	add	x16, x16, #0x2e0
  40310c:	br	x17

0000000000403110 <getgid@plt>:
  403110:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403114:	ldr	x17, [x16, #744]
  403118:	add	x16, x16, #0x2e8
  40311c:	br	x17

0000000000403120 <attr_copy_fd@plt>:
  403120:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403124:	ldr	x17, [x16, #752]
  403128:	add	x16, x16, #0x2f0
  40312c:	br	x17

0000000000403130 <renameat@plt>:
  403130:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403134:	ldr	x17, [x16, #760]
  403138:	add	x16, x16, #0x2f8
  40313c:	br	x17

0000000000403140 <acl_get_entry@plt>:
  403140:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403144:	ldr	x17, [x16, #768]
  403148:	add	x16, x16, #0x300
  40314c:	br	x17

0000000000403150 <strspn@plt>:
  403150:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403154:	ldr	x17, [x16, #776]
  403158:	add	x16, x16, #0x308
  40315c:	br	x17

0000000000403160 <strchr@plt>:
  403160:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403164:	ldr	x17, [x16, #784]
  403168:	add	x16, x16, #0x310
  40316c:	br	x17

0000000000403170 <utimensat@plt>:
  403170:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403174:	ldr	x17, [x16, #792]
  403178:	add	x16, x16, #0x318
  40317c:	br	x17

0000000000403180 <rename@plt>:
  403180:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403184:	ldr	x17, [x16, #800]
  403188:	add	x16, x16, #0x320
  40318c:	br	x17

0000000000403190 <fwrite@plt>:
  403190:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403194:	ldr	x17, [x16, #808]
  403198:	add	x16, x16, #0x328
  40319c:	br	x17

00000000004031a0 <fcntl@plt>:
  4031a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031a4:	ldr	x17, [x16, #816]
  4031a8:	add	x16, x16, #0x330
  4031ac:	br	x17

00000000004031b0 <attr_copy_file@plt>:
  4031b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031b4:	ldr	x17, [x16, #824]
  4031b8:	add	x16, x16, #0x338
  4031bc:	br	x17

00000000004031c0 <fflush@plt>:
  4031c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031c4:	ldr	x17, [x16, #832]
  4031c8:	add	x16, x16, #0x340
  4031cc:	br	x17

00000000004031d0 <attr_copy_check_permissions@plt>:
  4031d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031d4:	ldr	x17, [x16, #840]
  4031d8:	add	x16, x16, #0x348
  4031dc:	br	x17

00000000004031e0 <strcpy@plt>:
  4031e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031e4:	ldr	x17, [x16, #848]
  4031e8:	add	x16, x16, #0x350
  4031ec:	br	x17

00000000004031f0 <dirfd@plt>:
  4031f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031f4:	ldr	x17, [x16, #856]
  4031f8:	add	x16, x16, #0x358
  4031fc:	br	x17

0000000000403200 <endpwent@plt>:
  403200:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403204:	ldr	x17, [x16, #864]
  403208:	add	x16, x16, #0x360
  40320c:	br	x17

0000000000403210 <__explicit_bzero_chk@plt>:
  403210:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403214:	ldr	x17, [x16, #872]
  403218:	add	x16, x16, #0x368
  40321c:	br	x17

0000000000403220 <__lxstat@plt>:
  403220:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403224:	ldr	x17, [x16, #880]
  403228:	add	x16, x16, #0x370
  40322c:	br	x17

0000000000403230 <read@plt>:
  403230:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403234:	ldr	x17, [x16, #888]
  403238:	add	x16, x16, #0x378
  40323c:	br	x17

0000000000403240 <__mempcpy_chk@plt>:
  403240:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403244:	ldr	x17, [x16, #896]
  403248:	add	x16, x16, #0x380
  40324c:	br	x17

0000000000403250 <utimes@plt>:
  403250:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403254:	ldr	x17, [x16, #904]
  403258:	add	x16, x16, #0x388
  40325c:	br	x17

0000000000403260 <__fxstat@plt>:
  403260:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403264:	ldr	x17, [x16, #912]
  403268:	add	x16, x16, #0x390
  40326c:	br	x17

0000000000403270 <dcgettext@plt>:
  403270:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403274:	ldr	x17, [x16, #920]
  403278:	add	x16, x16, #0x398
  40327c:	br	x17

0000000000403280 <fputs_unlocked@plt>:
  403280:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403284:	ldr	x17, [x16, #928]
  403288:	add	x16, x16, #0x3a0
  40328c:	br	x17

0000000000403290 <__freading@plt>:
  403290:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403294:	ldr	x17, [x16, #936]
  403298:	add	x16, x16, #0x3a8
  40329c:	br	x17

00000000004032a0 <ftruncate@plt>:
  4032a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032a4:	ldr	x17, [x16, #944]
  4032a8:	add	x16, x16, #0x3b0
  4032ac:	br	x17

00000000004032b0 <symlinkat@plt>:
  4032b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032b4:	ldr	x17, [x16, #952]
  4032b8:	add	x16, x16, #0x3b8
  4032bc:	br	x17

00000000004032c0 <fallocate@plt>:
  4032c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032c4:	ldr	x17, [x16, #960]
  4032c8:	add	x16, x16, #0x3c0
  4032cc:	br	x17

00000000004032d0 <iswprint@plt>:
  4032d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032d4:	ldr	x17, [x16, #968]
  4032d8:	add	x16, x16, #0x3c8
  4032dc:	br	x17

00000000004032e0 <umask@plt>:
  4032e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032e4:	ldr	x17, [x16, #976]
  4032e8:	add	x16, x16, #0x3d0
  4032ec:	br	x17

00000000004032f0 <openat@plt>:
  4032f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032f4:	ldr	x17, [x16, #984]
  4032f8:	add	x16, x16, #0x3d8
  4032fc:	br	x17

0000000000403300 <__assert_fail@plt>:
  403300:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403304:	ldr	x17, [x16, #992]
  403308:	add	x16, x16, #0x3e0
  40330c:	br	x17

0000000000403310 <__errno_location@plt>:
  403310:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403314:	ldr	x17, [x16, #1000]
  403318:	add	x16, x16, #0x3e8
  40331c:	br	x17

0000000000403320 <execlp@plt>:
  403320:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403324:	ldr	x17, [x16, #1008]
  403328:	add	x16, x16, #0x3f0
  40332c:	br	x17

0000000000403330 <getenv@plt>:
  403330:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403334:	ldr	x17, [x16, #1016]
  403338:	add	x16, x16, #0x3f8
  40333c:	br	x17

0000000000403340 <__xstat@plt>:
  403340:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403344:	ldr	x17, [x16, #1024]
  403348:	add	x16, x16, #0x400
  40334c:	br	x17

0000000000403350 <chown@plt>:
  403350:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403354:	ldr	x17, [x16, #1032]
  403358:	add	x16, x16, #0x408
  40335c:	br	x17

0000000000403360 <__getdelim@plt>:
  403360:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403364:	ldr	x17, [x16, #1040]
  403368:	add	x16, x16, #0x410
  40336c:	br	x17

0000000000403370 <waitpid@plt>:
  403370:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403374:	ldr	x17, [x16, #1048]
  403378:	add	x16, x16, #0x418
  40337c:	br	x17

0000000000403380 <unlink@plt>:
  403380:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403384:	ldr	x17, [x16, #1056]
  403388:	add	x16, x16, #0x420
  40338c:	br	x17

0000000000403390 <fchown@plt>:
  403390:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403394:	ldr	x17, [x16, #1064]
  403398:	add	x16, x16, #0x428
  40339c:	br	x17

00000000004033a0 <mkdir@plt>:
  4033a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033a4:	ldr	x17, [x16, #1072]
  4033a8:	add	x16, x16, #0x430
  4033ac:	br	x17

00000000004033b0 <error_at_line@plt>:
  4033b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033b4:	ldr	x17, [x16, #1080]
  4033b8:	add	x16, x16, #0x438
  4033bc:	br	x17

00000000004033c0 <ioctl@plt>:
  4033c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033c4:	ldr	x17, [x16, #1088]
  4033c8:	add	x16, x16, #0x440
  4033cc:	br	x17

00000000004033d0 <setlocale@plt>:
  4033d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033d4:	ldr	x17, [x16, #1096]
  4033d8:	add	x16, x16, #0x448
  4033dc:	br	x17

00000000004033e0 <acl_free@plt>:
  4033e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033e4:	ldr	x17, [x16, #1104]
  4033e8:	add	x16, x16, #0x450
  4033ec:	br	x17

00000000004033f0 <__fxstatat@plt>:
  4033f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033f4:	ldr	x17, [x16, #1112]
  4033f8:	add	x16, x16, #0x458
  4033fc:	br	x17

Disassembly of section .text:

0000000000403400 <.text>:
  403400:	mov	x29, #0x0                   	// #0
  403404:	mov	x30, #0x0                   	// #0
  403408:	mov	x5, x0
  40340c:	ldr	x1, [sp]
  403410:	add	x2, sp, #0x8
  403414:	mov	x6, sp
  403418:	movz	x0, #0x0, lsl #48
  40341c:	movk	x0, #0x0, lsl #32
  403420:	movk	x0, #0x40, lsl #16
  403424:	movk	x0, #0x37f4
  403428:	movz	x3, #0x0, lsl #48
  40342c:	movk	x3, #0x0, lsl #32
  403430:	movk	x3, #0x41, lsl #16
  403434:	movk	x3, #0x2838
  403438:	movz	x4, #0x0, lsl #48
  40343c:	movk	x4, #0x0, lsl #32
  403440:	movk	x4, #0x41, lsl #16
  403444:	movk	x4, #0x28b8
  403448:	bl	402e40 <__libc_start_main@plt>
  40344c:	bl	402fb0 <abort@plt>
  403450:	adrp	x0, 425000 <__fxstatat@plt+0x21c10>
  403454:	ldr	x0, [x0, #4064]
  403458:	cbz	x0, 403460 <__fxstatat@plt+0x70>
  40345c:	b	402f80 <__gmon_start__@plt>
  403460:	ret
  403464:	nop
  403468:	adrp	x0, 426000 <__fxstatat@plt+0x22c10>
  40346c:	add	x0, x0, #0x4f8
  403470:	adrp	x1, 426000 <__fxstatat@plt+0x22c10>
  403474:	add	x1, x1, #0x4f8
  403478:	cmp	x1, x0
  40347c:	b.eq	403494 <__fxstatat@plt+0xa4>  // b.none
  403480:	adrp	x1, 412000 <__fxstatat@plt+0xec10>
  403484:	ldr	x1, [x1, #2280]
  403488:	cbz	x1, 403494 <__fxstatat@plt+0xa4>
  40348c:	mov	x16, x1
  403490:	br	x16
  403494:	ret
  403498:	adrp	x0, 426000 <__fxstatat@plt+0x22c10>
  40349c:	add	x0, x0, #0x4f8
  4034a0:	adrp	x1, 426000 <__fxstatat@plt+0x22c10>
  4034a4:	add	x1, x1, #0x4f8
  4034a8:	sub	x1, x1, x0
  4034ac:	lsr	x2, x1, #63
  4034b0:	add	x1, x2, x1, asr #3
  4034b4:	cmp	xzr, x1, asr #1
  4034b8:	asr	x1, x1, #1
  4034bc:	b.eq	4034d4 <__fxstatat@plt+0xe4>  // b.none
  4034c0:	adrp	x2, 412000 <__fxstatat@plt+0xec10>
  4034c4:	ldr	x2, [x2, #2288]
  4034c8:	cbz	x2, 4034d4 <__fxstatat@plt+0xe4>
  4034cc:	mov	x16, x2
  4034d0:	br	x16
  4034d4:	ret
  4034d8:	stp	x29, x30, [sp, #-32]!
  4034dc:	mov	x29, sp
  4034e0:	str	x19, [sp, #16]
  4034e4:	adrp	x19, 426000 <__fxstatat@plt+0x22c10>
  4034e8:	ldrb	w0, [x19, #1328]
  4034ec:	cbnz	w0, 4034fc <__fxstatat@plt+0x10c>
  4034f0:	bl	403468 <__fxstatat@plt+0x78>
  4034f4:	mov	w0, #0x1                   	// #1
  4034f8:	strb	w0, [x19, #1328]
  4034fc:	ldr	x19, [sp, #16]
  403500:	ldp	x29, x30, [sp], #32
  403504:	ret
  403508:	b	403498 <__fxstatat@plt+0xa8>
  40350c:	sub	sp, sp, #0xa0
  403510:	stp	x20, x19, [sp, #144]
  403514:	mov	w19, w0
  403518:	stp	x29, x30, [sp, #112]
  40351c:	stp	x22, x21, [sp, #128]
  403520:	add	x29, sp, #0x70
  403524:	cbnz	w0, 4037b8 <__fxstatat@plt+0x3c8>
  403528:	adrp	x1, 412000 <__fxstatat@plt+0xec10>
  40352c:	add	x1, x1, #0xccf
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x0, xzr
  403538:	bl	403270 <dcgettext@plt>
  40353c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  403540:	ldr	x2, [x8, #2464]
  403544:	mov	x1, x0
  403548:	mov	w0, #0x1                   	// #1
  40354c:	mov	x3, x2
  403550:	mov	x4, x2
  403554:	mov	x5, x2
  403558:	bl	402e50 <__printf_chk@plt>
  40355c:	adrp	x1, 412000 <__fxstatat@plt+0xec10>
  403560:	add	x1, x1, #0xd74
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	403270 <dcgettext@plt>
  403570:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  403574:	ldr	x1, [x22, #1304]
  403578:	bl	403280 <fputs_unlocked@plt>
  40357c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403580:	add	x1, x1, #0x9ff
  403584:	mov	w2, #0x5                   	// #5
  403588:	mov	x0, xzr
  40358c:	bl	403270 <dcgettext@plt>
  403590:	ldr	x1, [x22, #1304]
  403594:	bl	403280 <fputs_unlocked@plt>
  403598:	adrp	x1, 412000 <__fxstatat@plt+0xec10>
  40359c:	add	x1, x1, #0xf45
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	mov	x0, xzr
  4035a8:	bl	403270 <dcgettext@plt>
  4035ac:	ldr	x1, [x22, #1304]
  4035b0:	bl	403280 <fputs_unlocked@plt>
  4035b4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035b8:	add	x1, x1, #0x116
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	mov	x0, xzr
  4035c4:	bl	403270 <dcgettext@plt>
  4035c8:	ldr	x1, [x22, #1304]
  4035cc:	bl	403280 <fputs_unlocked@plt>
  4035d0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035d4:	add	x1, x1, #0x2a7
  4035d8:	mov	w2, #0x5                   	// #5
  4035dc:	mov	x0, xzr
  4035e0:	bl	403270 <dcgettext@plt>
  4035e4:	ldr	x1, [x22, #1304]
  4035e8:	bl	403280 <fputs_unlocked@plt>
  4035ec:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035f0:	add	x1, x1, #0x49f
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	mov	x0, xzr
  4035fc:	bl	403270 <dcgettext@plt>
  403600:	ldr	x1, [x22, #1304]
  403604:	bl	403280 <fputs_unlocked@plt>
  403608:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40360c:	add	x1, x1, #0x5fa
  403610:	mov	w2, #0x5                   	// #5
  403614:	mov	x0, xzr
  403618:	bl	403270 <dcgettext@plt>
  40361c:	ldr	x1, [x22, #1304]
  403620:	bl	403280 <fputs_unlocked@plt>
  403624:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403628:	add	x1, x1, #0x627
  40362c:	mov	w2, #0x5                   	// #5
  403630:	mov	x0, xzr
  403634:	bl	403270 <dcgettext@plt>
  403638:	ldr	x1, [x22, #1304]
  40363c:	bl	403280 <fputs_unlocked@plt>
  403640:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403644:	add	x1, x1, #0xa4a
  403648:	mov	w2, #0x5                   	// #5
  40364c:	mov	x0, xzr
  403650:	bl	403270 <dcgettext@plt>
  403654:	ldr	x1, [x22, #1304]
  403658:	bl	403280 <fputs_unlocked@plt>
  40365c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403660:	add	x1, x1, #0xb27
  403664:	mov	w2, #0x5                   	// #5
  403668:	mov	x0, xzr
  40366c:	bl	403270 <dcgettext@plt>
  403670:	ldr	x1, [x22, #1304]
  403674:	bl	403280 <fputs_unlocked@plt>
  403678:	adrp	x8, 412000 <__fxstatat@plt+0xec10>
  40367c:	add	x8, x8, #0xc38
  403680:	ldp	q0, q1, [x8, #48]
  403684:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403688:	adrp	x20, 413000 <__fxstatat@plt+0xfc10>
  40368c:	add	x1, x1, #0xc05
  403690:	str	q0, [sp, #48]
  403694:	ldp	q2, q0, [x8, #80]
  403698:	mov	x21, sp
  40369c:	add	x20, x20, #0x65d
  4036a0:	stp	q1, q2, [sp, #64]
  4036a4:	ldr	q1, [x8]
  4036a8:	str	q0, [sp, #96]
  4036ac:	ldp	q0, q3, [x8, #16]
  4036b0:	stp	q1, q0, [sp]
  4036b4:	str	q3, [sp, #32]
  4036b8:	mov	x0, x20
  4036bc:	bl	403060 <strcmp@plt>
  4036c0:	cbz	w0, 4036cc <__fxstatat@plt+0x2dc>
  4036c4:	ldr	x1, [x21, #16]!
  4036c8:	cbnz	x1, 4036b8 <__fxstatat@plt+0x2c8>
  4036cc:	ldr	x8, [x21, #8]
  4036d0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4036d4:	add	x1, x1, #0xc64
  4036d8:	mov	w2, #0x5                   	// #5
  4036dc:	cmp	x8, #0x0
  4036e0:	mov	x0, xzr
  4036e4:	csel	x21, x20, x8, eq  // eq = none
  4036e8:	bl	403270 <dcgettext@plt>
  4036ec:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  4036f0:	adrp	x3, 413000 <__fxstatat@plt+0xfc10>
  4036f4:	mov	x1, x0
  4036f8:	add	x2, x2, #0x73e
  4036fc:	add	x3, x3, #0xc7b
  403700:	mov	w0, #0x1                   	// #1
  403704:	bl	402e50 <__printf_chk@plt>
  403708:	mov	w0, #0x5                   	// #5
  40370c:	mov	x1, xzr
  403710:	bl	4033d0 <setlocale@plt>
  403714:	cbz	x0, 403748 <__fxstatat@plt+0x358>
  403718:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40371c:	add	x1, x1, #0xca3
  403720:	mov	w2, #0x3                   	// #3
  403724:	bl	402e20 <strncmp@plt>
  403728:	cbz	w0, 403748 <__fxstatat@plt+0x358>
  40372c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403730:	add	x1, x1, #0xca7
  403734:	mov	w2, #0x5                   	// #5
  403738:	mov	x0, xzr
  40373c:	bl	403270 <dcgettext@plt>
  403740:	ldr	x1, [x22, #1304]
  403744:	bl	403280 <fputs_unlocked@plt>
  403748:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40374c:	add	x1, x1, #0xcee
  403750:	mov	w2, #0x5                   	// #5
  403754:	mov	x0, xzr
  403758:	bl	403270 <dcgettext@plt>
  40375c:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  403760:	mov	x1, x0
  403764:	add	x2, x2, #0xc7b
  403768:	mov	w0, #0x1                   	// #1
  40376c:	mov	x3, x20
  403770:	bl	402e50 <__printf_chk@plt>
  403774:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403778:	add	x1, x1, #0xd09
  40377c:	mov	w2, #0x5                   	// #5
  403780:	mov	x0, xzr
  403784:	bl	403270 <dcgettext@plt>
  403788:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40378c:	adrp	x9, 413000 <__fxstatat@plt+0xfc10>
  403790:	add	x8, x8, #0xe1c
  403794:	add	x9, x9, #0xc21
  403798:	cmp	x21, x20
  40379c:	mov	x1, x0
  4037a0:	csel	x3, x9, x8, eq  // eq = none
  4037a4:	mov	w0, #0x1                   	// #1
  4037a8:	mov	x2, x21
  4037ac:	bl	402e50 <__printf_chk@plt>
  4037b0:	mov	w0, w19
  4037b4:	bl	402ba0 <exit@plt>
  4037b8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4037bc:	ldr	x20, [x8, #1280]
  4037c0:	adrp	x1, 412000 <__fxstatat@plt+0xec10>
  4037c4:	add	x1, x1, #0xca8
  4037c8:	mov	w2, #0x5                   	// #5
  4037cc:	mov	x0, xzr
  4037d0:	bl	403270 <dcgettext@plt>
  4037d4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4037d8:	ldr	x3, [x8, #2464]
  4037dc:	mov	x2, x0
  4037e0:	mov	w1, #0x1                   	// #1
  4037e4:	mov	x0, x20
  4037e8:	bl	403050 <__fprintf_chk@plt>
  4037ec:	mov	w0, w19
  4037f0:	bl	402ba0 <exit@plt>
  4037f4:	sub	sp, sp, #0x160
  4037f8:	stp	x29, x30, [sp, #256]
  4037fc:	stp	x28, x27, [sp, #272]
  403800:	stp	x26, x25, [sp, #288]
  403804:	stp	x24, x23, [sp, #304]
  403808:	stp	x22, x21, [sp, #320]
  40380c:	stp	x20, x19, [sp, #336]
  403810:	ldr	x8, [x1]
  403814:	mov	w22, w0
  403818:	add	x29, sp, #0x100
  40381c:	mov	x21, x1
  403820:	mov	x0, x8
  403824:	bl	40c154 <__fxstatat@plt+0x8d64>
  403828:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40382c:	add	x1, x1, #0xe1c
  403830:	mov	w0, #0x6                   	// #6
  403834:	bl	4033d0 <setlocale@plt>
  403838:	adrp	x19, 413000 <__fxstatat@plt+0xfc10>
  40383c:	add	x19, x19, #0x742
  403840:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403844:	add	x1, x1, #0x665
  403848:	mov	x0, x19
  40384c:	bl	402e30 <bindtextdomain@plt>
  403850:	mov	x0, x19
  403854:	bl	403030 <textdomain@plt>
  403858:	adrp	x0, 409000 <__fxstatat@plt+0x5c10>
  40385c:	add	x0, x0, #0xd9c
  403860:	bl	4128c0 <__fxstatat@plt+0xf4d0>
  403864:	add	x0, sp, #0x28
  403868:	bl	408104 <__fxstatat@plt+0x4d14>
  40386c:	movi	v0.2s, #0x4
  403870:	adrp	x11, 412000 <__fxstatat@plt+0xec10>
  403874:	stur	d0, [sp, #44]
  403878:	ldr	d0, [x11, #2296]
  40387c:	mov	w8, #0x101                 	// #257
  403880:	mov	w9, #0x100                 	// #256
  403884:	mov	w10, #0x1000000             	// #16777216
  403888:	mov	w27, #0x1                   	// #1
  40388c:	str	w8, [sp, #60]
  403890:	adrp	x12, 426000 <__fxstatat@plt+0x22c10>
  403894:	strh	w9, [sp, #64]
  403898:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  40389c:	str	w10, [sp, #80]
  4038a0:	adrp	x10, 426000 <__fxstatat@plt+0x22c10>
  4038a4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4038a8:	mov	w0, wzr
  4038ac:	str	wzr, [sp, #96]
  4038b0:	strb	wzr, [sp, #74]
  4038b4:	str	wzr, [sp, #68]
  4038b8:	strh	wzr, [sp, #72]
  4038bc:	strb	wzr, [sp, #84]
  4038c0:	str	wzr, [sp, #40]
  4038c4:	strb	wzr, [sp, #79]
  4038c8:	stur	wzr, [sp, #85]
  4038cc:	stp	xzr, xzr, [sp, #104]
  4038d0:	stur	w27, [sp, #75]
  4038d4:	str	xzr, [x12, #1336]
  4038d8:	str	xzr, [x9, #1344]
  4038dc:	strb	wzr, [x10, #1352]
  4038e0:	stur	d0, [sp, #52]
  4038e4:	strb	wzr, [x8, #1353]
  4038e8:	bl	4032e0 <umask@plt>
  4038ec:	adrp	x25, 413000 <__fxstatat@plt+0xfc10>
  4038f0:	adrp	x26, 412000 <__fxstatat@plt+0xec10>
  4038f4:	adrp	x24, 412000 <__fxstatat@plt+0xec10>
  4038f8:	mov	w20, wzr
  4038fc:	mov	w28, wzr
  403900:	mov	x19, xzr
  403904:	add	x25, x25, #0x677
  403908:	add	x26, x26, #0x9f8
  40390c:	adrp	x23, 426000 <__fxstatat@plt+0x22c10>
  403910:	add	x24, x24, #0x900
  403914:	str	xzr, [sp]
  403918:	str	xzr, [sp, #32]
  40391c:	str	wzr, [sp, #12]
  403920:	str	xzr, [sp, #16]
  403924:	str	wzr, [sp, #28]
  403928:	mov	w0, w22
  40392c:	mov	x1, x21
  403930:	mov	x2, x25
  403934:	mov	x3, x26
  403938:	mov	x4, xzr
  40393c:	bl	403040 <getopt_long@plt>
  403940:	add	w8, w0, #0x3
  403944:	cmp	w8, #0x79
  403948:	b.hi	403968 <__fxstatat@plt+0x578>  // b.pmore
  40394c:	adr	x9, 403928 <__fxstatat@plt+0x538>
  403950:	ldrh	w10, [x24, x8, lsl #1]
  403954:	add	x9, x9, x10, lsl #2
  403958:	br	x9
  40395c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403960:	strb	w27, [x8, #1354]
  403964:	b	403928 <__fxstatat@plt+0x538>
  403968:	cmp	w0, #0x100
  40396c:	b.eq	4039e4 <__fxstatat@plt+0x5f4>  // b.none
  403970:	cmp	w0, #0x101
  403974:	b.ne	4040c4 <__fxstatat@plt+0xcd4>  // b.any
  403978:	ldr	x0, [x23, #1288]
  40397c:	bl	410374 <__fxstatat@plt+0xcf84>
  403980:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403984:	str	x0, [x8, #1136]
  403988:	mov	w8, #0x1                   	// #1
  40398c:	str	w8, [sp, #28]
  403990:	b	403928 <__fxstatat@plt+0x538>
  403994:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403998:	mov	w0, #0x11                  	// #17
  40399c:	mov	x1, xzr
  4039a0:	strb	w27, [x8, #1352]
  4039a4:	bl	402d50 <signal@plt>
  4039a8:	b	403928 <__fxstatat@plt+0x538>
  4039ac:	ldr	x8, [x23, #1288]
  4039b0:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  4039b4:	str	x8, [x9, #1344]
  4039b8:	b	403928 <__fxstatat@plt+0x538>
  4039bc:	ldr	x8, [x23, #1288]
  4039c0:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  4039c4:	str	x8, [x9, #1336]
  4039c8:	b	403928 <__fxstatat@plt+0x538>
  4039cc:	mov	w8, #0x1                   	// #1
  4039d0:	str	w8, [sp, #12]
  4039d4:	b	403928 <__fxstatat@plt+0x538>
  4039d8:	cbnz	x19, 403f9c <__fxstatat@plt+0xbac>
  4039dc:	ldr	x19, [x23, #1288]
  4039e0:	b	403928 <__fxstatat@plt+0x538>
  4039e4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4039e8:	mov	w2, #0x5                   	// #5
  4039ec:	mov	x0, xzr
  4039f0:	add	x1, x1, #0x6b2
  4039f4:	b	403a10 <__fxstatat@plt+0x620>
  4039f8:	ldr	x8, [x23, #1288]
  4039fc:	cbz	x8, 403928 <__fxstatat@plt+0x538>
  403a00:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	mov	x0, xzr
  403a0c:	add	x1, x1, #0x6fb
  403a10:	bl	403270 <dcgettext@plt>
  403a14:	mov	x2, x0
  403a18:	mov	w0, wzr
  403a1c:	mov	w1, wzr
  403a20:	bl	402bc0 <error@plt>
  403a24:	b	403928 <__fxstatat@plt+0x538>
  403a28:	ldr	x8, [x23, #1288]
  403a2c:	mov	w20, #0x1                   	// #1
  403a30:	str	x8, [sp]
  403a34:	b	403928 <__fxstatat@plt+0x538>
  403a38:	mov	w28, #0x1                   	// #1
  403a3c:	b	403928 <__fxstatat@plt+0x538>
  403a40:	ldr	x8, [x23, #1288]
  403a44:	ldr	x9, [sp, #32]
  403a48:	mov	w20, #0x1                   	// #1
  403a4c:	cmp	x8, #0x0
  403a50:	csel	x9, x9, x8, eq  // eq = none
  403a54:	str	x9, [sp, #32]
  403a58:	b	403928 <__fxstatat@plt+0x538>
  403a5c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403a60:	strb	w27, [x8, #1353]
  403a64:	b	403928 <__fxstatat@plt+0x538>
  403a68:	ldr	x8, [x23, #1288]
  403a6c:	str	x8, [sp, #16]
  403a70:	b	403928 <__fxstatat@plt+0x538>
  403a74:	strb	w27, [sp, #71]
  403a78:	b	403928 <__fxstatat@plt+0x538>
  403a7c:	strb	w27, [sp, #86]
  403a80:	b	403928 <__fxstatat@plt+0x538>
  403a84:	adrp	x26, 426000 <__fxstatat@plt+0x22c10>
  403a88:	ldrb	w8, [x26, #1353]
  403a8c:	tbz	w8, #0, 403ab4 <__fxstatat@plt+0x6c4>
  403a90:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403a94:	ldrb	w8, [x8, #1352]
  403a98:	ldr	x27, [sp, #16]
  403a9c:	cmp	w8, #0x1
  403aa0:	b.eq	403fe4 <__fxstatat@plt+0xbf4>  // b.none
  403aa4:	cbz	x19, 403b00 <__fxstatat@plt+0x710>
  403aa8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403aac:	add	x1, x1, #0x799
  403ab0:	b	403ff8 <__fxstatat@plt+0xc08>
  403ab4:	ldr	x27, [sp, #16]
  403ab8:	cbz	x19, 403b00 <__fxstatat@plt+0x710>
  403abc:	add	x2, sp, #0x78
  403ac0:	mov	w0, wzr
  403ac4:	mov	x1, x19
  403ac8:	bl	403340 <__xstat@plt>
  403acc:	cmp	w0, #0x0
  403ad0:	cset	w8, eq  // eq = none
  403ad4:	orr	w8, w28, w8
  403ad8:	tbz	w8, #0, 404128 <__fxstatat@plt+0xd38>
  403adc:	cbnz	w0, 403af0 <__fxstatat@plt+0x700>
  403ae0:	ldr	w8, [sp, #136]
  403ae4:	and	w8, w8, #0xf000
  403ae8:	cmp	w8, #0x4, lsl #12
  403aec:	b.ne	4041ac <__fxstatat@plt+0xdbc>  // b.any
  403af0:	mov	w23, #0x1                   	// #1
  403af4:	tbnz	w20, #0, 403b08 <__fxstatat@plt+0x718>
  403af8:	mov	w0, wzr
  403afc:	b	403b24 <__fxstatat@plt+0x734>
  403b00:	mov	w23, wzr
  403b04:	tbz	w20, #0, 403af8 <__fxstatat@plt+0x708>
  403b08:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403b0c:	add	x1, x1, #0x803
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	mov	x0, xzr
  403b18:	bl	403270 <dcgettext@plt>
  403b1c:	ldr	x1, [sp, #32]
  403b20:	bl	409ca4 <__fxstatat@plt+0x68b4>
  403b24:	ldr	x8, [sp]
  403b28:	str	w0, [sp, #40]
  403b2c:	mov	x0, x8
  403b30:	bl	409624 <__fxstatat@plt+0x6234>
  403b34:	ldrb	w8, [sp, #77]
  403b38:	cbz	w8, 403b44 <__fxstatat@plt+0x754>
  403b3c:	ldrb	w8, [sp, #73]
  403b40:	cbnz	w8, 403fa8 <__fxstatat@plt+0xbb8>
  403b44:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403b48:	ldrb	w9, [x26, #1353]
  403b4c:	ldrsw	x10, [x8, #1296]
  403b50:	sxtw	x8, w22
  403b54:	orr	w9, w23, w9
  403b58:	sub	x22, x8, x10
  403b5c:	eor	w8, w9, #0x1
  403b60:	and	w9, w8, #0x1
  403b64:	cmp	w22, w9
  403b68:	add	x21, x21, x10, lsl #3
  403b6c:	b.le	403fb4 <__fxstatat@plt+0xbc4>
  403b70:	ldr	w9, [sp, #12]
  403b74:	tbz	w9, #0, 403b94 <__fxstatat@plt+0x7a4>
  403b78:	cbnz	w23, 403ff0 <__fxstatat@plt+0xc00>
  403b7c:	cmp	w22, #0x3
  403b80:	b.ge	404014 <__fxstatat@plt+0xc24>  // b.tcont
  403b84:	mov	x19, xzr
  403b88:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  403b8c:	cbnz	x27, 403c3c <__fxstatat@plt+0x84c>
  403b90:	b	403c94 <__fxstatat@plt+0x8a4>
  403b94:	cmp	w22, #0x2
  403b98:	cset	w9, lt  // lt = tstop
  403b9c:	orn	w8, w9, w8
  403ba0:	tbnz	w8, #0, 403c34 <__fxstatat@plt+0x844>
  403ba4:	sub	x20, x22, #0x1
  403ba8:	ldr	x23, [x21, x20, lsl #3]
  403bac:	mov	x0, x23
  403bb0:	bl	40a084 <__fxstatat@plt+0x6c94>
  403bb4:	mov	x24, x0
  403bb8:	bl	402b80 <strlen@plt>
  403bbc:	cbz	x0, 403bd4 <__fxstatat@plt+0x7e4>
  403bc0:	add	x8, x0, x24
  403bc4:	ldurb	w8, [x8, #-1]
  403bc8:	cmp	w8, #0x2f
  403bcc:	cset	w25, eq  // eq = none
  403bd0:	b	403bd8 <__fxstatat@plt+0x7e8>
  403bd4:	mov	w25, #0x1                   	// #1
  403bd8:	add	x2, sp, #0x78
  403bdc:	mov	w0, wzr
  403be0:	mov	x1, x23
  403be4:	bl	403340 <__xstat@plt>
  403be8:	cbz	w0, 403bf8 <__fxstatat@plt+0x808>
  403bec:	bl	403310 <__errno_location@plt>
  403bf0:	ldr	w24, [x0]
  403bf4:	b	403bfc <__fxstatat@plt+0x80c>
  403bf8:	mov	w24, wzr
  403bfc:	ldr	w9, [sp, #136]
  403c00:	cmp	w24, #0x0
  403c04:	cset	w8, eq  // eq = none
  403c08:	and	w9, w9, #0xf000
  403c0c:	cmp	w9, #0x4, lsl #12
  403c10:	cset	w9, eq  // eq = none
  403c14:	tst	w24, #0xfffffffd
  403c18:	b.ne	404168 <__fxstatat@plt+0xd78>  // b.any
  403c1c:	and	w8, w8, w9
  403c20:	cmp	w25, w8
  403c24:	b.hi	404174 <__fxstatat@plt+0xd84>  // b.pmore
  403c28:	cbz	w8, 403f1c <__fxstatat@plt+0xb2c>
  403c2c:	ldr	x19, [x21, x20, lsl #3]
  403c30:	mov	w22, w20
  403c34:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  403c38:	cbz	x27, 403c94 <__fxstatat@plt+0x8a4>
  403c3c:	mov	x0, x27
  403c40:	bl	40bc34 <__fxstatat@plt+0x8844>
  403c44:	cbz	x0, 403fc8 <__fxstatat@plt+0xbd8>
  403c48:	mov	x23, x0
  403c4c:	mov	w0, wzr
  403c50:	mov	w1, wzr
  403c54:	mov	w2, wzr
  403c58:	mov	x3, x23
  403c5c:	mov	x4, xzr
  403c60:	bl	40bfd0 <__fxstatat@plt+0x8be0>
  403c64:	adrp	x4, 426000 <__fxstatat@plt+0x22c10>
  403c68:	str	w0, [x20, #1144]
  403c6c:	add	x4, x4, #0x47c
  403c70:	mov	w1, #0x1                   	// #1
  403c74:	mov	w0, wzr
  403c78:	mov	w2, wzr
  403c7c:	mov	x3, x23
  403c80:	bl	40bfd0 <__fxstatat@plt+0x8be0>
  403c84:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403c88:	str	w0, [x8, #1152]
  403c8c:	mov	x0, x23
  403c90:	bl	4030e0 <free@plt>
  403c94:	ldr	w8, [sp, #28]
  403c98:	tbz	w8, #0, 403ccc <__fxstatat@plt+0x8dc>
  403c9c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403ca0:	ldrb	w8, [x8, #1352]
  403ca4:	tbnz	w8, #0, 403ccc <__fxstatat@plt+0x8dc>
  403ca8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403cac:	add	x1, x1, #0x8df
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	mov	x0, xzr
  403cb8:	bl	403270 <dcgettext@plt>
  403cbc:	mov	x2, x0
  403cc0:	mov	w0, wzr
  403cc4:	mov	w1, wzr
  403cc8:	bl	402bc0 <error@plt>
  403ccc:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403cd0:	ldrb	w8, [x8, #1354]
  403cd4:	cmp	w8, #0x1
  403cd8:	b.ne	403d28 <__fxstatat@plt+0x938>  // b.any
  403cdc:	ldrb	w8, [sp, #71]
  403ce0:	cbnz	w8, 404054 <__fxstatat@plt+0xc64>
  403ce4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403ce8:	ldrb	w8, [x8, #1352]
  403cec:	cmp	w8, #0x1
  403cf0:	b.eq	404060 <__fxstatat@plt+0xc70>  // b.none
  403cf4:	ldr	w8, [x20, #1144]
  403cf8:	mov	w9, #0xffff0e00            	// #-61952
  403cfc:	tst	w8, w9
  403d00:	b.eq	403d28 <__fxstatat@plt+0x938>  // b.none
  403d04:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403d08:	add	x1, x1, #0x9a9
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	mov	x0, xzr
  403d14:	bl	403270 <dcgettext@plt>
  403d18:	mov	x2, x0
  403d1c:	mov	w0, wzr
  403d20:	mov	w1, wzr
  403d24:	bl	402bc0 <error@plt>
  403d28:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403d2c:	ldr	x0, [x8, #1336]
  403d30:	cbz	x0, 403d4c <__fxstatat@plt+0x95c>
  403d34:	bl	402ea0 <getpwnam@plt>
  403d38:	cbz	x0, 403d5c <__fxstatat@plt+0x96c>
  403d3c:	ldr	w8, [x0, #16]
  403d40:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  403d44:	str	w8, [x9, #1356]
  403d48:	b	403d90 <__fxstatat@plt+0x9a0>
  403d4c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403d50:	mov	w9, #0xffffffff            	// #-1
  403d54:	str	w9, [x8, #1356]
  403d58:	b	403d94 <__fxstatat@plt+0x9a4>
  403d5c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403d60:	ldr	x0, [x8, #1336]
  403d64:	add	x3, sp, #0x78
  403d68:	mov	x1, xzr
  403d6c:	mov	w2, wzr
  403d70:	mov	x4, xzr
  403d74:	bl	410410 <__fxstatat@plt+0xd020>
  403d78:	cbnz	w0, 4040cc <__fxstatat@plt+0xcdc>
  403d7c:	ldr	x8, [sp, #120]
  403d80:	lsr	x9, x8, #32
  403d84:	cbnz	x9, 4040cc <__fxstatat@plt+0xcdc>
  403d88:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  403d8c:	str	w8, [x9, #1356]
  403d90:	bl	403200 <endpwent@plt>
  403d94:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403d98:	ldr	x0, [x8, #1344]
  403d9c:	cbz	x0, 403db8 <__fxstatat@plt+0x9c8>
  403da0:	bl	402c40 <getgrnam@plt>
  403da4:	cbz	x0, 403dc8 <__fxstatat@plt+0x9d8>
  403da8:	ldr	w8, [x0, #16]
  403dac:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  403db0:	str	w8, [x9, #1360]
  403db4:	b	403dfc <__fxstatat@plt+0xa0c>
  403db8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403dbc:	mov	w9, #0xffffffff            	// #-1
  403dc0:	str	w9, [x8, #1360]
  403dc4:	b	403e00 <__fxstatat@plt+0xa10>
  403dc8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403dcc:	ldr	x0, [x8, #1344]
  403dd0:	add	x3, sp, #0x78
  403dd4:	mov	x1, xzr
  403dd8:	mov	w2, wzr
  403ddc:	mov	x4, xzr
  403de0:	bl	410410 <__fxstatat@plt+0xd020>
  403de4:	cbnz	w0, 4040ec <__fxstatat@plt+0xcfc>
  403de8:	ldr	x8, [sp, #120]
  403dec:	lsr	x9, x8, #32
  403df0:	cbnz	x9, 4040ec <__fxstatat@plt+0xcfc>
  403df4:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  403df8:	str	w8, [x9, #1360]
  403dfc:	bl	402cf0 <endgrent@plt>
  403e00:	ldrb	w8, [x26, #1353]
  403e04:	cmp	w8, #0x1
  403e08:	b.ne	403e2c <__fxstatat@plt+0xa3c>  // b.any
  403e0c:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  403e10:	add	x2, x2, #0x20c
  403e14:	add	x3, sp, #0x28
  403e18:	mov	w0, w22
  403e1c:	mov	x1, x21
  403e20:	bl	40e71c <__fxstatat@plt+0xb32c>
  403e24:	mov	w20, w0
  403e28:	b	403f38 <__fxstatat@plt+0xb48>
  403e2c:	bl	408d98 <__fxstatat@plt+0x59a8>
  403e30:	cbz	x19, 403ee0 <__fxstatat@plt+0xaf0>
  403e34:	add	x0, sp, #0x28
  403e38:	bl	404be0 <__fxstatat@plt+0x17f0>
  403e3c:	cmp	w22, #0x1
  403e40:	b.lt	403f14 <__fxstatat@plt+0xb24>  // b.tstop
  403e44:	mov	w8, w22
  403e48:	mov	x24, xzr
  403e4c:	mov	w20, wzr
  403e50:	lsl	x25, x8, #3
  403e54:	b	403e88 <__fxstatat@plt+0xa98>
  403e58:	add	x2, sp, #0x28
  403e5c:	mov	x0, x22
  403e60:	mov	x1, x23
  403e64:	bl	404294 <__fxstatat@plt+0xea4>
  403e68:	mov	w22, w0
  403e6c:	mov	x0, x23
  403e70:	bl	4030e0 <free@plt>
  403e74:	tst	w22, #0x1
  403e78:	csinc	w20, w20, wzr, ne  // ne = any
  403e7c:	add	x24, x24, #0x8
  403e80:	cmp	x25, x24
  403e84:	b.eq	403f38 <__fxstatat@plt+0xb48>  // b.none
  403e88:	ldr	x22, [x21, x24]
  403e8c:	cmp	x24, #0x0
  403e90:	cset	w23, ne  // ne = any
  403e94:	mov	x0, x22
  403e98:	bl	40a084 <__fxstatat@plt+0x6c94>
  403e9c:	mov	x1, x0
  403ea0:	mov	x0, x19
  403ea4:	mov	x2, xzr
  403ea8:	bl	40a3dc <__fxstatat@plt+0x6fec>
  403eac:	orn	w8, w23, w28
  403eb0:	mov	x23, x0
  403eb4:	tbnz	w8, #0, 403e58 <__fxstatat@plt+0xa68>
  403eb8:	add	x2, sp, #0x28
  403ebc:	mov	w3, #0x1                   	// #1
  403ec0:	mov	x0, x22
  403ec4:	mov	x1, x23
  403ec8:	bl	404874 <__fxstatat@plt+0x1484>
  403ecc:	tbnz	w0, #0, 403e58 <__fxstatat@plt+0xa68>
  403ed0:	mov	x0, x23
  403ed4:	bl	4030e0 <free@plt>
  403ed8:	mov	w20, #0x1                   	// #1
  403edc:	b	403e7c <__fxstatat@plt+0xa8c>
  403ee0:	ldp	x19, x20, [x21]
  403ee4:	add	x2, sp, #0x28
  403ee8:	tbz	w28, #0, 403f04 <__fxstatat@plt+0xb14>
  403eec:	mov	x0, x19
  403ef0:	mov	x1, x20
  403ef4:	mov	w3, wzr
  403ef8:	bl	404874 <__fxstatat@plt+0x1484>
  403efc:	tbz	w0, #0, 403f34 <__fxstatat@plt+0xb44>
  403f00:	add	x2, sp, #0x28
  403f04:	mov	x0, x19
  403f08:	mov	x1, x20
  403f0c:	bl	404294 <__fxstatat@plt+0xea4>
  403f10:	tbz	w0, #0, 403f34 <__fxstatat@plt+0xb44>
  403f14:	mov	w20, wzr
  403f18:	b	403f38 <__fxstatat@plt+0xb48>
  403f1c:	cmp	w22, #0x3
  403f20:	b.ge	4041e4 <__fxstatat@plt+0xdf4>  // b.tcont
  403f24:	mov	w22, #0x2                   	// #2
  403f28:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  403f2c:	cbnz	x27, 403c3c <__fxstatat@plt+0x84c>
  403f30:	b	403c94 <__fxstatat@plt+0x8a4>
  403f34:	mov	w20, #0x1                   	// #1
  403f38:	mov	w0, w20
  403f3c:	ldp	x20, x19, [sp, #336]
  403f40:	ldp	x22, x21, [sp, #320]
  403f44:	ldp	x24, x23, [sp, #304]
  403f48:	ldp	x26, x25, [sp, #288]
  403f4c:	ldp	x28, x27, [sp, #272]
  403f50:	ldp	x29, x30, [sp, #256]
  403f54:	add	sp, sp, #0x160
  403f58:	ret
  403f5c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403f60:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  403f64:	ldr	x0, [x8, #1304]
  403f68:	ldr	x3, [x9, #1160]
  403f6c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403f70:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  403f74:	adrp	x4, 413000 <__fxstatat@plt+0xfc10>
  403f78:	add	x1, x1, #0x65d
  403f7c:	add	x2, x2, #0x73e
  403f80:	add	x4, x4, #0x74c
  403f84:	mov	x5, xzr
  403f88:	bl	40ff38 <__fxstatat@plt+0xcb48>
  403f8c:	mov	w0, wzr
  403f90:	bl	402ba0 <exit@plt>
  403f94:	mov	w0, wzr
  403f98:	bl	40350c <__fxstatat@plt+0x11c>
  403f9c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403fa0:	add	x1, x1, #0x68c
  403fa4:	b	403ff8 <__fxstatat@plt+0xc08>
  403fa8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403fac:	add	x1, x1, #0x80f
  403fb0:	b	403ff8 <__fxstatat@plt+0xc08>
  403fb4:	cmp	w22, #0x0
  403fb8:	b.gt	40408c <__fxstatat@plt+0xc9c>
  403fbc:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403fc0:	add	x1, x1, #0x839
  403fc4:	b	404068 <__fxstatat@plt+0xc78>
  403fc8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403fcc:	add	x1, x1, #0x8cf
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	bl	403270 <dcgettext@plt>
  403fd8:	mov	x19, x0
  403fdc:	mov	x0, x27
  403fe0:	b	404110 <__fxstatat@plt+0xd20>
  403fe4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403fe8:	add	x1, x1, #0x75c
  403fec:	b	403ff8 <__fxstatat@plt+0xc08>
  403ff0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403ff4:	add	x1, x1, #0x878
  403ff8:	mov	w2, #0x5                   	// #5
  403ffc:	mov	x0, xzr
  404000:	bl	403270 <dcgettext@plt>
  404004:	mov	x2, x0
  404008:	mov	w0, #0x1                   	// #1
  40400c:	mov	w1, wzr
  404010:	bl	402bc0 <error@plt>
  404014:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404018:	add	x1, x1, #0x8be
  40401c:	mov	w2, #0x5                   	// #5
  404020:	mov	x0, xzr
  404024:	bl	403270 <dcgettext@plt>
  404028:	ldr	x1, [x21, #16]
  40402c:	mov	x19, x0
  404030:	mov	w0, #0x4                   	// #4
  404034:	bl	40d564 <__fxstatat@plt+0xa174>
  404038:	mov	x3, x0
  40403c:	mov	w0, wzr
  404040:	mov	w1, wzr
  404044:	mov	x2, x19
  404048:	bl	402bc0 <error@plt>
  40404c:	mov	w0, #0x1                   	// #1
  404050:	bl	40350c <__fxstatat@plt+0x11c>
  404054:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404058:	add	x1, x1, #0x927
  40405c:	b	404068 <__fxstatat@plt+0xc78>
  404060:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404064:	add	x1, x1, #0x96f
  404068:	mov	w2, #0x5                   	// #5
  40406c:	mov	x0, xzr
  404070:	bl	403270 <dcgettext@plt>
  404074:	mov	x2, x0
  404078:	mov	w0, wzr
  40407c:	mov	w1, wzr
  404080:	bl	402bc0 <error@plt>
  404084:	mov	w0, #0x1                   	// #1
  404088:	bl	40350c <__fxstatat@plt+0x11c>
  40408c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404090:	add	x1, x1, #0x84e
  404094:	mov	w2, #0x5                   	// #5
  404098:	mov	x0, xzr
  40409c:	bl	403270 <dcgettext@plt>
  4040a0:	ldr	x1, [x21]
  4040a4:	mov	x19, x0
  4040a8:	mov	w0, #0x4                   	// #4
  4040ac:	bl	40d564 <__fxstatat@plt+0xa174>
  4040b0:	mov	x3, x0
  4040b4:	mov	w0, wzr
  4040b8:	mov	w1, wzr
  4040bc:	mov	x2, x19
  4040c0:	bl	402bc0 <error@plt>
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	bl	40350c <__fxstatat@plt+0x11c>
  4040cc:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4040d0:	add	x1, x1, #0xdbf
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	mov	x0, xzr
  4040dc:	bl	403270 <dcgettext@plt>
  4040e0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4040e4:	ldr	x8, [x8, #1336]
  4040e8:	b	404108 <__fxstatat@plt+0xd18>
  4040ec:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4040f0:	add	x1, x1, #0xdcf
  4040f4:	mov	w2, #0x5                   	// #5
  4040f8:	mov	x0, xzr
  4040fc:	bl	403270 <dcgettext@plt>
  404100:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  404104:	ldr	x8, [x8, #1344]
  404108:	mov	x19, x0
  40410c:	mov	x0, x8
  404110:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  404114:	mov	x3, x0
  404118:	mov	w0, #0x1                   	// #1
  40411c:	mov	w1, wzr
  404120:	mov	x2, x19
  404124:	bl	402bc0 <error@plt>
  404128:	bl	403310 <__errno_location@plt>
  40412c:	ldr	w20, [x0]
  404130:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404134:	add	x1, x1, #0x7d2
  404138:	mov	w2, #0x5                   	// #5
  40413c:	mov	x0, xzr
  404140:	bl	403270 <dcgettext@plt>
  404144:	mov	x21, x0
  404148:	mov	w0, #0x4                   	// #4
  40414c:	mov	x1, x19
  404150:	bl	40d564 <__fxstatat@plt+0xa174>
  404154:	mov	x3, x0
  404158:	mov	w0, #0x1                   	// #1
  40415c:	mov	w1, w20
  404160:	mov	x2, x21
  404164:	bl	402bc0 <error@plt>
  404168:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40416c:	add	x1, x1, #0x7d2
  404170:	b	40417c <__fxstatat@plt+0xd8c>
  404174:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404178:	add	x1, x1, #0x7e6
  40417c:	mov	w2, #0x5                   	// #5
  404180:	mov	x0, xzr
  404184:	bl	403270 <dcgettext@plt>
  404188:	mov	x19, x0
  40418c:	mov	w0, #0x4                   	// #4
  404190:	mov	x1, x23
  404194:	bl	40d564 <__fxstatat@plt+0xa174>
  404198:	mov	x3, x0
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	mov	w1, w24
  4041a4:	mov	x2, x19
  4041a8:	bl	402bc0 <error@plt>
  4041ac:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4041b0:	add	x1, x1, #0x7e6
  4041b4:	mov	w2, #0x5                   	// #5
  4041b8:	mov	x0, xzr
  4041bc:	bl	403270 <dcgettext@plt>
  4041c0:	mov	x20, x0
  4041c4:	mov	w0, #0x4                   	// #4
  4041c8:	mov	x1, x19
  4041cc:	bl	40d564 <__fxstatat@plt+0xa174>
  4041d0:	mov	x3, x0
  4041d4:	mov	w0, #0x1                   	// #1
  4041d8:	mov	w1, wzr
  4041dc:	mov	x2, x20
  4041e0:	bl	402bc0 <error@plt>
  4041e4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4041e8:	add	x1, x1, #0x7e6
  4041ec:	mov	w2, #0x5                   	// #5
  4041f0:	mov	x0, xzr
  4041f4:	bl	403270 <dcgettext@plt>
  4041f8:	ldr	x1, [x21, x20, lsl #3]
  4041fc:	mov	x19, x0
  404200:	mov	w0, #0x4                   	// #4
  404204:	bl	40d564 <__fxstatat@plt+0xa174>
  404208:	b	404114 <__fxstatat@plt+0xd24>
  40420c:	sub	sp, sp, #0x30
  404210:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  404214:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  404218:	adrp	x10, 426000 <__fxstatat@plt+0x22c10>
  40421c:	adrp	x11, 426000 <__fxstatat@plt+0x22c10>
  404220:	ldr	w4, [x8, #1152]
  404224:	ldr	w6, [x9, #1148]
  404228:	ldr	w7, [x10, #1356]
  40422c:	ldr	w8, [x11, #1360]
  404230:	stp	x20, x19, [sp, #32]
  404234:	mov	x19, x2
  404238:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  40423c:	adrp	x5, 404000 <__fxstatat@plt+0xc10>
  404240:	add	x2, x2, #0x764
  404244:	add	x5, x5, #0x800
  404248:	mov	x3, x19
  40424c:	stp	x29, x30, [sp, #16]
  404250:	add	x29, sp, #0x10
  404254:	strb	wzr, [sp, #8]
  404258:	str	w8, [sp]
  40425c:	bl	40b97c <__fxstatat@plt+0x858c>
  404260:	mvn	w8, w0
  404264:	and	w20, w8, #0x1
  404268:	tbnz	w8, #0, 404280 <__fxstatat@plt+0xe90>
  40426c:	ldrb	w8, [x19, #33]
  404270:	cbz	w8, 404280 <__fxstatat@plt+0xe90>
  404274:	bl	403310 <__errno_location@plt>
  404278:	mov	w8, #0x5f                  	// #95
  40427c:	str	w8, [x0]
  404280:	mov	w0, w20
  404284:	ldp	x20, x19, [sp, #32]
  404288:	ldp	x29, x30, [sp, #16]
  40428c:	add	sp, sp, #0x30
  404290:	ret
  404294:	sub	sp, sp, #0x1f0
  404298:	stp	x29, x30, [sp, #400]
  40429c:	stp	x26, x25, [sp, #432]
  4042a0:	stp	x24, x23, [sp, #448]
  4042a4:	stp	x22, x21, [sp, #464]
  4042a8:	stp	x20, x19, [sp, #480]
  4042ac:	ldrb	w8, [x2, #31]
  4042b0:	mov	x20, x2
  4042b4:	mov	x19, x1
  4042b8:	mov	x21, x0
  4042bc:	str	x28, [sp, #416]
  4042c0:	add	x29, sp, #0x190
  4042c4:	cbz	w8, 40431c <__fxstatat@plt+0xf2c>
  4042c8:	add	x2, sp, #0x8
  4042cc:	mov	w0, wzr
  4042d0:	mov	x1, x21
  4042d4:	bl	403340 <__xstat@plt>
  4042d8:	cbz	w0, 40431c <__fxstatat@plt+0xf2c>
  4042dc:	bl	403310 <__errno_location@plt>
  4042e0:	ldr	w19, [x0]
  4042e4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4042e8:	add	x1, x1, #0xe11
  4042ec:	mov	w2, #0x5                   	// #5
  4042f0:	mov	x0, xzr
  4042f4:	bl	403270 <dcgettext@plt>
  4042f8:	mov	x20, x0
  4042fc:	mov	w0, #0x4                   	// #4
  404300:	mov	x1, x21
  404304:	bl	40d564 <__fxstatat@plt+0xa174>
  404308:	mov	x3, x0
  40430c:	mov	w0, wzr
  404310:	mov	w1, w19
  404314:	mov	x2, x20
  404318:	b	404640 <__fxstatat@plt+0x1250>
  40431c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  404320:	ldrb	w8, [x8, #1354]
  404324:	cmp	w8, #0x1
  404328:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  40432c:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  404330:	ldr	w8, [x22, #1144]
  404334:	mov	w9, #0xffff0e00            	// #-61952
  404338:	tst	w8, w9
  40433c:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  404340:	sub	x2, x29, #0x80
  404344:	mov	w0, wzr
  404348:	mov	x1, x21
  40434c:	bl	403220 <__lxstat@plt>
  404350:	cbnz	w0, 4044e4 <__fxstatat@plt+0x10f4>
  404354:	add	x2, sp, #0x90
  404358:	mov	x1, x19
  40435c:	bl	403220 <__lxstat@plt>
  404360:	cbnz	w0, 4044e4 <__fxstatat@plt+0x10f4>
  404364:	ldur	w8, [x29, #-112]
  404368:	and	w9, w8, #0xf000
  40436c:	cmp	w9, #0x8, lsl #12
  404370:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  404374:	mov	w9, #0xffff0e00            	// #-61952
  404378:	tst	w8, w9
  40437c:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  404380:	ldr	w8, [sp, #160]
  404384:	and	w9, w8, #0xfffffe00
  404388:	cmp	w9, #0x8, lsl #12
  40438c:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  404390:	ldur	x9, [x29, #-80]
  404394:	ldr	x10, [sp, #192]
  404398:	cmp	x9, x10
  40439c:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  4043a0:	ldr	w9, [x22, #1144]
  4043a4:	and	w8, w8, #0xfff
  4043a8:	cmp	w8, w9
  4043ac:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  4043b0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4043b4:	ldr	w8, [x8, #1356]
  4043b8:	cmn	w8, #0x1
  4043bc:	b.eq	4043d0 <__fxstatat@plt+0xfe0>  // b.none
  4043c0:	ldr	w9, [sp, #168]
  4043c4:	cmp	w9, w8
  4043c8:	b.eq	4043f4 <__fxstatat@plt+0x1004>  // b.none
  4043cc:	b	4044e4 <__fxstatat@plt+0x10f4>
  4043d0:	bl	403310 <__errno_location@plt>
  4043d4:	mov	x22, x0
  4043d8:	str	wzr, [x0]
  4043dc:	bl	402c50 <getuid@plt>
  4043e0:	cmn	w0, #0x1
  4043e4:	b.eq	4044c4 <__fxstatat@plt+0x10d4>  // b.none
  4043e8:	ldr	w8, [sp, #168]
  4043ec:	cmp	w8, w0
  4043f0:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  4043f4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4043f8:	ldr	w8, [x8, #1360]
  4043fc:	cmn	w8, #0x1
  404400:	b.eq	404414 <__fxstatat@plt+0x1024>  // b.none
  404404:	ldr	w9, [sp, #172]
  404408:	cmp	w9, w8
  40440c:	b.eq	404438 <__fxstatat@plt+0x1048>  // b.none
  404410:	b	4044e4 <__fxstatat@plt+0x10f4>
  404414:	bl	403310 <__errno_location@plt>
  404418:	mov	x22, x0
  40441c:	str	wzr, [x0]
  404420:	bl	403110 <getgid@plt>
  404424:	cmn	w0, #0x1
  404428:	b.eq	4044d0 <__fxstatat@plt+0x10e0>  // b.none
  40442c:	ldr	w8, [sp, #172]
  404430:	cmp	w8, w0
  404434:	b.ne	4044e4 <__fxstatat@plt+0x10f4>  // b.any
  404438:	mov	x0, x21
  40443c:	mov	w1, wzr
  404440:	bl	402de0 <open@plt>
  404444:	tbnz	w0, #31, 4044e4 <__fxstatat@plt+0x10f4>
  404448:	mov	w22, w0
  40444c:	mov	x0, x19
  404450:	mov	w1, wzr
  404454:	bl	402de0 <open@plt>
  404458:	tbnz	w0, #31, 4044dc <__fxstatat@plt+0x10ec>
  40445c:	adrp	x24, 426000 <__fxstatat@plt+0x22c10>
  404460:	adrp	x25, 427000 <__progname@@GLIBC_2.17+0xad8>
  404464:	mov	w23, w0
  404468:	add	x24, x24, #0x554
  40446c:	add	x25, x25, #0x554
  404470:	mov	w2, #0x1000                	// #4096
  404474:	mov	w0, w22
  404478:	mov	x1, x24
  40447c:	bl	40a4f4 <__fxstatat@plt+0x7104>
  404480:	cbz	x0, 4046b8 <__fxstatat@plt+0x12c8>
  404484:	mov	x26, x0
  404488:	mov	w2, #0x1000                	// #4096
  40448c:	mov	w0, w23
  404490:	mov	x1, x25
  404494:	bl	40a4f4 <__fxstatat@plt+0x7104>
  404498:	cmp	x26, x0
  40449c:	b.ne	4044b4 <__fxstatat@plt+0x10c4>  // b.any
  4044a0:	mov	x0, x24
  4044a4:	mov	x1, x25
  4044a8:	mov	x2, x26
  4044ac:	bl	402ee0 <bcmp@plt>
  4044b0:	cbz	w0, 404470 <__fxstatat@plt+0x1080>
  4044b4:	mov	w0, w22
  4044b8:	bl	402f60 <close@plt>
  4044bc:	mov	w0, w23
  4044c0:	b	4044e0 <__fxstatat@plt+0x10f0>
  4044c4:	ldr	w8, [x22]
  4044c8:	cbnz	w8, 4044e4 <__fxstatat@plt+0x10f4>
  4044cc:	b	4043e8 <__fxstatat@plt+0xff8>
  4044d0:	ldr	w8, [x22]
  4044d4:	cbnz	w8, 4044e4 <__fxstatat@plt+0x10f4>
  4044d8:	b	40442c <__fxstatat@plt+0x103c>
  4044dc:	mov	w0, w22
  4044e0:	bl	402f60 <close@plt>
  4044e4:	add	x4, sp, #0x8c
  4044e8:	mov	x0, x21
  4044ec:	mov	x1, x19
  4044f0:	mov	w2, wzr
  4044f4:	mov	x3, x20
  4044f8:	mov	x5, xzr
  4044fc:	bl	404c68 <__fxstatat@plt+0x1878>
  404500:	mov	w8, w0
  404504:	mov	w0, wzr
  404508:	tbz	w8, #0, 404690 <__fxstatat@plt+0x12a0>
  40450c:	adrp	x21, 426000 <__fxstatat@plt+0x22c10>
  404510:	ldrb	w8, [x21, #1352]
  404514:	cmp	w8, #0x1
  404518:	b.ne	404558 <__fxstatat@plt+0x1168>  // b.any
  40451c:	bl	402ce0 <fork@plt>
  404520:	cmn	w0, #0x1
  404524:	b.eq	4045e4 <__fxstatat@plt+0x11f4>  // b.none
  404528:	cbz	w0, 4046cc <__fxstatat@plt+0x12dc>
  40452c:	sub	x1, x29, #0x80
  404530:	mov	w2, wzr
  404534:	bl	403370 <waitpid@plt>
  404538:	tbnz	w0, #31, 40464c <__fxstatat@plt+0x125c>
  40453c:	ldurh	w8, [x29, #-128]
  404540:	tst	w8, #0xffffff7f
  404544:	b.eq	404558 <__fxstatat@plt+0x1168>  // b.none
  404548:	adrp	x20, 413000 <__fxstatat@plt+0xfc10>
  40454c:	mov	w21, wzr
  404550:	add	x20, x20, #0xe69
  404554:	b	40465c <__fxstatat@plt+0x126c>
  404558:	ldrb	w8, [x20, #31]
  40455c:	cbz	w8, 4045a8 <__fxstatat@plt+0x11b8>
  404560:	ldrb	w8, [x21, #1352]
  404564:	tbnz	w8, #0, 404578 <__fxstatat@plt+0x1188>
  404568:	ldr	w8, [sp, #24]
  40456c:	and	w8, w8, #0xf000
  404570:	cmp	w8, #0x8, lsl #12
  404574:	b.eq	4045a8 <__fxstatat@plt+0x11b8>  // b.none
  404578:	ldp	q0, q1, [sp, #80]
  40457c:	sub	x8, x29, #0x80
  404580:	sub	x1, x29, #0x80
  404584:	mov	x0, x19
  404588:	stp	q0, q1, [x8]
  40458c:	bl	40f564 <__fxstatat@plt+0xc174>
  404590:	cbz	w0, 4045a8 <__fxstatat@plt+0x11b8>
  404594:	bl	403310 <__errno_location@plt>
  404598:	ldr	w20, [x0]
  40459c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4045a0:	add	x1, x1, #0xe8d
  4045a4:	b	404614 <__fxstatat@plt+0x1224>
  4045a8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4045ac:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  4045b0:	ldr	w1, [x8, #1356]
  4045b4:	ldr	w2, [x9, #1360]
  4045b8:	and	w8, w2, w1
  4045bc:	cmn	w8, #0x1
  4045c0:	b.eq	4045f0 <__fxstatat@plt+0x1200>  // b.none
  4045c4:	mov	x0, x19
  4045c8:	bl	4030a0 <lchown@plt>
  4045cc:	cbz	w0, 4045f0 <__fxstatat@plt+0x1200>
  4045d0:	bl	403310 <__errno_location@plt>
  4045d4:	ldr	w20, [x0]
  4045d8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4045dc:	add	x1, x1, #0xeaa
  4045e0:	b	404614 <__fxstatat@plt+0x1224>
  4045e4:	adrp	x20, 413000 <__fxstatat@plt+0xfc10>
  4045e8:	add	x20, x20, #0xe31
  4045ec:	b	404654 <__fxstatat@plt+0x1264>
  4045f0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4045f4:	ldr	w1, [x8, #1144]
  4045f8:	mov	x0, x19
  4045fc:	bl	402dd0 <chmod@plt>
  404600:	cbz	w0, 4046b0 <__fxstatat@plt+0x12c0>
  404604:	bl	403310 <__errno_location@plt>
  404608:	ldr	w20, [x0]
  40460c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404610:	add	x1, x1, #0xec8
  404614:	mov	w2, #0x5                   	// #5
  404618:	mov	x0, xzr
  40461c:	bl	403270 <dcgettext@plt>
  404620:	mov	x21, x0
  404624:	mov	w0, #0x4                   	// #4
  404628:	mov	x1, x19
  40462c:	bl	40d564 <__fxstatat@plt+0xa174>
  404630:	mov	x3, x0
  404634:	mov	w0, wzr
  404638:	mov	w1, w20
  40463c:	mov	x2, x21
  404640:	bl	402bc0 <error@plt>
  404644:	mov	w0, wzr
  404648:	b	404690 <__fxstatat@plt+0x12a0>
  40464c:	adrp	x20, 413000 <__fxstatat@plt+0xfc10>
  404650:	add	x20, x20, #0xe57
  404654:	bl	403310 <__errno_location@plt>
  404658:	ldr	w21, [x0]
  40465c:	mov	w2, #0x5                   	// #5
  404660:	mov	x0, xzr
  404664:	mov	x1, x20
  404668:	bl	403270 <dcgettext@plt>
  40466c:	mov	x2, x0
  404670:	mov	w0, wzr
  404674:	mov	w1, w21
  404678:	bl	402bc0 <error@plt>
  40467c:	mov	x0, x19
  404680:	bl	403380 <unlink@plt>
  404684:	mov	w8, w0
  404688:	mov	w0, wzr
  40468c:	cbnz	w8, 404724 <__fxstatat@plt+0x1334>
  404690:	ldp	x20, x19, [sp, #480]
  404694:	ldp	x22, x21, [sp, #464]
  404698:	ldp	x24, x23, [sp, #448]
  40469c:	ldp	x26, x25, [sp, #432]
  4046a0:	ldr	x28, [sp, #416]
  4046a4:	ldp	x29, x30, [sp, #400]
  4046a8:	add	sp, sp, #0x1f0
  4046ac:	ret
  4046b0:	mov	w0, #0x1                   	// #1
  4046b4:	b	404690 <__fxstatat@plt+0x12a0>
  4046b8:	mov	w0, w22
  4046bc:	bl	402f60 <close@plt>
  4046c0:	mov	w0, w23
  4046c4:	bl	402f60 <close@plt>
  4046c8:	b	40450c <__fxstatat@plt+0x111c>
  4046cc:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  4046d0:	ldr	x0, [x20, #1136]
  4046d4:	mov	x2, x19
  4046d8:	mov	x3, xzr
  4046dc:	mov	x1, x0
  4046e0:	bl	403320 <execlp@plt>
  4046e4:	bl	403310 <__errno_location@plt>
  4046e8:	ldr	w19, [x0]
  4046ec:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4046f0:	add	x1, x1, #0xe49
  4046f4:	mov	w2, #0x5                   	// #5
  4046f8:	mov	x0, xzr
  4046fc:	bl	403270 <dcgettext@plt>
  404700:	ldr	x1, [x20, #1136]
  404704:	mov	x20, x0
  404708:	mov	w0, #0x4                   	// #4
  40470c:	bl	40d564 <__fxstatat@plt+0xa174>
  404710:	mov	x3, x0
  404714:	mov	w0, #0x1                   	// #1
  404718:	mov	w1, w19
  40471c:	mov	x2, x20
  404720:	bl	402bc0 <error@plt>
  404724:	bl	403310 <__errno_location@plt>
  404728:	ldr	w20, [x0]
  40472c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404730:	add	x1, x1, #0xe20
  404734:	mov	w2, #0x5                   	// #5
  404738:	mov	x0, xzr
  40473c:	bl	403270 <dcgettext@plt>
  404740:	mov	x21, x0
  404744:	mov	w0, #0x4                   	// #4
  404748:	mov	x1, x19
  40474c:	bl	40d564 <__fxstatat@plt+0xa174>
  404750:	mov	x3, x0
  404754:	mov	w0, #0x1                   	// #1
  404758:	mov	w1, w20
  40475c:	mov	x2, x21
  404760:	bl	402bc0 <error@plt>
  404764:	stp	x29, x30, [sp, #-48]!
  404768:	stp	x22, x21, [sp, #16]
  40476c:	stp	x20, x19, [sp, #32]
  404770:	ldrb	w8, [x2, #33]
  404774:	mov	x21, x2
  404778:	mov	x20, x1
  40477c:	mov	x19, x0
  404780:	mov	x29, sp
  404784:	cbz	w8, 404794 <__fxstatat@plt+0x13a4>
  404788:	bl	403310 <__errno_location@plt>
  40478c:	mov	w8, #0x5f                  	// #95
  404790:	str	w8, [x0]
  404794:	mov	w1, #0x1ed                 	// #493
  404798:	mov	x0, x20
  40479c:	bl	4033a0 <mkdir@plt>
  4047a0:	mov	w20, w0
  4047a4:	cbnz	w0, 4047ec <__fxstatat@plt+0x13fc>
  4047a8:	ldrb	w8, [x21, #46]
  4047ac:	cbz	w8, 4047ec <__fxstatat@plt+0x13fc>
  4047b0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4047b4:	ldr	x21, [x8, #1304]
  4047b8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4047bc:	add	x1, x1, #0xde0
  4047c0:	mov	w2, #0x5                   	// #5
  4047c4:	mov	x0, xzr
  4047c8:	bl	403270 <dcgettext@plt>
  4047cc:	mov	x22, x0
  4047d0:	mov	w0, #0x4                   	// #4
  4047d4:	mov	x1, x19
  4047d8:	bl	40d564 <__fxstatat@plt+0xa174>
  4047dc:	mov	x2, x0
  4047e0:	mov	x0, x21
  4047e4:	mov	x1, x22
  4047e8:	bl	4049c8 <__fxstatat@plt+0x15d8>
  4047ec:	mov	w0, w20
  4047f0:	ldp	x20, x19, [sp, #32]
  4047f4:	ldp	x22, x21, [sp, #16]
  4047f8:	ldp	x29, x30, [sp], #48
  4047fc:	ret
  404800:	stp	x29, x30, [sp, #-48]!
  404804:	stp	x20, x19, [sp, #32]
  404808:	ldrb	w8, [x1, #46]
  40480c:	str	x21, [sp, #16]
  404810:	mov	x29, sp
  404814:	cbz	w8, 404864 <__fxstatat@plt+0x1474>
  404818:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40481c:	ldr	x20, [x8, #1304]
  404820:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404824:	mov	x19, x0
  404828:	add	x1, x1, #0xde0
  40482c:	mov	w2, #0x5                   	// #5
  404830:	mov	x0, xzr
  404834:	bl	403270 <dcgettext@plt>
  404838:	mov	x21, x0
  40483c:	mov	w0, #0x4                   	// #4
  404840:	mov	x1, x19
  404844:	bl	40d564 <__fxstatat@plt+0xa174>
  404848:	mov	x2, x0
  40484c:	mov	x0, x20
  404850:	mov	x1, x21
  404854:	ldp	x20, x19, [sp, #32]
  404858:	ldr	x21, [sp, #16]
  40485c:	ldp	x29, x30, [sp], #48
  404860:	b	4049c8 <__fxstatat@plt+0x15d8>
  404864:	ldp	x20, x19, [sp, #32]
  404868:	ldr	x21, [sp, #16]
  40486c:	ldp	x29, x30, [sp], #48
  404870:	ret
  404874:	sub	sp, sp, #0x40
  404878:	stp	x20, x19, [sp, #48]
  40487c:	mov	x20, x2
  404880:	mov	x19, x1
  404884:	stp	x29, x30, [sp, #16]
  404888:	stp	x22, x21, [sp, #32]
  40488c:	add	x29, sp, #0x10
  404890:	tbnz	w3, #0, 4048c0 <__fxstatat@plt+0x14d0>
  404894:	ldrb	w8, [x0]
  404898:	cmp	w8, #0x2f
  40489c:	b.ne	4048c0 <__fxstatat@plt+0x14d0>  // b.any
  4048a0:	ldrb	w8, [x19]
  4048a4:	str	wzr, [sp, #8]
  4048a8:	cmp	w8, #0x2f
  4048ac:	b.ne	4048c4 <__fxstatat@plt+0x14d4>  // b.any
  4048b0:	add	x0, sp, #0x8
  4048b4:	bl	40e680 <__fxstatat@plt+0xb290>
  4048b8:	mov	w22, wzr
  4048bc:	b	4048c8 <__fxstatat@plt+0x14d8>
  4048c0:	str	wzr, [sp, #8]
  4048c4:	mov	w22, #0x1                   	// #1
  4048c8:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  4048cc:	add	x2, x2, #0x764
  4048d0:	add	x1, sp, #0x8
  4048d4:	mov	x0, x19
  4048d8:	mov	x3, x20
  4048dc:	bl	40b7f8 <__fxstatat@plt+0x8408>
  4048e0:	cmn	x0, #0x1
  4048e4:	b.eq	4048f4 <__fxstatat@plt+0x1504>  // b.none
  4048e8:	mov	w21, wzr
  4048ec:	cbnz	w22, 40493c <__fxstatat@plt+0x154c>
  4048f0:	b	4049ac <__fxstatat@plt+0x15bc>
  4048f4:	bl	403310 <__errno_location@plt>
  4048f8:	ldr	w20, [x0]
  4048fc:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404900:	add	x1, x1, #0xdf6
  404904:	mov	w2, #0x5                   	// #5
  404908:	mov	x0, xzr
  40490c:	bl	403270 <dcgettext@plt>
  404910:	mov	x21, x0
  404914:	mov	w0, #0x4                   	// #4
  404918:	mov	x1, x19
  40491c:	bl	40d564 <__fxstatat@plt+0xa174>
  404920:	mov	x3, x0
  404924:	mov	w0, wzr
  404928:	mov	w1, w20
  40492c:	mov	x2, x21
  404930:	bl	402bc0 <error@plt>
  404934:	mov	w21, #0x1                   	// #1
  404938:	cbz	w22, 4049ac <__fxstatat@plt+0x15bc>
  40493c:	add	x0, sp, #0x8
  404940:	mov	w1, w21
  404944:	bl	40e540 <__fxstatat@plt+0xb150>
  404948:	mov	w22, w0
  40494c:	bl	403310 <__errno_location@plt>
  404950:	ldr	w20, [x0]
  404954:	add	x0, sp, #0x8
  404958:	bl	40e680 <__fxstatat@plt+0xb290>
  40495c:	cmp	w22, #0x0
  404960:	b.gt	4049a4 <__fxstatat@plt+0x15b4>
  404964:	cbnz	w21, 4049ac <__fxstatat@plt+0x15bc>
  404968:	cbz	w22, 4049ac <__fxstatat@plt+0x15bc>
  40496c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404970:	add	x1, x1, #0xdf6
  404974:	mov	w2, #0x5                   	// #5
  404978:	mov	x0, xzr
  40497c:	bl	403270 <dcgettext@plt>
  404980:	mov	x21, x0
  404984:	mov	w0, #0x4                   	// #4
  404988:	mov	x1, x19
  40498c:	bl	40d564 <__fxstatat@plt+0xa174>
  404990:	mov	x3, x0
  404994:	mov	w0, wzr
  404998:	mov	w1, w20
  40499c:	mov	x2, x21
  4049a0:	bl	402bc0 <error@plt>
  4049a4:	mov	w0, wzr
  4049a8:	b	4049b4 <__fxstatat@plt+0x15c4>
  4049ac:	cmp	w21, #0x0
  4049b0:	cset	w0, eq  // eq = none
  4049b4:	ldp	x20, x19, [sp, #48]
  4049b8:	ldp	x22, x21, [sp, #32]
  4049bc:	ldp	x29, x30, [sp, #16]
  4049c0:	add	sp, sp, #0x40
  4049c4:	ret
  4049c8:	sub	sp, sp, #0x120
  4049cc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4049d0:	stp	x20, x19, [sp, #272]
  4049d4:	mov	x19, x0
  4049d8:	ldr	x0, [x8, #2464]
  4049dc:	stp	x29, x30, [sp, #240]
  4049e0:	add	x29, sp, #0xf0
  4049e4:	mov	x20, x1
  4049e8:	mov	x1, x19
  4049ec:	str	x28, [sp, #256]
  4049f0:	stp	x2, x3, [x29, #-112]
  4049f4:	stp	x4, x5, [x29, #-96]
  4049f8:	stp	x6, x7, [x29, #-80]
  4049fc:	stp	q1, q2, [sp, #16]
  404a00:	stp	q3, q4, [sp, #48]
  404a04:	str	q0, [sp]
  404a08:	stp	q5, q6, [sp, #80]
  404a0c:	str	q7, [sp, #112]
  404a10:	bl	403280 <fputs_unlocked@plt>
  404a14:	adrp	x0, 413000 <__fxstatat@plt+0xfc10>
  404a18:	add	x0, x0, #0xee8
  404a1c:	mov	x1, x19
  404a20:	bl	403280 <fputs_unlocked@plt>
  404a24:	sub	x9, x29, #0x70
  404a28:	mov	x10, sp
  404a2c:	mov	x11, #0xffffffffffffffd0    	// #-48
  404a30:	add	x8, x29, #0x30
  404a34:	movk	x11, #0xff80, lsl #32
  404a38:	add	x9, x9, #0x30
  404a3c:	add	x10, x10, #0x80
  404a40:	stp	x8, x9, [x29, #-64]
  404a44:	stp	x10, x11, [x29, #-48]
  404a48:	ldp	q0, q1, [x29, #-64]
  404a4c:	sub	x3, x29, #0x20
  404a50:	mov	w1, #0x1                   	// #1
  404a54:	mov	x0, x19
  404a58:	mov	x2, x20
  404a5c:	stp	q0, q1, [x29, #-32]
  404a60:	bl	402ec0 <__vfprintf_chk@plt>
  404a64:	ldp	x8, x9, [x19, #40]
  404a68:	cmp	x8, x9
  404a6c:	b.cs	404a94 <__fxstatat@plt+0x16a4>  // b.hs, b.nlast
  404a70:	add	x9, x8, #0x1
  404a74:	mov	w10, #0xa                   	// #10
  404a78:	str	x9, [x19, #40]
  404a7c:	strb	w10, [x8]
  404a80:	ldp	x20, x19, [sp, #272]
  404a84:	ldr	x28, [sp, #256]
  404a88:	ldp	x29, x30, [sp, #240]
  404a8c:	add	sp, sp, #0x120
  404a90:	ret
  404a94:	mov	w1, #0xa                   	// #10
  404a98:	mov	x0, x19
  404a9c:	bl	402fe0 <__overflow@plt>
  404aa0:	b	404a80 <__fxstatat@plt+0x1690>
  404aa4:	stp	x29, x30, [sp, #-48]!
  404aa8:	stp	x20, x19, [sp, #32]
  404aac:	ldrb	w8, [x4, #37]
  404ab0:	mov	x19, x4
  404ab4:	str	x21, [sp, #16]
  404ab8:	mov	x29, sp
  404abc:	cbz	w8, 404b28 <__fxstatat@plt+0x1738>
  404ac0:	ldrb	w8, [x19, #35]
  404ac4:	mov	x20, x0
  404ac8:	cbz	w8, 404ad4 <__fxstatat@plt+0x16e4>
  404acc:	ldrb	w8, [x19, #38]
  404ad0:	cbz	w8, 404b38 <__fxstatat@plt+0x1748>
  404ad4:	bl	403310 <__errno_location@plt>
  404ad8:	mov	w8, #0x5f                  	// #95
  404adc:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404ae0:	str	w8, [x0]
  404ae4:	add	x1, x1, #0xf04
  404ae8:	mov	w2, #0x5                   	// #5
  404aec:	mov	x0, xzr
  404af0:	bl	403270 <dcgettext@plt>
  404af4:	mov	x21, x0
  404af8:	mov	w0, #0x4                   	// #4
  404afc:	mov	x1, x20
  404b00:	bl	40d564 <__fxstatat@plt+0xa174>
  404b04:	mov	x3, x0
  404b08:	mov	w1, #0x5f                  	// #95
  404b0c:	mov	w0, wzr
  404b10:	mov	x2, x21
  404b14:	bl	402bc0 <error@plt>
  404b18:	ldrb	w8, [x19, #38]
  404b1c:	cmp	w8, #0x0
  404b20:	cset	w0, eq  // eq = none
  404b24:	b	404b48 <__fxstatat@plt+0x1758>
  404b28:	ldrb	w8, [x19, #33]
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	cbz	w8, 404b48 <__fxstatat@plt+0x1758>
  404b34:	tbz	w3, #0, 404b48 <__fxstatat@plt+0x1758>
  404b38:	bl	403310 <__errno_location@plt>
  404b3c:	mov	w8, #0x5f                  	// #95
  404b40:	str	w8, [x0]
  404b44:	mov	w0, #0x1                   	// #1
  404b48:	ldp	x20, x19, [sp, #32]
  404b4c:	ldr	x21, [sp, #16]
  404b50:	ldp	x29, x30, [sp], #48
  404b54:	ret
  404b58:	stp	x29, x30, [sp, #-32]!
  404b5c:	stp	x20, x19, [sp, #16]
  404b60:	ldrb	w8, [x3, #35]
  404b64:	mov	x19, x0
  404b68:	mov	x29, sp
  404b6c:	cbz	w8, 404b78 <__fxstatat@plt+0x1788>
  404b70:	ldrb	w8, [x3, #38]
  404b74:	cbz	w8, 404bc4 <__fxstatat@plt+0x17d4>
  404b78:	bl	403310 <__errno_location@plt>
  404b7c:	mov	w8, #0x5f                  	// #95
  404b80:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404b84:	str	w8, [x0]
  404b88:	add	x1, x1, #0xf29
  404b8c:	mov	w2, #0x5                   	// #5
  404b90:	mov	x0, xzr
  404b94:	bl	403270 <dcgettext@plt>
  404b98:	mov	x20, x0
  404b9c:	mov	w1, #0x4                   	// #4
  404ba0:	mov	w0, wzr
  404ba4:	mov	x2, x19
  404ba8:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  404bac:	mov	x3, x0
  404bb0:	mov	w1, #0x5f                  	// #95
  404bb4:	mov	w0, wzr
  404bb8:	mov	x2, x20
  404bbc:	bl	402bc0 <error@plt>
  404bc0:	b	404bd0 <__fxstatat@plt+0x17e0>
  404bc4:	bl	403310 <__errno_location@plt>
  404bc8:	mov	w8, #0x5f                  	// #95
  404bcc:	str	w8, [x0]
  404bd0:	ldp	x20, x19, [sp, #16]
  404bd4:	mov	w0, wzr
  404bd8:	ldp	x29, x30, [sp], #32
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-32]!
  404be4:	adrp	x2, 40b000 <__fxstatat@plt+0x7c10>
  404be8:	adrp	x3, 40b000 <__fxstatat@plt+0x7c10>
  404bec:	adrp	x4, 40b000 <__fxstatat@plt+0x7c10>
  404bf0:	str	x19, [sp, #16]
  404bf4:	mov	x19, x0
  404bf8:	add	x2, x2, #0x704
  404bfc:	add	x3, x3, #0x74c
  404c00:	add	x4, x4, #0x7d0
  404c04:	mov	w0, #0x3d                  	// #61
  404c08:	mov	x1, xzr
  404c0c:	mov	x29, sp
  404c10:	bl	40aa7c <__fxstatat@plt+0x768c>
  404c14:	str	x0, [x19, #64]
  404c18:	ldr	x19, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #32
  404c20:	ret
  404c24:	stp	x29, x30, [sp, #-32]!
  404c28:	adrp	x2, 40b000 <__fxstatat@plt+0x7c10>
  404c2c:	adrp	x3, 40b000 <__fxstatat@plt+0x7c10>
  404c30:	adrp	x4, 40b000 <__fxstatat@plt+0x7c10>
  404c34:	str	x19, [sp, #16]
  404c38:	mov	x19, x0
  404c3c:	add	x2, x2, #0x73c
  404c40:	add	x3, x3, #0x74c
  404c44:	add	x4, x4, #0x7d0
  404c48:	mov	w0, #0x3d                  	// #61
  404c4c:	mov	x1, xzr
  404c50:	mov	x29, sp
  404c54:	bl	40aa7c <__fxstatat@plt+0x768c>
  404c58:	str	x0, [x19, #72]
  404c5c:	ldr	x19, [sp, #16]
  404c60:	ldp	x29, x30, [sp], #32
  404c64:	ret
  404c68:	sub	sp, sp, #0x30
  404c6c:	stp	x29, x30, [sp, #32]
  404c70:	add	x29, sp, #0x20
  404c74:	mov	x8, x3
  404c78:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  404c7c:	adrp	x10, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  404c80:	and	w2, w2, #0x1
  404c84:	sub	x7, x29, #0x4
  404c88:	stp	x4, x5, [sp]
  404c8c:	mov	w6, #0x1                   	// #1
  404c90:	mov	x3, xzr
  404c94:	mov	x4, xzr
  404c98:	mov	x5, x8
  404c9c:	str	x0, [x9, #1368]
  404ca0:	str	x1, [x10, #1376]
  404ca4:	sturb	wzr, [x29, #-4]
  404ca8:	bl	404cbc <__fxstatat@plt+0x18cc>
  404cac:	ldp	x29, x30, [sp, #32]
  404cb0:	and	w0, w0, #0x1
  404cb4:	add	sp, sp, #0x30
  404cb8:	ret
  404cbc:	stp	x29, x30, [sp, #-96]!
  404cc0:	stp	x28, x27, [sp, #16]
  404cc4:	stp	x26, x25, [sp, #32]
  404cc8:	stp	x24, x23, [sp, #48]
  404ccc:	stp	x22, x21, [sp, #64]
  404cd0:	stp	x20, x19, [sp, #80]
  404cd4:	mov	x29, sp
  404cd8:	sub	sp, sp, #0x350
  404cdc:	ldr	x28, [x29, #96]
  404ce0:	mov	x19, sp
  404ce4:	stp	x7, x4, [x19, #152]
  404ce8:	str	x3, [x19, #144]
  404cec:	strb	wzr, [x28]
  404cf0:	mov	x24, x5
  404cf4:	ldrb	w8, [x24, #24]!
  404cf8:	ldr	x25, [x29, #104]
  404cfc:	mov	x21, x5
  404d00:	mov	x22, x1
  404d04:	ldr	w23, [x24, #28]
  404d08:	mov	x27, x0
  404d0c:	str	w6, [x19, #172]
  404d10:	cbz	w8, 404d40 <__fxstatat@plt+0x1950>
  404d14:	tbz	w23, #31, 404d50 <__fxstatat@plt+0x1960>
  404d18:	mov	w0, #0xffffff9c            	// #-100
  404d1c:	mov	w2, #0xffffff9c            	// #-100
  404d20:	mov	w4, #0x1                   	// #1
  404d24:	mov	x1, x27
  404d28:	mov	x3, x22
  404d2c:	bl	40db20 <__fxstatat@plt+0xa730>
  404d30:	cbz	w0, 404d48 <__fxstatat@plt+0x1958>
  404d34:	bl	403310 <__errno_location@plt>
  404d38:	ldr	w23, [x0]
  404d3c:	b	404d4c <__fxstatat@plt+0x195c>
  404d40:	and	w20, w2, #0x1
  404d44:	b	404d60 <__fxstatat@plt+0x1970>
  404d48:	mov	w23, wzr
  404d4c:	ldr	w6, [x19, #172]
  404d50:	cmp	w23, #0x0
  404d54:	cset	w20, eq  // eq = none
  404d58:	cbz	x25, 404d60 <__fxstatat@plt+0x1970>
  404d5c:	strb	w20, [x25]
  404d60:	cbz	w23, 404d7c <__fxstatat@plt+0x198c>
  404d64:	cmp	w23, #0x11
  404d68:	b.ne	404d84 <__fxstatat@plt+0x1994>  // b.any
  404d6c:	ldr	w8, [x21, #8]
  404d70:	cmp	w8, #0x2
  404d74:	b.ne	404d84 <__fxstatat@plt+0x1994>  // b.any
  404d78:	b	404e50 <__fxstatat@plt+0x1a60>
  404d7c:	ldrb	w8, [x21, #49]
  404d80:	cbnz	w8, 404e50 <__fxstatat@plt+0x1a60>
  404d84:	ldr	w8, [x21, #4]
  404d88:	cmp	w23, #0x0
  404d8c:	mov	x26, x27
  404d90:	csel	x27, x22, x27, eq  // eq = none
  404d94:	add	x2, x19, #0x130
  404d98:	cmp	w8, #0x2
  404d9c:	b.ne	404e18 <__fxstatat@plt+0x1a28>  // b.any
  404da0:	mov	w0, wzr
  404da4:	mov	x1, x27
  404da8:	bl	403220 <__lxstat@plt>
  404dac:	cbz	w0, 404e28 <__fxstatat@plt+0x1a38>
  404db0:	bl	403310 <__errno_location@plt>
  404db4:	ldr	w20, [x0]
  404db8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404dbc:	add	x1, x1, #0xe11
  404dc0:	mov	w2, #0x5                   	// #5
  404dc4:	mov	x0, xzr
  404dc8:	bl	403270 <dcgettext@plt>
  404dcc:	mov	x21, x0
  404dd0:	mov	w0, #0x4                   	// #4
  404dd4:	mov	x1, x27
  404dd8:	bl	40d564 <__fxstatat@plt+0xa174>
  404ddc:	mov	x3, x0
  404de0:	mov	w0, wzr
  404de4:	mov	w1, w20
  404de8:	mov	x2, x21
  404dec:	bl	402bc0 <error@plt>
  404df0:	mov	w23, wzr
  404df4:	and	w0, w23, #0x1
  404df8:	mov	sp, x29
  404dfc:	ldp	x20, x19, [sp, #80]
  404e00:	ldp	x22, x21, [sp, #64]
  404e04:	ldp	x24, x23, [sp, #48]
  404e08:	ldp	x26, x25, [sp, #32]
  404e0c:	ldp	x28, x27, [sp, #16]
  404e10:	ldp	x29, x30, [sp], #96
  404e14:	ret
  404e18:	mov	w0, wzr
  404e1c:	mov	x1, x27
  404e20:	bl	403340 <__xstat@plt>
  404e24:	cbnz	w0, 404db0 <__fxstatat@plt+0x19c0>
  404e28:	ldr	w8, [x19, #320]
  404e2c:	mov	w9, w8
  404e30:	and	w8, w8, #0xf000
  404e34:	cmp	w8, #0x4, lsl #12
  404e38:	b.ne	404ec0 <__fxstatat@plt+0x1ad0>  // b.any
  404e3c:	ldrb	w8, [x21, #42]
  404e40:	ldr	w6, [x19, #172]
  404e44:	mov	x27, x26
  404e48:	mov	w26, w9
  404e4c:	cbz	w8, 404ed4 <__fxstatat@plt+0x1ae4>
  404e50:	tbz	w6, #0, 404f34 <__fxstatat@plt+0x1b44>
  404e54:	ldr	x0, [x21, #72]
  404e58:	cbz	x0, 404f34 <__fxstatat@plt+0x1b44>
  404e5c:	and	w8, w26, #0xf000
  404e60:	cmp	w8, #0x4, lsl #12
  404e64:	b.eq	404f24 <__fxstatat@plt+0x1b34>  // b.none
  404e68:	ldr	w8, [x21]
  404e6c:	cbnz	w8, 404f24 <__fxstatat@plt+0x1b34>
  404e70:	add	x2, x19, #0x130
  404e74:	mov	x1, x27
  404e78:	bl	40a274 <__fxstatat@plt+0x6e84>
  404e7c:	tbz	w0, #0, 404f20 <__fxstatat@plt+0x1b30>
  404e80:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404e84:	add	x1, x1, #0xf7a
  404e88:	mov	w2, #0x5                   	// #5
  404e8c:	mov	x0, xzr
  404e90:	bl	403270 <dcgettext@plt>
  404e94:	mov	x20, x0
  404e98:	mov	w0, #0x4                   	// #4
  404e9c:	mov	x1, x27
  404ea0:	bl	40d564 <__fxstatat@plt+0xa174>
  404ea4:	mov	x3, x0
  404ea8:	mov	w0, wzr
  404eac:	mov	w1, wzr
  404eb0:	mov	x2, x20
  404eb4:	bl	402bc0 <error@plt>
  404eb8:	mov	w23, #0x1                   	// #1
  404ebc:	b	404df4 <__fxstatat@plt+0x1a04>
  404ec0:	ldr	w6, [x19, #172]
  404ec4:	mov	x27, x26
  404ec8:	mov	w26, w9
  404ecc:	tbnz	w6, #0, 404e54 <__fxstatat@plt+0x1a64>
  404ed0:	b	404f34 <__fxstatat@plt+0x1b44>
  404ed4:	ldrb	w8, [x21, #25]
  404ed8:	adrp	x9, 413000 <__fxstatat@plt+0xfc10>
  404edc:	adrp	x10, 413000 <__fxstatat@plt+0xfc10>
  404ee0:	add	x9, x9, #0xf64
  404ee4:	add	x10, x10, #0xf52
  404ee8:	cmp	w8, #0x0
  404eec:	csel	x1, x10, x9, eq  // eq = none
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	mov	x0, xzr
  404ef8:	bl	403270 <dcgettext@plt>
  404efc:	mov	x20, x0
  404f00:	mov	w0, #0x4                   	// #4
  404f04:	mov	x1, x27
  404f08:	bl	40d564 <__fxstatat@plt+0xa174>
  404f0c:	mov	x3, x0
  404f10:	mov	w0, wzr
  404f14:	mov	w1, wzr
  404f18:	mov	x2, x20
  404f1c:	b	404dec <__fxstatat@plt+0x19fc>
  404f20:	ldr	x0, [x21, #72]
  404f24:	add	x2, x19, #0x130
  404f28:	mov	x1, x27
  404f2c:	bl	40a1f0 <__fxstatat@plt+0x6e00>
  404f30:	ldr	w6, [x19, #172]
  404f34:	ldr	w8, [x21, #4]
  404f38:	cmp	w8, #0x4
  404f3c:	b.ne	404f88 <__fxstatat@plt+0x1b98>  // b.any
  404f40:	mov	w8, #0x1                   	// #1
  404f44:	str	w8, [x19, #120]
  404f48:	cbz	w20, 404f9c <__fxstatat@plt+0x1bac>
  404f4c:	mov	w8, #0x1                   	// #1
  404f50:	mov	w10, wzr
  404f54:	str	xzr, [x19, #128]
  404f58:	str	w8, [x19, #136]
  404f5c:	tbz	w6, #0, 4055e8 <__fxstatat@plt+0x21f8>
  404f60:	ldr	x8, [x21, #64]
  404f64:	cbz	x8, 4055e8 <__fxstatat@plt+0x21f8>
  404f68:	ldrb	w8, [x24]
  404f6c:	cbnz	w8, 4055e8 <__fxstatat@plt+0x21f8>
  404f70:	ldr	w8, [x21]
  404f74:	cbnz	w8, 4055e8 <__fxstatat@plt+0x21f8>
  404f78:	mov	x20, x27
  404f7c:	tbz	w10, #0, 405564 <__fxstatat@plt+0x2174>
  404f80:	add	x27, x19, #0xb0
  404f84:	b	405580 <__fxstatat@plt+0x2190>
  404f88:	cmp	w8, #0x3
  404f8c:	cset	w8, eq  // eq = none
  404f90:	and	w8, w8, w6
  404f94:	str	w8, [x19, #120]
  404f98:	cbnz	w20, 404f4c <__fxstatat@plt+0x1b5c>
  404f9c:	cmp	w23, #0x11
  404fa0:	b.ne	404fbc <__fxstatat@plt+0x1bcc>  // b.any
  404fa4:	ldr	w8, [x21, #8]
  404fa8:	cmp	w8, #0x2
  404fac:	b.ne	404fbc <__fxstatat@plt+0x1bcc>  // b.any
  404fb0:	mov	w10, wzr
  404fb4:	str	wzr, [x19, #136]
  404fb8:	b	4050f4 <__fxstatat@plt+0x1d04>
  404fbc:	mov	w8, w26
  404fc0:	str	x25, [x19, #112]
  404fc4:	mov	w25, w8
  404fc8:	and	w8, w8, #0xf000
  404fcc:	mov	x26, x28
  404fd0:	cmp	w8, #0x8, lsl #12
  404fd4:	b.ne	405010 <__fxstatat@plt+0x1c20>  // b.any
  404fd8:	ldrb	w8, [x24]
  404fdc:	cbnz	w8, 405028 <__fxstatat@plt+0x1c38>
  404fe0:	ldrb	w8, [x21, #44]
  404fe4:	cbnz	w8, 405028 <__fxstatat@plt+0x1c38>
  404fe8:	ldrb	w8, [x21, #23]
  404fec:	cbnz	w8, 405028 <__fxstatat@plt+0x1c38>
  404ff0:	ldr	w8, [x21]
  404ff4:	cbnz	w8, 405028 <__fxstatat@plt+0x1c38>
  404ff8:	ldrb	w8, [x21, #21]
  404ffc:	cbnz	w8, 405028 <__fxstatat@plt+0x1c38>
  405000:	mov	x20, x27
  405004:	mov	w28, wzr
  405008:	mov	w4, wzr
  40500c:	b	405034 <__fxstatat@plt+0x1c44>
  405010:	ldrb	w9, [x21, #20]
  405014:	cbz	w9, 405028 <__fxstatat@plt+0x1c38>
  405018:	cmp	w8, #0x4, lsl #12
  40501c:	b.eq	405028 <__fxstatat@plt+0x1c38>  // b.none
  405020:	cmp	w8, #0xa, lsl #12
  405024:	b.ne	404fd8 <__fxstatat@plt+0x1be8>  // b.any
  405028:	mov	x20, x27
  40502c:	mov	w4, #0x100                 	// #256
  405030:	mov	w28, #0x1                   	// #1
  405034:	add	x3, x19, #0xb0
  405038:	mov	w1, #0xffffff9c            	// #-100
  40503c:	mov	w0, wzr
  405040:	mov	x2, x22
  405044:	bl	4033f0 <__fxstatat@plt>
  405048:	cbz	w0, 40507c <__fxstatat@plt+0x1c8c>
  40504c:	bl	403310 <__errno_location@plt>
  405050:	ldr	w27, [x0]
  405054:	cmp	w27, #0x2
  405058:	b.eq	4050cc <__fxstatat@plt+0x1cdc>  // b.none
  40505c:	ldr	w6, [x19, #172]
  405060:	cmp	w27, #0x28
  405064:	b.ne	405098 <__fxstatat@plt+0x1ca8>  // b.any
  405068:	ldrb	w8, [x21, #22]
  40506c:	cbz	w8, 405098 <__fxstatat@plt+0x1ca8>
  405070:	mov	x28, x26
  405074:	str	wzr, [x19, #136]
  405078:	b	4050dc <__fxstatat@plt+0x1cec>
  40507c:	ldr	w6, [x19, #172]
  405080:	str	wzr, [x19, #136]
  405084:	mov	x27, x20
  405088:	mov	w10, w28
  40508c:	mov	x28, x26
  405090:	mov	w26, w25
  405094:	b	4050f0 <__fxstatat@plt+0x1d00>
  405098:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40509c:	add	x1, x1, #0xe11
  4050a0:	mov	w2, #0x5                   	// #5
  4050a4:	mov	x0, xzr
  4050a8:	bl	403270 <dcgettext@plt>
  4050ac:	mov	x21, x0
  4050b0:	mov	w0, #0x4                   	// #4
  4050b4:	mov	x1, x22
  4050b8:	bl	40d564 <__fxstatat@plt+0xa174>
  4050bc:	mov	x3, x0
  4050c0:	mov	w0, wzr
  4050c4:	mov	w1, w27
  4050c8:	b	404de8 <__fxstatat@plt+0x19f8>
  4050cc:	ldr	w6, [x19, #172]
  4050d0:	mov	w8, #0x1                   	// #1
  4050d4:	str	w8, [x19, #136]
  4050d8:	mov	x28, x26
  4050dc:	cmp	w23, #0x11
  4050e0:	mov	w10, wzr
  4050e4:	mov	x27, x20
  4050e8:	mov	w26, w25
  4050ec:	b.ne	4052d8 <__fxstatat@plt+0x1ee8>  // b.any
  4050f0:	ldr	x25, [x19, #112]
  4050f4:	ldr	w8, [x21, #8]
  4050f8:	str	x27, [x19, #96]
  4050fc:	str	w10, [x19, #112]
  405100:	cmp	w8, #0x2
  405104:	b.ne	405150 <__fxstatat@plt+0x1d60>  // b.any
  405108:	mov	x27, x22
  40510c:	mov	w22, wzr
  405110:	and	w20, w26, #0xf000
  405114:	cmp	w20, #0x4, lsl #12
  405118:	b.eq	405344 <__fxstatat@plt+0x1f54>  // b.none
  40511c:	ldrb	w8, [x21, #45]
  405120:	cbz	w8, 405344 <__fxstatat@plt+0x1f54>
  405124:	ldrb	w8, [x21, #31]
  405128:	cbz	w8, 4052e4 <__fxstatat@plt+0x1ef4>
  40512c:	ldrb	w8, [x24]
  405130:	ldr	x9, [x19, #176]
  405134:	ldr	x10, [x19, #304]
  405138:	cmp	w8, #0x0
  40513c:	cset	w8, eq  // eq = none
  405140:	cmp	x9, x10
  405144:	cset	w9, ne  // ne = any
  405148:	orr	w3, w8, w9
  40514c:	b	4052e8 <__fxstatat@plt+0x1ef8>
  405150:	ldr	x8, [x19, #312]
  405154:	ldr	x9, [x19, #184]
  405158:	mov	x27, x22
  40515c:	cmp	x8, x9
  405160:	b.ne	405184 <__fxstatat@plt+0x1d94>  // b.any
  405164:	ldr	x8, [x19, #304]
  405168:	ldr	x9, [x19, #176]
  40516c:	cmp	x8, x9
  405170:	b.ne	405184 <__fxstatat@plt+0x1d94>  // b.any
  405174:	ldrb	w8, [x21, #23]
  405178:	mov	w22, #0x1                   	// #1
  40517c:	cbnz	w8, 405110 <__fxstatat@plt+0x1d20>
  405180:	b	405188 <__fxstatat@plt+0x1d98>
  405184:	mov	w22, wzr
  405188:	ldr	w8, [x21, #4]
  40518c:	cmp	w8, #0x2
  405190:	b.ne	4051e4 <__fxstatat@plt+0x1df4>  // b.any
  405194:	ldr	w8, [x19, #320]
  405198:	and	w9, w8, #0xf000
  40519c:	cmp	w9, #0xa, lsl #12
  4051a0:	b.ne	405468 <__fxstatat@plt+0x2078>  // b.any
  4051a4:	ldr	w9, [x19, #192]
  4051a8:	and	w9, w9, #0xf000
  4051ac:	cmp	w9, #0xa, lsl #12
  4051b0:	b.ne	405468 <__fxstatat@plt+0x2078>  // b.any
  4051b4:	ldr	x0, [x19, #96]
  4051b8:	mov	x1, x27
  4051bc:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  4051c0:	tbnz	w0, #0, 406da0 <__fxstatat@plt+0x39b0>
  4051c4:	ldr	w8, [x21]
  4051c8:	cbnz	w8, 40548c <__fxstatat@plt+0x209c>
  4051cc:	tbz	w22, #0, 40548c <__fxstatat@plt+0x209c>
  4051d0:	ldrb	w8, [x24]
  4051d4:	cbnz	w8, 406da0 <__fxstatat@plt+0x39b0>
  4051d8:	ldr	w6, [x19, #172]
  4051dc:	mov	w22, #0x1                   	// #1
  4051e0:	b	405110 <__fxstatat@plt+0x1d20>
  4051e4:	cbz	w22, 405110 <__fxstatat@plt+0x1d20>
  4051e8:	sub	x2, x29, #0xa0
  4051ec:	mov	w0, wzr
  4051f0:	mov	x1, x27
  4051f4:	bl	403220 <__lxstat@plt>
  4051f8:	ldr	w6, [x19, #172]
  4051fc:	mov	w22, wzr
  405200:	cbnz	w0, 405110 <__fxstatat@plt+0x1d20>
  405204:	ldr	x1, [x19, #96]
  405208:	add	x2, x19, #0x230
  40520c:	bl	403220 <__lxstat@plt>
  405210:	ldr	w6, [x19, #172]
  405214:	mov	w22, wzr
  405218:	cbnz	w0, 405110 <__fxstatat@plt+0x1d20>
  40521c:	ldp	x12, x9, [x29, #-160]
  405220:	ldr	x10, [x19, #568]
  405224:	ldr	x11, [x19, #560]
  405228:	ldr	w8, [x19, #576]
  40522c:	cmp	x10, x9
  405230:	cset	w10, eq  // eq = none
  405234:	cmp	x11, x12
  405238:	and	w9, w8, #0xf000
  40523c:	cset	w11, eq  // eq = none
  405240:	cmp	w9, #0xa, lsl #12
  405244:	and	w22, w10, w11
  405248:	b.ne	405264 <__fxstatat@plt+0x1e74>  // b.any
  40524c:	ldur	w9, [x29, #-144]
  405250:	and	w9, w9, #0xf000
  405254:	cmp	w9, #0xa, lsl #12
  405258:	b.ne	405264 <__fxstatat@plt+0x1e74>  // b.any
  40525c:	ldrb	w9, [x21, #21]
  405260:	cbnz	w9, 40510c <__fxstatat@plt+0x1d1c>
  405264:	add	x12, x19, #0x230
  405268:	sub	x11, x29, #0xa0
  40526c:	ldr	w9, [x21]
  405270:	cbnz	w9, 405478 <__fxstatat@plt+0x2088>
  405274:	ldrb	w9, [x24]
  405278:	cbnz	w9, 405284 <__fxstatat@plt+0x1e94>
  40527c:	ldrb	w9, [x21, #21]
  405280:	cbz	w9, 406094 <__fxstatat@plt+0x2ca4>
  405284:	ldr	w9, [x11, #16]
  405288:	and	w9, w9, #0xf000
  40528c:	cmp	w9, #0xa, lsl #12
  405290:	b.eq	40510c <__fxstatat@plt+0x1d1c>  // b.none
  405294:	cbz	w22, 406094 <__fxstatat@plt+0x2ca4>
  405298:	ldr	w9, [x11, #20]
  40529c:	ldr	x22, [x19, #96]
  4052a0:	mov	x20, x27
  4052a4:	cmp	w9, #0x2
  4052a8:	b.cc	40609c <__fxstatat@plt+0x2cac>  // b.lo, b.ul, b.last
  4052ac:	mov	x0, x22
  4052b0:	mov	x1, x20
  4052b4:	mov	x27, x12
  4052b8:	mov	x23, x11
  4052bc:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  4052c0:	tbz	w0, #0, 406d94 <__fxstatat@plt+0x39a4>
  4052c4:	ldr	w8, [x27, #16]
  4052c8:	ldr	w6, [x19, #172]
  4052cc:	mov	x12, x27
  4052d0:	mov	x11, x23
  4052d4:	b	40609c <__fxstatat@plt+0x2cac>
  4052d8:	ldr	x25, [x19, #112]
  4052dc:	str	xzr, [x19, #128]
  4052e0:	b	404f5c <__fxstatat@plt+0x1b6c>
  4052e4:	mov	w3, wzr
  4052e8:	add	x1, x19, #0xb0
  4052ec:	add	x2, x19, #0x130
  4052f0:	mov	x0, x27
  4052f4:	bl	40ec00 <__fxstatat@plt+0xb810>
  4052f8:	ldr	w6, [x19, #172]
  4052fc:	tbnz	w0, #31, 405344 <__fxstatat@plt+0x1f54>
  405300:	cbz	x25, 40530c <__fxstatat@plt+0x1f1c>
  405304:	mov	w8, #0x1                   	// #1
  405308:	strb	w8, [x25]
  40530c:	ldp	x2, x1, [x19, #304]
  405310:	mov	x0, x27
  405314:	bl	408d0c <__fxstatat@plt+0x591c>
  405318:	cbz	x0, 405948 <__fxstatat@plt+0x2558>
  40531c:	ldrb	w3, [x21, #46]
  405320:	ldr	w4, [x19, #120]
  405324:	mov	w2, #0x1                   	// #1
  405328:	mov	x1, x27
  40532c:	mov	w23, #0x1                   	// #1
  405330:	stp	x0, x27, [x19, #104]
  405334:	bl	4081d0 <__fxstatat@plt+0x4de0>
  405338:	tbnz	w0, #0, 404df4 <__fxstatat@plt+0x1a04>
  40533c:	str	xzr, [x19, #128]
  405340:	b	40622c <__fxstatat@plt+0x2e3c>
  405344:	ldrb	w8, [x24]
  405348:	cbz	w8, 4053c8 <__fxstatat@plt+0x1fd8>
  40534c:	ldr	w8, [x21, #8]
  405350:	cmp	w8, #0x2
  405354:	b.eq	4053b8 <__fxstatat@plt+0x1fc8>  // b.none
  405358:	cmp	w8, #0x3
  40535c:	b.eq	4053a0 <__fxstatat@plt+0x1fb0>  // b.none
  405360:	cmp	w8, #0x4
  405364:	b.ne	405408 <__fxstatat@plt+0x2018>  // b.any
  405368:	ldrb	w8, [x21, #47]
  40536c:	cbz	w8, 405408 <__fxstatat@plt+0x2018>
  405370:	ldr	w8, [x19, #192]
  405374:	and	w8, w8, #0xf000
  405378:	cmp	w8, #0xa, lsl #12
  40537c:	b.eq	405408 <__fxstatat@plt+0x2018>  // b.none
  405380:	bl	410020 <__fxstatat@plt+0xcc30>
  405384:	ldr	w6, [x19, #172]
  405388:	tbnz	w0, #0, 405408 <__fxstatat@plt+0x2018>
  40538c:	mov	w1, #0x2                   	// #2
  405390:	mov	x0, x27
  405394:	bl	402cd0 <euidaccess@plt>
  405398:	ldr	w6, [x19, #172]
  40539c:	cbz	w0, 405408 <__fxstatat@plt+0x2018>
  4053a0:	add	x2, x19, #0xb0
  4053a4:	mov	x0, x21
  4053a8:	mov	x1, x27
  4053ac:	bl	4082d4 <__fxstatat@plt+0x4ee4>
  4053b0:	ldr	w6, [x19, #172]
  4053b4:	tbnz	w0, #0, 405408 <__fxstatat@plt+0x2018>
  4053b8:	mov	w23, #0x1                   	// #1
  4053bc:	cbz	x25, 404df4 <__fxstatat@plt+0x1a04>
  4053c0:	strb	w23, [x25]
  4053c4:	b	404df4 <__fxstatat@plt+0x1a04>
  4053c8:	cmp	w20, #0x4, lsl #12
  4053cc:	b.eq	405408 <__fxstatat@plt+0x2018>  // b.none
  4053d0:	ldr	w8, [x21, #8]
  4053d4:	cmp	w8, #0x2
  4053d8:	b.eq	405948 <__fxstatat@plt+0x2558>  // b.none
  4053dc:	cmp	w8, #0x3
  4053e0:	b.ne	405408 <__fxstatat@plt+0x2018>  // b.any
  4053e4:	add	x2, x19, #0xb0
  4053e8:	mov	x0, x21
  4053ec:	mov	x1, x27
  4053f0:	bl	4082d4 <__fxstatat@plt+0x4ee4>
  4053f4:	mov	w23, #0x1                   	// #1
  4053f8:	cbnz	w22, 404df4 <__fxstatat@plt+0x1a04>
  4053fc:	ldr	w6, [x19, #172]
  405400:	tbnz	w0, #0, 40540c <__fxstatat@plt+0x201c>
  405404:	b	404df4 <__fxstatat@plt+0x1a04>
  405408:	cbnz	w22, 405948 <__fxstatat@plt+0x2558>
  40540c:	ldr	w8, [x19, #192]
  405410:	and	w8, w8, #0xf000
  405414:	cmp	w8, #0x4, lsl #12
  405418:	b.eq	405494 <__fxstatat@plt+0x20a4>  // b.none
  40541c:	cmp	w20, #0x4, lsl #12
  405420:	b.ne	405434 <__fxstatat@plt+0x2044>  // b.any
  405424:	ldrb	w8, [x24]
  405428:	cbz	w8, 40603c <__fxstatat@plt+0x2c4c>
  40542c:	ldr	w8, [x21]
  405430:	cbz	w8, 40603c <__fxstatat@plt+0x2c4c>
  405434:	tbz	w6, #0, 405494 <__fxstatat@plt+0x20a4>
  405438:	ldr	w8, [x21]
  40543c:	cmp	w8, #0x3
  405440:	b.eq	405494 <__fxstatat@plt+0x20a4>  // b.none
  405444:	ldr	x0, [x21, #64]
  405448:	add	x2, x19, #0xb0
  40544c:	mov	x1, x27
  405450:	bl	40a274 <__fxstatat@plt+0x6e84>
  405454:	ldr	w6, [x19, #172]
  405458:	tbz	w0, #0, 405494 <__fxstatat@plt+0x20a4>
  40545c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  405460:	add	x1, x1, #0xffb
  405464:	b	406044 <__fxstatat@plt+0x2c54>
  405468:	add	x12, x19, #0x130
  40546c:	add	x11, x19, #0xb0
  405470:	ldr	w9, [x21]
  405474:	cbz	w9, 405274 <__fxstatat@plt+0x1e84>
  405478:	tbz	w22, #0, 405db0 <__fxstatat@plt+0x29c0>
  40547c:	ldr	x0, [x19, #96]
  405480:	mov	x1, x27
  405484:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  405488:	tbnz	w0, #0, 406da0 <__fxstatat@plt+0x39b0>
  40548c:	ldr	w6, [x19, #172]
  405490:	b	40510c <__fxstatat@plt+0x1d1c>
  405494:	cmp	w20, #0x4, lsl #12
  405498:	b.eq	4054bc <__fxstatat@plt+0x20cc>  // b.none
  40549c:	ldr	w8, [x19, #192]
  4054a0:	and	w8, w8, #0xf000
  4054a4:	cmp	w8, #0x4, lsl #12
  4054a8:	b.ne	4054bc <__fxstatat@plt+0x20cc>  // b.any
  4054ac:	ldrb	w8, [x24]
  4054b0:	cbz	w8, 40631c <__fxstatat@plt+0x2f2c>
  4054b4:	ldr	w8, [x21]
  4054b8:	cbz	w8, 40631c <__fxstatat@plt+0x2f2c>
  4054bc:	ldrb	w20, [x24]
  4054c0:	cbz	w20, 4054ec <__fxstatat@plt+0x20fc>
  4054c4:	ldr	w8, [x19, #320]
  4054c8:	and	w8, w8, #0xf000
  4054cc:	cmp	w8, #0x4, lsl #12
  4054d0:	b.ne	4054ec <__fxstatat@plt+0x20fc>  // b.any
  4054d4:	ldr	w8, [x19, #192]
  4054d8:	and	w8, w8, #0xf000
  4054dc:	cmp	w8, #0x4, lsl #12
  4054e0:	b.eq	4054ec <__fxstatat@plt+0x20fc>  // b.none
  4054e4:	ldr	w8, [x21]
  4054e8:	cbz	w8, 406518 <__fxstatat@plt+0x3128>
  4054ec:	ldr	w22, [x21]
  4054f0:	cbz	w22, 405544 <__fxstatat@plt+0x2154>
  4054f4:	ldr	x0, [x19, #96]
  4054f8:	bl	40a084 <__fxstatat@plt+0x6c94>
  4054fc:	ldrb	w8, [x0]
  405500:	ldr	w6, [x19, #172]
  405504:	mov	x23, x0
  405508:	cmp	w8, #0x2e
  40550c:	b.ne	405530 <__fxstatat@plt+0x2140>  // b.any
  405510:	ldrb	w8, [x23, #1]
  405514:	cmp	w8, #0x2e
  405518:	mov	w8, #0x1                   	// #1
  40551c:	cinc	x8, x8, eq  // eq = none
  405520:	ldrb	w8, [x23, x8]
  405524:	cbz	w8, 405544 <__fxstatat@plt+0x2154>
  405528:	cmp	w8, #0x2f
  40552c:	b.eq	405544 <__fxstatat@plt+0x2154>  // b.none
  405530:	cbnz	w20, 405de8 <__fxstatat@plt+0x29f8>
  405534:	ldr	w8, [x19, #192]
  405538:	and	w8, w8, #0xf000
  40553c:	cmp	w8, #0x4, lsl #12
  405540:	b.ne	405de8 <__fxstatat@plt+0x29f8>  // b.any
  405544:	ldr	w8, [x19, #192]
  405548:	and	w8, w8, #0xf000
  40554c:	cmp	w8, #0x4, lsl #12
  405550:	b.ne	405f84 <__fxstatat@plt+0x2b94>  // b.any
  405554:	mov	x22, x27
  405558:	ldr	x27, [x19, #96]
  40555c:	ldr	w10, [x19, #112]
  405560:	b	405f94 <__fxstatat@plt+0x2ba4>
  405564:	sub	x2, x29, #0xa0
  405568:	mov	w0, wzr
  40556c:	mov	x1, x22
  405570:	sub	x27, x29, #0xa0
  405574:	bl	403220 <__lxstat@plt>
  405578:	ldr	w6, [x19, #172]
  40557c:	cbnz	w0, 4055e4 <__fxstatat@plt+0x21f4>
  405580:	ldr	w8, [x27, #16]
  405584:	and	w8, w8, #0xf000
  405588:	cmp	w8, #0xa, lsl #12
  40558c:	b.ne	4055e4 <__fxstatat@plt+0x21f4>  // b.any
  405590:	ldr	x0, [x21, #64]
  405594:	mov	x1, x22
  405598:	mov	x2, x27
  40559c:	bl	40a274 <__fxstatat@plt+0x6e84>
  4055a0:	ldr	w6, [x19, #172]
  4055a4:	tbz	w0, #0, 4055e4 <__fxstatat@plt+0x21f4>
  4055a8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4055ac:	add	x1, x1, #0x11d
  4055b0:	mov	w2, #0x5                   	// #5
  4055b4:	mov	x0, xzr
  4055b8:	bl	403270 <dcgettext@plt>
  4055bc:	mov	x21, x0
  4055c0:	mov	w1, #0x4                   	// #4
  4055c4:	mov	w0, wzr
  4055c8:	mov	x2, x20
  4055cc:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  4055d0:	mov	x2, x22
  4055d4:	mov	x22, x0
  4055d8:	mov	w0, #0x1                   	// #1
  4055dc:	mov	w1, #0x4                   	// #4
  4055e0:	b	406dd8 <__fxstatat@plt+0x39e8>
  4055e4:	mov	x27, x20
  4055e8:	ldrb	w8, [x21, #46]
  4055ec:	cbz	w8, 405618 <__fxstatat@plt+0x2228>
  4055f0:	and	w8, w26, #0xf000
  4055f4:	cmp	w8, #0x4, lsl #12
  4055f8:	b.eq	405618 <__fxstatat@plt+0x2228>  // b.none
  4055fc:	ldrb	w8, [x24]
  405600:	cbnz	w8, 405618 <__fxstatat@plt+0x2228>
  405604:	ldr	x2, [x19, #128]
  405608:	mov	x0, x27
  40560c:	mov	x1, x22
  405610:	bl	40842c <__fxstatat@plt+0x503c>
  405614:	ldr	w6, [x19, #172]
  405618:	cbz	w23, 40584c <__fxstatat@plt+0x245c>
  40561c:	and	w20, w26, #0xf000
  405620:	cmp	w20, #0x4, lsl #12
  405624:	b.ne	40564c <__fxstatat@plt+0x225c>  // b.any
  405628:	ldrb	w8, [x21, #42]
  40562c:	cbz	w8, 40564c <__fxstatat@plt+0x225c>
  405630:	ldp	x2, x1, [x19, #304]
  405634:	tbz	w6, #0, 40568c <__fxstatat@plt+0x229c>
  405638:	mov	x0, x22
  40563c:	bl	408d0c <__fxstatat@plt+0x591c>
  405640:	mov	x1, x0
  405644:	cbnz	x0, 4056a0 <__fxstatat@plt+0x22b0>
  405648:	b	40584c <__fxstatat@plt+0x245c>
  40564c:	ldrb	w8, [x24]
  405650:	cbz	w8, 405668 <__fxstatat@plt+0x2278>
  405654:	ldr	w8, [x19, #324]
  405658:	cmp	w8, #0x1
  40565c:	b.ne	405668 <__fxstatat@plt+0x2278>  // b.any
  405660:	ldp	x1, x0, [x19, #304]
  405664:	b	405694 <__fxstatat@plt+0x22a4>
  405668:	ldrb	w8, [x21, #34]
  40566c:	cbz	w8, 40584c <__fxstatat@plt+0x245c>
  405670:	ldrb	w8, [x21, #23]
  405674:	cbnz	w8, 40584c <__fxstatat@plt+0x245c>
  405678:	ldr	w8, [x19, #324]
  40567c:	cmp	w8, #0x1
  405680:	b.ls	405830 <__fxstatat@plt+0x2440>  // b.plast
  405684:	ldp	x2, x1, [x19, #304]
  405688:	b	405638 <__fxstatat@plt+0x2248>
  40568c:	mov	x0, x1
  405690:	mov	x1, x2
  405694:	bl	408cd4 <__fxstatat@plt+0x58e4>
  405698:	mov	x1, x0
  40569c:	cbz	x0, 40584c <__fxstatat@plt+0x245c>
  4056a0:	cmp	w20, #0x4, lsl #12
  4056a4:	str	x1, [x19, #104]
  4056a8:	b.ne	405728 <__fxstatat@plt+0x2338>  // b.any
  4056ac:	mov	x0, x27
  4056b0:	mov	x20, x1
  4056b4:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  4056b8:	tbz	w0, #0, 405750 <__fxstatat@plt+0x2360>
  4056bc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4056c0:	add	x1, x1, #0x14e
  4056c4:	mov	w2, #0x5                   	// #5
  4056c8:	mov	x0, xzr
  4056cc:	str	x22, [x19, #112]
  4056d0:	bl	403270 <dcgettext@plt>
  4056d4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4056d8:	ldr	x2, [x8, #1368]
  4056dc:	mov	x22, x0
  4056e0:	mov	w1, #0x4                   	// #4
  4056e4:	mov	w0, wzr
  4056e8:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  4056ec:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4056f0:	ldr	x2, [x8, #1376]
  4056f4:	mov	x23, x0
  4056f8:	mov	w0, #0x1                   	// #1
  4056fc:	mov	w1, #0x4                   	// #4
  405700:	mov	w20, #0x1                   	// #1
  405704:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405708:	mov	x4, x0
  40570c:	mov	w0, wzr
  405710:	mov	w1, wzr
  405714:	mov	x2, x22
  405718:	mov	x3, x23
  40571c:	bl	402bc0 <error@plt>
  405720:	strb	w20, [x28]
  405724:	b	40622c <__fxstatat@plt+0x2e3c>
  405728:	ldrb	w3, [x21, #46]
  40572c:	ldr	w4, [x19, #120]
  405730:	mov	w2, #0x1                   	// #1
  405734:	mov	x0, x1
  405738:	mov	x1, x22
  40573c:	mov	w23, #0x1                   	// #1
  405740:	str	x22, [x19, #112]
  405744:	bl	4081d0 <__fxstatat@plt+0x4de0>
  405748:	tbnz	w0, #0, 404df4 <__fxstatat@plt+0x1a04>
  40574c:	b	40622c <__fxstatat@plt+0x2e3c>
  405750:	mov	x0, x22
  405754:	mov	x1, x20
  405758:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  40575c:	tbz	w0, #0, 4057b8 <__fxstatat@plt+0x23c8>
  405760:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405764:	add	x1, x1, #0x17b
  405768:	mov	w2, #0x5                   	// #5
  40576c:	mov	x0, xzr
  405770:	bl	403270 <dcgettext@plt>
  405774:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  405778:	ldr	x1, [x8, #1368]
  40577c:	mov	x20, x0
  405780:	mov	w0, #0x4                   	// #4
  405784:	bl	40d564 <__fxstatat@plt+0xa174>
  405788:	mov	x3, x0
  40578c:	mov	w0, wzr
  405790:	mov	w1, wzr
  405794:	mov	x2, x20
  405798:	bl	402bc0 <error@plt>
  40579c:	mov	w23, #0x1                   	// #1
  4057a0:	cbz	x25, 404df4 <__fxstatat@plt+0x1a04>
  4057a4:	ldrb	w8, [x24]
  4057a8:	cbz	w8, 404df4 <__fxstatat@plt+0x1a04>
  4057ac:	mov	w23, #0x1                   	// #1
  4057b0:	strb	w23, [x25]
  4057b4:	b	404df4 <__fxstatat@plt+0x1a04>
  4057b8:	ldr	w9, [x21, #4]
  4057bc:	cmp	w9, #0x3
  4057c0:	cset	w8, eq  // eq = none
  4057c4:	cmp	w9, #0x4
  4057c8:	b.eq	405850 <__fxstatat@plt+0x2460>  // b.none
  4057cc:	ldr	w9, [x19, #172]
  4057d0:	and	w8, w8, w9
  4057d4:	tbnz	w8, #0, 405850 <__fxstatat@plt+0x2460>
  4057d8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4057dc:	add	x1, x1, #0x1b1
  4057e0:	mov	w2, #0x5                   	// #5
  4057e4:	mov	x0, xzr
  4057e8:	bl	403270 <dcgettext@plt>
  4057ec:	mov	x2, x22
  4057f0:	mov	x22, x0
  4057f4:	mov	w1, #0x4                   	// #4
  4057f8:	mov	w0, wzr
  4057fc:	str	x2, [x19, #112]
  405800:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405804:	ldr	x2, [x19, #104]
  405808:	mov	x23, x0
  40580c:	mov	w0, #0x1                   	// #1
  405810:	mov	w1, #0x4                   	// #4
  405814:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405818:	mov	x4, x0
  40581c:	mov	w0, wzr
  405820:	mov	w1, wzr
  405824:	mov	x2, x22
  405828:	mov	x3, x23
  40582c:	b	406228 <__fxstatat@plt+0x2e38>
  405830:	ldr	w9, [x21, #4]
  405834:	cmp	w9, #0x3
  405838:	cset	w8, eq  // eq = none
  40583c:	cmp	w9, #0x4
  405840:	b.eq	405684 <__fxstatat@plt+0x2294>  // b.none
  405844:	and	w8, w8, w6
  405848:	cbnz	w8, 405684 <__fxstatat@plt+0x2294>
  40584c:	str	xzr, [x19, #104]
  405850:	ldrb	w8, [x24]
  405854:	cbz	w8, 405a44 <__fxstatat@plt+0x2654>
  405858:	cmp	w23, #0x11
  40585c:	b.ne	405878 <__fxstatat@plt+0x2488>  // b.any
  405860:	mov	x0, x27
  405864:	mov	x1, x22
  405868:	bl	403180 <rename@plt>
  40586c:	cbz	w0, 40588c <__fxstatat@plt+0x249c>
  405870:	bl	403310 <__errno_location@plt>
  405874:	ldr	w23, [x0]
  405878:	cmp	w23, #0x16
  40587c:	b.eq	405968 <__fxstatat@plt+0x2578>  // b.none
  405880:	cmp	w23, #0x12
  405884:	b.eq	405950 <__fxstatat@plt+0x2560>  // b.none
  405888:	cbnz	w23, 4059d0 <__fxstatat@plt+0x25e0>
  40588c:	ldrb	w8, [x21, #46]
  405890:	cbz	w8, 4058c4 <__fxstatat@plt+0x24d4>
  405894:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405898:	add	x1, x1, #0x1de
  40589c:	mov	w2, #0x5                   	// #5
  4058a0:	mov	x0, xzr
  4058a4:	bl	403270 <dcgettext@plt>
  4058a8:	mov	x1, x0
  4058ac:	mov	w0, #0x1                   	// #1
  4058b0:	bl	402e50 <__printf_chk@plt>
  4058b4:	ldr	x2, [x19, #128]
  4058b8:	mov	x0, x27
  4058bc:	mov	x1, x22
  4058c0:	bl	40842c <__fxstatat@plt+0x503c>
  4058c4:	ldrb	w8, [x21, #33]
  4058c8:	cbz	w8, 40592c <__fxstatat@plt+0x253c>
  4058cc:	ldrb	w8, [x21, #35]
  4058d0:	cbz	w8, 4058dc <__fxstatat@plt+0x24ec>
  4058d4:	ldrb	w8, [x21, #38]
  4058d8:	cbz	w8, 405d30 <__fxstatat@plt+0x2940>
  4058dc:	bl	403310 <__errno_location@plt>
  4058e0:	mov	w8, #0x5f                  	// #95
  4058e4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4058e8:	str	w8, [x0]
  4058ec:	add	x1, x1, #0xf29
  4058f0:	mov	w2, #0x5                   	// #5
  4058f4:	mov	x0, xzr
  4058f8:	bl	403270 <dcgettext@plt>
  4058fc:	mov	x20, x22
  405900:	mov	x22, x0
  405904:	mov	w1, #0x4                   	// #4
  405908:	mov	w0, wzr
  40590c:	mov	x2, x20
  405910:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405914:	mov	x3, x0
  405918:	mov	w1, #0x5f                  	// #95
  40591c:	mov	w0, wzr
  405920:	mov	x2, x22
  405924:	mov	x22, x20
  405928:	bl	402bc0 <error@plt>
  40592c:	cbz	x25, 405938 <__fxstatat@plt+0x2548>
  405930:	mov	w8, #0x1                   	// #1
  405934:	strb	w8, [x25]
  405938:	ldr	w8, [x19, #172]
  40593c:	tbz	w8, #0, 405948 <__fxstatat@plt+0x2558>
  405940:	ldrb	w8, [x21, #49]
  405944:	cbz	w8, 405c9c <__fxstatat@plt+0x28ac>
  405948:	mov	w23, #0x1                   	// #1
  40594c:	b	404df4 <__fxstatat@plt+0x1a04>
  405950:	and	w20, w26, #0xf000
  405954:	mov	x0, x22
  405958:	cmp	w20, #0x4, lsl #12
  40595c:	b.ne	4059dc <__fxstatat@plt+0x25ec>  // b.any
  405960:	bl	403090 <rmdir@plt>
  405964:	b	4059e0 <__fxstatat@plt+0x25f0>
  405968:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40596c:	add	x1, x1, #0x1e7
  405970:	mov	w2, #0x5                   	// #5
  405974:	mov	x0, xzr
  405978:	bl	403270 <dcgettext@plt>
  40597c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  405980:	ldr	x2, [x8, #1368]
  405984:	mov	x20, x0
  405988:	mov	w1, #0x4                   	// #4
  40598c:	mov	w0, wzr
  405990:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405994:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  405998:	ldr	x2, [x8, #1376]
  40599c:	mov	x21, x0
  4059a0:	mov	w0, #0x1                   	// #1
  4059a4:	mov	w1, #0x4                   	// #4
  4059a8:	mov	w23, #0x1                   	// #1
  4059ac:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  4059b0:	mov	x4, x0
  4059b4:	mov	w0, wzr
  4059b8:	mov	w1, wzr
  4059bc:	mov	x2, x20
  4059c0:	mov	x3, x21
  4059c4:	bl	402bc0 <error@plt>
  4059c8:	strb	w23, [x28]
  4059cc:	b	404df4 <__fxstatat@plt+0x1a04>
  4059d0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4059d4:	add	x1, x1, #0x216
  4059d8:	b	405cd8 <__fxstatat@plt+0x28e8>
  4059dc:	bl	403380 <unlink@plt>
  4059e0:	cbz	w0, 4059f4 <__fxstatat@plt+0x2604>
  4059e4:	bl	403310 <__errno_location@plt>
  4059e8:	ldr	w23, [x0]
  4059ec:	cmp	w23, #0x2
  4059f0:	b.ne	405cd0 <__fxstatat@plt+0x28e0>  // b.any
  4059f4:	cmp	w20, #0x4, lsl #12
  4059f8:	mov	w8, #0x1                   	// #1
  4059fc:	str	w8, [x19, #136]
  405a00:	b.eq	405a44 <__fxstatat@plt+0x2654>  // b.none
  405a04:	ldrb	w8, [x21, #46]
  405a08:	cbz	w8, 405a44 <__fxstatat@plt+0x2654>
  405a0c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405a10:	add	x1, x1, #0x267
  405a14:	mov	w2, #0x5                   	// #5
  405a18:	mov	x0, xzr
  405a1c:	bl	403270 <dcgettext@plt>
  405a20:	mov	x1, x0
  405a24:	mov	w0, #0x1                   	// #1
  405a28:	mov	w8, #0x1                   	// #1
  405a2c:	str	w8, [x19, #136]
  405a30:	bl	402e50 <__printf_chk@plt>
  405a34:	ldr	x2, [x19, #128]
  405a38:	mov	x0, x27
  405a3c:	mov	x1, x22
  405a40:	bl	40842c <__fxstatat@plt+0x503c>
  405a44:	ldrb	w8, [x21, #43]
  405a48:	mov	w20, w26
  405a4c:	str	x22, [x19, #112]
  405a50:	cbz	w8, 405a58 <__fxstatat@plt+0x2668>
  405a54:	ldr	w20, [x21, #16]
  405a58:	ldrb	w8, [x21, #29]
  405a5c:	ldr	x1, [x19, #112]
  405a60:	ldr	w3, [x19, #136]
  405a64:	str	w26, [x19, #88]
  405a68:	and	w26, w26, #0xf000
  405a6c:	mov	w9, #0x12                  	// #18
  405a70:	cmp	w26, #0x4, lsl #12
  405a74:	csel	w9, w9, wzr, eq  // eq = none
  405a78:	cmp	w8, #0x0
  405a7c:	mov	w8, #0x3f                  	// #63
  405a80:	mov	x0, x27
  405a84:	mov	x4, x21
  405a88:	csel	w22, w9, w8, eq  // eq = none
  405a8c:	str	x27, [x19, #96]
  405a90:	bl	404aa4 <__fxstatat@plt+0x16b4>
  405a94:	mov	w23, wzr
  405a98:	tbz	w0, #0, 404df4 <__fxstatat@plt+0x1a04>
  405a9c:	add	x23, x19, #0x130
  405aa0:	cmp	w26, #0x4, lsl #12
  405aa4:	and	w25, w22, w20
  405aa8:	b.ne	405b1c <__fxstatat@plt+0x272c>  // b.any
  405aac:	ldp	x9, x8, [x19, #304]
  405ab0:	ldr	x22, [x19, #112]
  405ab4:	ldr	x27, [x19, #96]
  405ab8:	ldr	x12, [x19, #160]
  405abc:	cbz	x12, 405bbc <__fxstatat@plt+0x27cc>
  405ac0:	mov	x10, x12
  405ac4:	b	405ad0 <__fxstatat@plt+0x26e0>
  405ac8:	ldr	x10, [x10]
  405acc:	cbz	x10, 405bbc <__fxstatat@plt+0x27cc>
  405ad0:	ldr	x11, [x10, #8]
  405ad4:	cmp	x11, x8
  405ad8:	b.ne	405ac8 <__fxstatat@plt+0x26d8>  // b.any
  405adc:	ldr	x11, [x10, #16]
  405ae0:	cmp	x11, x9
  405ae4:	b.ne	405ac8 <__fxstatat@plt+0x26d8>  // b.any
  405ae8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405aec:	add	x1, x1, #0x26f
  405af0:	mov	w2, #0x5                   	// #5
  405af4:	mov	x0, xzr
  405af8:	bl	403270 <dcgettext@plt>
  405afc:	mov	x23, x0
  405b00:	mov	w0, #0x4                   	// #4
  405b04:	mov	x1, x27
  405b08:	bl	40d564 <__fxstatat@plt+0xa174>
  405b0c:	mov	x3, x0
  405b10:	mov	w0, wzr
  405b14:	mov	w1, wzr
  405b18:	b	405d90 <__fxstatat@plt+0x29a0>
  405b1c:	ldrb	w8, [x21, #44]
  405b20:	ldr	x22, [x19, #112]
  405b24:	cbz	w8, 405cb4 <__fxstatat@plt+0x28c4>
  405b28:	ldr	x27, [x19, #96]
  405b2c:	ldrb	w8, [x27]
  405b30:	cmp	w8, #0x2f
  405b34:	b.eq	405b8c <__fxstatat@plt+0x279c>  // b.none
  405b38:	mov	x0, x22
  405b3c:	bl	409f78 <__fxstatat@plt+0x6b88>
  405b40:	mov	x23, x0
  405b44:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  405b48:	add	x0, x0, #0x2c4
  405b4c:	mov	x1, x23
  405b50:	bl	403060 <strcmp@plt>
  405b54:	cbz	w0, 405b80 <__fxstatat@plt+0x2790>
  405b58:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405b5c:	add	x1, x1, #0x2c4
  405b60:	sub	x2, x29, #0xa0
  405b64:	mov	w0, wzr
  405b68:	bl	403340 <__xstat@plt>
  405b6c:	cbnz	w0, 405b80 <__fxstatat@plt+0x2790>
  405b70:	add	x2, x19, #0x230
  405b74:	mov	x1, x23
  405b78:	bl	403340 <__xstat@plt>
  405b7c:	cbz	w0, 406558 <__fxstatat@plt+0x3168>
  405b80:	mov	x0, x23
  405b84:	bl	4030e0 <free@plt>
  405b88:	ldr	x22, [x19, #112]
  405b8c:	ldrb	w3, [x21, #22]
  405b90:	mov	w1, #0xffffff9c            	// #-100
  405b94:	mov	w4, #0xffffffff            	// #-1
  405b98:	mov	x0, x27
  405b9c:	mov	x2, x22
  405ba0:	bl	4092bc <__fxstatat@plt+0x5ecc>
  405ba4:	cmp	w0, #0x1
  405ba8:	b.lt	405d9c <__fxstatat@plt+0x29ac>  // b.tstop
  405bac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405bb0:	mov	w23, w0
  405bb4:	add	x1, x1, #0x305
  405bb8:	b	4061e0 <__fxstatat@plt+0x2df0>
  405bbc:	mov	x10, sp
  405bc0:	sub	x11, x10, #0x20
  405bc4:	str	x11, [x19, #120]
  405bc8:	mov	sp, x11
  405bcc:	stp	x12, x8, [x10, #-32]
  405bd0:	ldr	w8, [x19, #136]
  405bd4:	stur	x9, [x10, #-16]
  405bd8:	cbnz	w8, 405c70 <__fxstatat@plt+0x2880>
  405bdc:	ldr	w8, [x19, #192]
  405be0:	and	w8, w8, #0xf000
  405be4:	cmp	w8, #0x4, lsl #12
  405be8:	b.ne	405c70 <__fxstatat@plt+0x2880>  // b.any
  405bec:	ldrb	w8, [x21, #33]
  405bf0:	cbnz	w8, 405bfc <__fxstatat@plt+0x280c>
  405bf4:	ldrb	w8, [x21, #37]
  405bf8:	cbz	w8, 406688 <__fxstatat@plt+0x3298>
  405bfc:	ldrb	w8, [x21, #35]
  405c00:	cbz	w8, 405c0c <__fxstatat@plt+0x281c>
  405c04:	ldrb	w8, [x21, #38]
  405c08:	cbz	w8, 4064f4 <__fxstatat@plt+0x3104>
  405c0c:	mov	w20, w26
  405c10:	bl	403310 <__errno_location@plt>
  405c14:	mov	w8, #0x5f                  	// #95
  405c18:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  405c1c:	str	w8, [x0]
  405c20:	add	x1, x1, #0xf29
  405c24:	mov	w2, #0x5                   	// #5
  405c28:	mov	x0, xzr
  405c2c:	bl	403270 <dcgettext@plt>
  405c30:	mov	x26, x0
  405c34:	mov	w1, #0x4                   	// #4
  405c38:	mov	w0, wzr
  405c3c:	mov	x2, x22
  405c40:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405c44:	mov	x3, x0
  405c48:	mov	w1, #0x5f                  	// #95
  405c4c:	mov	w0, wzr
  405c50:	mov	x2, x26
  405c54:	bl	402bc0 <error@plt>
  405c58:	ldrb	w8, [x21, #38]
  405c5c:	cbnz	w8, 40622c <__fxstatat@plt+0x2e3c>
  405c60:	mov	w22, wzr
  405c64:	mov	w25, wzr
  405c68:	mov	w26, w20
  405c6c:	b	406690 <__fxstatat@plt+0x32a0>
  405c70:	and	w8, w20, #0xfff
  405c74:	bic	w1, w8, w25
  405c78:	mov	x0, x22
  405c7c:	bl	4033a0 <mkdir@plt>
  405c80:	cbz	w0, 405d44 <__fxstatat@plt+0x2954>
  405c84:	bl	403310 <__errno_location@plt>
  405c88:	mov	x20, x22
  405c8c:	ldr	w22, [x0]
  405c90:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  405c94:	add	x1, x1, #0xdf6
  405c98:	b	405d68 <__fxstatat@plt+0x2978>
  405c9c:	ldr	x0, [x21, #64]
  405ca0:	add	x2, x19, #0x130
  405ca4:	mov	x1, x22
  405ca8:	bl	40a1f0 <__fxstatat@plt+0x6e00>
  405cac:	mov	w23, #0x1                   	// #1
  405cb0:	b	404df4 <__fxstatat@plt+0x1a04>
  405cb4:	ldrb	w8, [x21, #23]
  405cb8:	ldr	x27, [x19, #96]
  405cbc:	cbz	w8, 405fa0 <__fxstatat@plt+0x2bb0>
  405cc0:	ldrb	w8, [x21, #22]
  405cc4:	cbz	w8, 406198 <__fxstatat@plt+0x2da8>
  405cc8:	mov	w5, #0x1                   	// #1
  405ccc:	b	4061a4 <__fxstatat@plt+0x2db4>
  405cd0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405cd4:	add	x1, x1, #0x22b
  405cd8:	mov	w2, #0x5                   	// #5
  405cdc:	mov	x0, xzr
  405ce0:	bl	403270 <dcgettext@plt>
  405ce4:	mov	x21, x0
  405ce8:	mov	w1, #0x4                   	// #4
  405cec:	mov	w0, wzr
  405cf0:	mov	x2, x27
  405cf4:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405cf8:	mov	x2, x22
  405cfc:	mov	x22, x0
  405d00:	mov	w0, #0x1                   	// #1
  405d04:	mov	w1, #0x4                   	// #4
  405d08:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405d0c:	mov	x4, x0
  405d10:	mov	w0, wzr
  405d14:	mov	w1, w23
  405d18:	mov	x2, x21
  405d1c:	mov	x3, x22
  405d20:	bl	402bc0 <error@plt>
  405d24:	ldp	x1, x0, [x19, #304]
  405d28:	bl	408c58 <__fxstatat@plt+0x5868>
  405d2c:	b	404df0 <__fxstatat@plt+0x1a00>
  405d30:	bl	403310 <__errno_location@plt>
  405d34:	mov	w8, #0x5f                  	// #95
  405d38:	str	w8, [x0]
  405d3c:	cbnz	x25, 405930 <__fxstatat@plt+0x2540>
  405d40:	b	405938 <__fxstatat@plt+0x2548>
  405d44:	add	x2, x19, #0xb0
  405d48:	mov	x1, x22
  405d4c:	bl	403220 <__lxstat@plt>
  405d50:	cbz	w0, 406180 <__fxstatat@plt+0x2d90>
  405d54:	bl	403310 <__errno_location@plt>
  405d58:	mov	x20, x22
  405d5c:	ldr	w22, [x0]
  405d60:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  405d64:	add	x1, x1, #0xe11
  405d68:	mov	w2, #0x5                   	// #5
  405d6c:	mov	x0, xzr
  405d70:	bl	403270 <dcgettext@plt>
  405d74:	mov	x23, x0
  405d78:	mov	w0, #0x4                   	// #4
  405d7c:	mov	x1, x20
  405d80:	bl	40d564 <__fxstatat@plt+0xa174>
  405d84:	mov	x3, x0
  405d88:	mov	w0, wzr
  405d8c:	mov	w1, w22
  405d90:	mov	x2, x23
  405d94:	bl	402bc0 <error@plt>
  405d98:	b	40622c <__fxstatat@plt+0x2e3c>
  405d9c:	str	w26, [x19, #80]
  405da0:	mov	w26, wzr
  405da4:	mov	w27, wzr
  405da8:	mov	w28, #0x1                   	// #1
  405dac:	b	406308 <__fxstatat@plt+0x2f18>
  405db0:	ldrb	w9, [x24]
  405db4:	cbnz	w9, 40510c <__fxstatat@plt+0x1d1c>
  405db8:	and	w8, w8, #0xf000
  405dbc:	cmp	w8, #0xa, lsl #12
  405dc0:	mov	w22, wzr
  405dc4:	b.ne	405110 <__fxstatat@plt+0x1d20>  // b.any
  405dc8:	ldr	w8, [x21, #4]
  405dcc:	cmp	w8, #0x2
  405dd0:	b.eq	405110 <__fxstatat@plt+0x1d20>  // b.none
  405dd4:	ldr	w8, [x11, #16]
  405dd8:	and	w8, w8, #0xf000
  405ddc:	cmp	w8, #0xa, lsl #12
  405de0:	b.eq	40510c <__fxstatat@plt+0x1d1c>  // b.none
  405de4:	b	406da0 <__fxstatat@plt+0x39b0>
  405de8:	cmp	w22, #0x3
  405dec:	mov	x22, x27
  405df0:	ldr	x27, [x19, #96]
  405df4:	b.eq	405f38 <__fxstatat@plt+0x2b48>  // b.none
  405df8:	mov	x0, x23
  405dfc:	bl	402b80 <strlen@plt>
  405e00:	str	x0, [x19, #136]
  405e04:	mov	x0, x22
  405e08:	bl	40a084 <__fxstatat@plt+0x6c94>
  405e0c:	str	x0, [x19, #104]
  405e10:	bl	402b80 <strlen@plt>
  405e14:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  405e18:	ldr	x8, [x8, #2432]
  405e1c:	mov	x20, x0
  405e20:	mov	x0, x8
  405e24:	str	x8, [x19, #88]
  405e28:	bl	402b80 <strlen@plt>
  405e2c:	ldr	x9, [x19, #136]
  405e30:	add	x8, x0, x20
  405e34:	str	x0, [x19, #80]
  405e38:	str	x20, [x19, #128]
  405e3c:	cmp	x9, x8
  405e40:	b.ne	405f38 <__fxstatat@plt+0x2b48>  // b.any
  405e44:	ldr	x1, [x19, #104]
  405e48:	ldr	x2, [x19, #128]
  405e4c:	mov	x0, x23
  405e50:	bl	402ee0 <bcmp@plt>
  405e54:	cbnz	w0, 405f38 <__fxstatat@plt+0x2b48>
  405e58:	ldr	x8, [x19, #128]
  405e5c:	ldr	x1, [x19, #88]
  405e60:	add	x0, x23, x8
  405e64:	bl	403060 <strcmp@plt>
  405e68:	cbnz	w0, 405f38 <__fxstatat@plt+0x2b48>
  405e6c:	mov	x0, x22
  405e70:	bl	402b80 <strlen@plt>
  405e74:	ldr	x8, [x19, #80]
  405e78:	mov	x20, x0
  405e7c:	add	x8, x8, x0
  405e80:	add	x0, x8, #0x1
  405e84:	bl	4100b8 <__fxstatat@plt+0xccc8>
  405e88:	mov	x3, #0xffffffffffffffff    	// #-1
  405e8c:	mov	x1, x22
  405e90:	mov	x2, x20
  405e94:	mov	x23, x0
  405e98:	bl	403240 <__mempcpy_chk@plt>
  405e9c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  405ea0:	ldr	x1, [x8, #2432]
  405ea4:	bl	4031e0 <strcpy@plt>
  405ea8:	sub	x2, x29, #0xa0
  405eac:	mov	w0, wzr
  405eb0:	mov	x1, x23
  405eb4:	bl	403340 <__xstat@plt>
  405eb8:	mov	w20, w0
  405ebc:	mov	x0, x23
  405ec0:	bl	4030e0 <free@plt>
  405ec4:	cbnz	w20, 405f38 <__fxstatat@plt+0x2b48>
  405ec8:	ldr	x8, [x19, #312]
  405ecc:	ldur	x9, [x29, #-152]
  405ed0:	cmp	x8, x9
  405ed4:	b.ne	405f38 <__fxstatat@plt+0x2b48>  // b.any
  405ed8:	ldr	x8, [x19, #304]
  405edc:	ldur	x9, [x29, #-160]
  405ee0:	cmp	x8, x9
  405ee4:	b.ne	405f38 <__fxstatat@plt+0x2b48>  // b.any
  405ee8:	ldrb	w8, [x24]
  405eec:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  405ef0:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  405ef4:	add	x9, x9, #0x8a
  405ef8:	add	x10, x10, #0xbc
  405efc:	cmp	w8, #0x0
  405f00:	csel	x1, x10, x9, eq  // eq = none
  405f04:	mov	w2, #0x5                   	// #5
  405f08:	mov	x0, xzr
  405f0c:	bl	403270 <dcgettext@plt>
  405f10:	mov	x21, x0
  405f14:	mov	w1, #0x4                   	// #4
  405f18:	mov	w0, wzr
  405f1c:	mov	x2, x22
  405f20:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  405f24:	mov	x20, x0
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	mov	w1, #0x4                   	// #4
  405f30:	mov	x2, x27
  405f34:	b	406074 <__fxstatat@plt+0x2c84>
  405f38:	ldr	w2, [x21]
  405f3c:	mov	w0, #0xffffff9c            	// #-100
  405f40:	mov	x1, x22
  405f44:	bl	409c28 <__fxstatat@plt+0x6838>
  405f48:	cbz	x0, 406350 <__fxstatat@plt+0x2f60>
  405f4c:	mov	x23, x0
  405f50:	bl	402b80 <strlen@plt>
  405f54:	add	x9, x0, #0x10
  405f58:	mov	x8, sp
  405f5c:	and	x9, x9, #0xfffffffffffffff0
  405f60:	add	x2, x0, #0x1
  405f64:	sub	x0, x8, x9
  405f68:	mov	sp, x0
  405f6c:	mov	x1, x23
  405f70:	str	x0, [x19, #128]
  405f74:	bl	402b50 <memcpy@plt>
  405f78:	mov	x0, x23
  405f7c:	bl	4030e0 <free@plt>
  405f80:	b	406364 <__fxstatat@plt+0x2f74>
  405f84:	ldr	w10, [x19, #112]
  405f88:	mov	x22, x27
  405f8c:	cbz	w20, 406378 <__fxstatat@plt+0x2f88>
  405f90:	ldr	x27, [x19, #96]
  405f94:	str	xzr, [x19, #128]
  405f98:	mov	w23, #0x11                  	// #17
  405f9c:	b	404f5c <__fxstatat@plt+0x1b6c>
  405fa0:	cmp	w26, #0x8, lsl #12
  405fa4:	str	w25, [x19, #144]
  405fa8:	b.eq	405fbc <__fxstatat@plt+0x2bcc>  // b.none
  405fac:	cmp	w26, #0xa, lsl #12
  405fb0:	b.eq	40645c <__fxstatat@plt+0x306c>  // b.none
  405fb4:	ldrb	w8, [x21, #20]
  405fb8:	cbz	w8, 40645c <__fxstatat@plt+0x306c>
  405fbc:	ldr	w8, [x21, #4]
  405fc0:	str	w26, [x19, #80]
  405fc4:	ldr	w23, [x19, #320]
  405fc8:	ldrb	w26, [x21, #35]
  405fcc:	cmp	w8, #0x2
  405fd0:	cset	w8, eq  // eq = none
  405fd4:	lsl	w1, w8, #15
  405fd8:	mov	x0, x27
  405fdc:	bl	40a14c <__fxstatat@plt+0x6d5c>
  405fe0:	tbnz	w0, #31, 406418 <__fxstatat@plt+0x3028>
  405fe4:	mov	w25, w0
  405fe8:	add	x2, x19, #0x230
  405fec:	mov	w0, wzr
  405ff0:	mov	w1, w25
  405ff4:	bl	403260 <__fxstat@plt>
  405ff8:	cbz	w0, 4065d4 <__fxstatat@plt+0x31e4>
  405ffc:	bl	403310 <__errno_location@plt>
  406000:	ldr	w23, [x0]
  406004:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406008:	add	x1, x1, #0x502
  40600c:	mov	w2, #0x5                   	// #5
  406010:	mov	x0, xzr
  406014:	bl	403270 <dcgettext@plt>
  406018:	mov	x26, x0
  40601c:	mov	w0, #0x4                   	// #4
  406020:	mov	x1, x27
  406024:	bl	40d564 <__fxstatat@plt+0xa174>
  406028:	mov	x3, x0
  40602c:	mov	w0, wzr
  406030:	mov	w1, w23
  406034:	mov	x2, x26
  406038:	b	4066cc <__fxstatat@plt+0x32dc>
  40603c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  406040:	add	x1, x1, #0xfc7
  406044:	mov	w2, #0x5                   	// #5
  406048:	mov	x0, xzr
  40604c:	bl	403270 <dcgettext@plt>
  406050:	mov	x21, x0
  406054:	mov	w1, #0x4                   	// #4
  406058:	mov	w0, wzr
  40605c:	mov	x2, x27
  406060:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406064:	ldr	x2, [x19, #96]
  406068:	mov	x20, x0
  40606c:	mov	w0, #0x1                   	// #1
  406070:	mov	w1, #0x4                   	// #4
  406074:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406078:	mov	x4, x0
  40607c:	mov	w0, wzr
  406080:	mov	w1, wzr
  406084:	mov	x2, x21
  406088:	mov	x3, x20
  40608c:	bl	402bc0 <error@plt>
  406090:	b	404df0 <__fxstatat@plt+0x1a00>
  406094:	ldr	x22, [x19, #96]
  406098:	mov	x20, x27
  40609c:	and	w8, w8, #0xf000
  4060a0:	cmp	w8, #0xa, lsl #12
  4060a4:	b.eq	4060b8 <__fxstatat@plt+0x2cc8>  // b.none
  4060a8:	ldr	w8, [x11, #16]
  4060ac:	and	w8, w8, #0xf000
  4060b0:	cmp	w8, #0xa, lsl #12
  4060b4:	b.ne	4064b8 <__fxstatat@plt+0x30c8>  // b.any
  4060b8:	ldrb	w8, [x24]
  4060bc:	cbz	w8, 406120 <__fxstatat@plt+0x2d30>
  4060c0:	ldr	w8, [x19, #320]
  4060c4:	and	w8, w8, #0xf000
  4060c8:	cmp	w8, #0xa, lsl #12
  4060cc:	b.ne	406120 <__fxstatat@plt+0x2d30>  // b.any
  4060d0:	ldr	w8, [x11, #20]
  4060d4:	cmp	w8, #0x2
  4060d8:	b.cc	406120 <__fxstatat@plt+0x2d30>  // b.lo, b.ul, b.last
  4060dc:	mov	x0, x22
  4060e0:	mov	x22, x11
  4060e4:	mov	x23, x12
  4060e8:	bl	403010 <canonicalize_file_name@plt>
  4060ec:	ldr	w6, [x19, #172]
  4060f0:	mov	x12, x23
  4060f4:	mov	x11, x22
  4060f8:	cbz	x0, 406120 <__fxstatat@plt+0x2d30>
  4060fc:	mov	x1, x20
  406100:	mov	x23, x0
  406104:	mov	x27, x20
  406108:	bl	40dde8 <__fxstatat@plt+0xa9f8>
  40610c:	mov	w20, w0
  406110:	mov	x0, x23
  406114:	bl	4030e0 <free@plt>
  406118:	tbz	w20, #0, 40548c <__fxstatat@plt+0x209c>
  40611c:	b	406da0 <__fxstatat@plt+0x39b0>
  406120:	ldrb	w8, [x21, #44]
  406124:	cbz	w8, 406138 <__fxstatat@plt+0x2d48>
  406128:	ldr	w8, [x11, #16]
  40612c:	and	w8, w8, #0xf000
  406130:	cmp	w8, #0xa, lsl #12
  406134:	b.eq	4064ec <__fxstatat@plt+0x30fc>  // b.none
  406138:	ldr	w8, [x21, #4]
  40613c:	mov	x27, x20
  406140:	cmp	w8, #0x2
  406144:	b.ne	406da0 <__fxstatat@plt+0x39b0>  // b.any
  406148:	ldr	w8, [x12, #16]
  40614c:	and	w8, w8, #0xf000
  406150:	cmp	w8, #0xa, lsl #12
  406154:	b.ne	4067d4 <__fxstatat@plt+0x33e4>  // b.any
  406158:	ldr	x1, [x19, #96]
  40615c:	add	x2, x19, #0x230
  406160:	mov	w0, wzr
  406164:	mov	x20, x11
  406168:	bl	403340 <__xstat@plt>
  40616c:	ldr	w6, [x19, #172]
  406170:	mov	x11, x20
  406174:	mov	w22, wzr
  406178:	cbnz	w0, 405110 <__fxstatat@plt+0x1d20>
  40617c:	b	4067f4 <__fxstatat@plt+0x3404>
  406180:	ldr	w20, [x19, #192]
  406184:	mvn	w8, w20
  406188:	tst	w8, #0x1c0
  40618c:	b.ne	4063f0 <__fxstatat@plt+0x3000>  // b.any
  406190:	str	wzr, [x19, #76]
  406194:	b	406760 <__fxstatat@plt+0x3370>
  406198:	ldr	w8, [x21, #8]
  40619c:	cmp	w8, #0x3
  4061a0:	cset	w5, eq  // eq = none
  4061a4:	ldr	w8, [x19, #120]
  4061a8:	mov	w0, #0xffffff9c            	// #-100
  4061ac:	mov	w2, #0xffffff9c            	// #-100
  4061b0:	mov	w6, #0xffffffff            	// #-1
  4061b4:	cmp	w8, #0x0
  4061b8:	mov	w8, #0x400                 	// #1024
  4061bc:	csel	w4, w8, wzr, ne  // ne = any
  4061c0:	mov	x1, x27
  4061c4:	mov	x3, x22
  4061c8:	bl	40911c <__fxstatat@plt+0x5d2c>
  4061cc:	cmp	w0, #0x1
  4061d0:	b.lt	4062f8 <__fxstatat@plt+0x2f08>  // b.tstop
  4061d4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4061d8:	mov	w23, w0
  4061dc:	add	x1, x1, #0x436
  4061e0:	mov	w2, #0x5                   	// #5
  4061e4:	mov	x0, xzr
  4061e8:	bl	403270 <dcgettext@plt>
  4061ec:	mov	x24, x0
  4061f0:	mov	w1, #0x4                   	// #4
  4061f4:	mov	w0, wzr
  4061f8:	mov	x2, x22
  4061fc:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406200:	mov	x25, x0
  406204:	mov	w0, #0x1                   	// #1
  406208:	mov	w1, #0x4                   	// #4
  40620c:	mov	x2, x27
  406210:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406214:	mov	x4, x0
  406218:	mov	w0, wzr
  40621c:	mov	w1, w23
  406220:	mov	x2, x24
  406224:	mov	x3, x25
  406228:	bl	402bc0 <error@plt>
  40622c:	ldrb	w8, [x21, #37]
  406230:	cbnz	w8, 4073f8 <__fxstatat@plt+0x4008>
  406234:	ldp	x8, x20, [x19, #104]
  406238:	ldr	x22, [x19, #128]
  40623c:	cbnz	x8, 406248 <__fxstatat@plt+0x2e58>
  406240:	ldp	x1, x0, [x19, #304]
  406244:	bl	408c58 <__fxstatat@plt+0x5868>
  406248:	cbz	x22, 404df0 <__fxstatat@plt+0x1a00>
  40624c:	mov	x0, x22
  406250:	mov	x1, x20
  406254:	bl	403180 <rename@plt>
  406258:	cbz	w0, 40629c <__fxstatat@plt+0x2eac>
  40625c:	bl	403310 <__errno_location@plt>
  406260:	ldr	w21, [x0]
  406264:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406268:	add	x1, x1, #0x40d
  40626c:	mov	w2, #0x5                   	// #5
  406270:	mov	x0, xzr
  406274:	bl	403270 <dcgettext@plt>
  406278:	mov	x22, x0
  40627c:	mov	w0, #0x4                   	// #4
  406280:	mov	x1, x20
  406284:	bl	40d564 <__fxstatat@plt+0xa174>
  406288:	mov	x3, x0
  40628c:	mov	w0, wzr
  406290:	mov	w1, w21
  406294:	mov	x2, x22
  406298:	b	404dec <__fxstatat@plt+0x19fc>
  40629c:	ldrb	w8, [x21, #46]
  4062a0:	cbz	w8, 404df0 <__fxstatat@plt+0x1a00>
  4062a4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4062a8:	add	x1, x1, #0x421
  4062ac:	mov	w2, #0x5                   	// #5
  4062b0:	mov	x0, xzr
  4062b4:	bl	403270 <dcgettext@plt>
  4062b8:	mov	x21, x0
  4062bc:	mov	w1, #0x4                   	// #4
  4062c0:	mov	w0, wzr
  4062c4:	mov	x2, x22
  4062c8:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  4062cc:	mov	x22, x0
  4062d0:	mov	w0, #0x1                   	// #1
  4062d4:	mov	w1, #0x4                   	// #4
  4062d8:	mov	x2, x20
  4062dc:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  4062e0:	mov	x3, x0
  4062e4:	mov	w0, #0x1                   	// #1
  4062e8:	mov	x1, x21
  4062ec:	mov	x2, x22
  4062f0:	bl	402e50 <__printf_chk@plt>
  4062f4:	b	404df0 <__fxstatat@plt+0x1a00>
  4062f8:	str	w26, [x19, #80]
  4062fc:	mov	w28, wzr
  406300:	mov	w26, wzr
  406304:	mov	w27, wzr
  406308:	ldr	w9, [x19, #172]
  40630c:	mov	w8, #0x1                   	// #1
  406310:	str	w8, [x19, #160]
  406314:	add	x23, x19, #0x130
  406318:	b	406a70 <__fxstatat@plt+0x3680>
  40631c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406320:	add	x1, x1, #0x26
  406324:	mov	w2, #0x5                   	// #5
  406328:	mov	x0, xzr
  40632c:	bl	403270 <dcgettext@plt>
  406330:	mov	x21, x0
  406334:	mov	w0, #0x4                   	// #4
  406338:	mov	x1, x27
  40633c:	bl	40d564 <__fxstatat@plt+0xa174>
  406340:	mov	x3, x0
  406344:	mov	w0, wzr
  406348:	mov	w1, wzr
  40634c:	b	404de8 <__fxstatat@plt+0x19f8>
  406350:	bl	403310 <__errno_location@plt>
  406354:	ldr	w23, [x0]
  406358:	cmp	w23, #0x2
  40635c:	b.ne	40650c <__fxstatat@plt+0x311c>  // b.any
  406360:	str	xzr, [x19, #128]
  406364:	ldr	w6, [x19, #172]
  406368:	ldr	w10, [x19, #112]
  40636c:	mov	w8, #0x1                   	// #1
  406370:	mov	w23, #0x11                  	// #17
  406374:	b	404f58 <__fxstatat@plt+0x1b68>
  406378:	ldrb	w8, [x21, #21]
  40637c:	cbz	w8, 406650 <__fxstatat@plt+0x3260>
  406380:	mov	x0, x22
  406384:	mov	w20, w10
  406388:	bl	403380 <unlink@plt>
  40638c:	cbz	w0, 4063a0 <__fxstatat@plt+0x2fb0>
  406390:	bl	403310 <__errno_location@plt>
  406394:	ldr	w23, [x0]
  406398:	cmp	w23, #0x2
  40639c:	b.ne	406df8 <__fxstatat@plt+0x3a08>  // b.any
  4063a0:	ldrb	w8, [x21, #46]
  4063a4:	cbz	w8, 406e3c <__fxstatat@plt+0x3a4c>
  4063a8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4063ac:	add	x1, x1, #0x111
  4063b0:	mov	w2, #0x5                   	// #5
  4063b4:	mov	x0, xzr
  4063b8:	bl	403270 <dcgettext@plt>
  4063bc:	mov	x23, x0
  4063c0:	mov	w0, #0x4                   	// #4
  4063c4:	mov	x1, x22
  4063c8:	bl	40d564 <__fxstatat@plt+0xa174>
  4063cc:	mov	x2, x0
  4063d0:	mov	w0, #0x1                   	// #1
  4063d4:	mov	w8, #0x1                   	// #1
  4063d8:	mov	x1, x23
  4063dc:	str	w8, [x19, #136]
  4063e0:	bl	402e50 <__printf_chk@plt>
  4063e4:	mov	w23, #0x11                  	// #17
  4063e8:	str	xzr, [x19, #128]
  4063ec:	b	406e4c <__fxstatat@plt+0x3a5c>
  4063f0:	orr	w1, w20, #0x1c0
  4063f4:	mov	x0, x22
  4063f8:	bl	402dd0 <chmod@plt>
  4063fc:	cbz	w0, 406758 <__fxstatat@plt+0x3368>
  406400:	bl	403310 <__errno_location@plt>
  406404:	mov	x20, x22
  406408:	ldr	w22, [x0]
  40640c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406410:	add	x1, x1, #0x293
  406414:	b	405d68 <__fxstatat@plt+0x2978>
  406418:	bl	403310 <__errno_location@plt>
  40641c:	ldr	w23, [x0]
  406420:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406424:	add	x1, x1, #0x4e7
  406428:	mov	w2, #0x5                   	// #5
  40642c:	mov	x0, xzr
  406430:	bl	403270 <dcgettext@plt>
  406434:	mov	x24, x0
  406438:	mov	w0, #0x4                   	// #4
  40643c:	mov	x1, x27
  406440:	bl	40d564 <__fxstatat@plt+0xa174>
  406444:	mov	x3, x0
  406448:	mov	w0, wzr
  40644c:	mov	w1, w23
  406450:	mov	x2, x24
  406454:	bl	402bc0 <error@plt>
  406458:	b	40622c <__fxstatat@plt+0x2e3c>
  40645c:	sub	w8, w26, #0x1, lsl #12
  406460:	lsr	w8, w8, #12
  406464:	cmp	w8, #0xb
  406468:	b.hi	406f38 <__fxstatat@plt+0x3b48>  // b.pmore
  40646c:	adrp	x9, 413000 <__fxstatat@plt+0xfc10>
  406470:	add	x9, x9, #0xeec
  406474:	adr	x10, 406484 <__fxstatat@plt+0x3094>
  406478:	ldrh	w11, [x9, x8, lsl #1]
  40647c:	add	x10, x10, x11, lsl #2
  406480:	br	x10
  406484:	ldr	w8, [x19, #88]
  406488:	ldr	w25, [x19, #144]
  40648c:	ldr	x2, [x19, #336]
  406490:	mov	x0, x22
  406494:	bic	w1, w8, w25
  406498:	bl	410bcc <__fxstatat@plt+0xd7dc>
  40649c:	cbz	w0, 406eb8 <__fxstatat@plt+0x3ac8>
  4064a0:	mov	x20, x22
  4064a4:	bl	403310 <__errno_location@plt>
  4064a8:	ldr	w22, [x0]
  4064ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4064b0:	add	x1, x1, #0x340
  4064b4:	b	405d68 <__fxstatat@plt+0x2978>
  4064b8:	ldr	x8, [x12, #8]
  4064bc:	ldr	x9, [x11, #8]
  4064c0:	cmp	x8, x9
  4064c4:	b.ne	4064ec <__fxstatat@plt+0x30fc>  // b.any
  4064c8:	ldr	x8, [x12]
  4064cc:	ldr	x9, [x11]
  4064d0:	cmp	x8, x9
  4064d4:	b.ne	4064ec <__fxstatat@plt+0x30fc>  // b.any
  4064d8:	ldrb	w8, [x21, #23]
  4064dc:	cbz	w8, 4060b8 <__fxstatat@plt+0x2cc8>
  4064e0:	mov	x27, x20
  4064e4:	mov	w22, #0x1                   	// #1
  4064e8:	b	405110 <__fxstatat@plt+0x1d20>
  4064ec:	mov	x27, x20
  4064f0:	b	40510c <__fxstatat@plt+0x1d1c>
  4064f4:	bl	403310 <__errno_location@plt>
  4064f8:	mov	w8, #0x5f                  	// #95
  4064fc:	mov	w22, wzr
  406500:	mov	w25, wzr
  406504:	str	w8, [x0]
  406508:	b	406690 <__fxstatat@plt+0x32a0>
  40650c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406510:	add	x1, x1, #0xef
  406514:	b	406e00 <__fxstatat@plt+0x3a10>
  406518:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40651c:	add	x1, x1, #0x57
  406520:	mov	w2, #0x5                   	// #5
  406524:	mov	x0, xzr
  406528:	bl	403270 <dcgettext@plt>
  40652c:	ldr	x2, [x19, #96]
  406530:	mov	x21, x0
  406534:	mov	w1, #0x3                   	// #3
  406538:	mov	w0, wzr
  40653c:	bl	40d790 <__fxstatat@plt+0xa3a0>
  406540:	mov	x22, x0
  406544:	mov	w1, #0x3                   	// #3
  406548:	mov	w0, wzr
  40654c:	mov	x2, x27
  406550:	bl	40d790 <__fxstatat@plt+0xa3a0>
  406554:	b	406ddc <__fxstatat@plt+0x39ec>
  406558:	mov	w28, w25
  40655c:	ldp	x8, x25, [x29, #-160]
  406560:	mov	w20, w26
  406564:	ldr	x26, [x19, #568]
  406568:	ldr	x22, [x19, #560]
  40656c:	mov	x0, x23
  406570:	str	x8, [x19, #160]
  406574:	bl	4030e0 <free@plt>
  406578:	cmp	x25, x26
  40657c:	b.ne	406594 <__fxstatat@plt+0x31a4>  // b.any
  406580:	ldr	x8, [x19, #160]
  406584:	mov	w26, w20
  406588:	mov	w25, w28
  40658c:	cmp	x8, x22
  406590:	b.eq	405b88 <__fxstatat@plt+0x2798>  // b.none
  406594:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406598:	add	x1, x1, #0x2c6
  40659c:	mov	w2, #0x5                   	// #5
  4065a0:	mov	x0, xzr
  4065a4:	bl	403270 <dcgettext@plt>
  4065a8:	ldr	x2, [x19, #112]
  4065ac:	mov	x22, x0
  4065b0:	mov	w1, #0x3                   	// #3
  4065b4:	mov	w0, wzr
  4065b8:	bl	40d790 <__fxstatat@plt+0xa3a0>
  4065bc:	mov	x3, x0
  4065c0:	mov	w0, wzr
  4065c4:	mov	w1, wzr
  4065c8:	mov	x2, x22
  4065cc:	bl	402bc0 <error@plt>
  4065d0:	b	40622c <__fxstatat@plt+0x2e3c>
  4065d4:	ldr	x8, [x19, #312]
  4065d8:	ldr	x9, [x19, #568]
  4065dc:	cmp	x8, x9
  4065e0:	b.ne	406698 <__fxstatat@plt+0x32a8>  // b.any
  4065e4:	ldr	x8, [x19, #304]
  4065e8:	ldr	x9, [x19, #560]
  4065ec:	cmp	x8, x9
  4065f0:	b.ne	406698 <__fxstatat@plt+0x32a8>  // b.any
  4065f4:	and	w8, w20, #0x1ff
  4065f8:	str	w8, [x19, #152]
  4065fc:	ldr	w8, [x19, #144]
  406600:	str	w23, [x19, #64]
  406604:	str	w8, [x19, #160]
  406608:	ldr	w8, [x19, #136]
  40660c:	cbnz	w8, 407428 <__fxstatat@plt+0x4038>
  406610:	ldrb	w8, [x21, #35]
  406614:	mov	x0, x22
  406618:	cmp	w8, #0x0
  40661c:	mov	w8, #0x201                 	// #513
  406620:	csinc	w1, w8, wzr, ne  // ne = any
  406624:	bl	40a14c <__fxstatat@plt+0x6d5c>
  406628:	mov	w20, w0
  40662c:	bl	403310 <__errno_location@plt>
  406630:	ldrb	w8, [x21, #33]
  406634:	ldr	w23, [x0]
  406638:	mov	x27, x0
  40663c:	str	x21, [x19, #120]
  406640:	str	w20, [x19, #76]
  406644:	cbz	w8, 4071d0 <__fxstatat@plt+0x3de0>
  406648:	tbz	w20, #31, 4071e0 <__fxstatat@plt+0x3df0>
  40664c:	b	407264 <__fxstatat@plt+0x3e74>
  406650:	ldrb	w8, [x21, #34]
  406654:	cbz	w8, 406664 <__fxstatat@plt+0x3274>
  406658:	ldr	w8, [x19, #196]
  40665c:	cmp	w8, #0x1
  406660:	b.hi	406380 <__fxstatat@plt+0x2f90>  // b.pmore
  406664:	ldr	w8, [x21, #4]
  406668:	ldr	x27, [x19, #96]
  40666c:	cmp	w8, #0x2
  406670:	b.ne	405f94 <__fxstatat@plt+0x2ba4>  // b.any
  406674:	ldr	w8, [x19, #320]
  406678:	and	w8, w8, #0xf000
  40667c:	cmp	w8, #0x8, lsl #12
  406680:	b.eq	405f90 <__fxstatat@plt+0x2ba0>  // b.none
  406684:	b	406380 <__fxstatat@plt+0x2f90>
  406688:	mov	w22, wzr
  40668c:	mov	w25, wzr
  406690:	ldr	x9, [x19, #144]
  406694:	b	406898 <__fxstatat@plt+0x34a8>
  406698:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40669c:	add	x1, x1, #0x512
  4066a0:	mov	w2, #0x5                   	// #5
  4066a4:	mov	x0, xzr
  4066a8:	bl	403270 <dcgettext@plt>
  4066ac:	mov	x23, x0
  4066b0:	mov	w0, #0x4                   	// #4
  4066b4:	mov	x1, x27
  4066b8:	bl	40d564 <__fxstatat@plt+0xa174>
  4066bc:	mov	x3, x0
  4066c0:	mov	w0, wzr
  4066c4:	mov	w1, wzr
  4066c8:	mov	x2, x23
  4066cc:	bl	402bc0 <error@plt>
  4066d0:	mov	w20, wzr
  4066d4:	mov	x27, xzr
  4066d8:	mov	w0, w25
  4066dc:	bl	402f60 <close@plt>
  4066e0:	tbnz	w0, #31, 40670c <__fxstatat@plt+0x331c>
  4066e4:	mov	x0, x27
  4066e8:	bl	4030e0 <free@plt>
  4066ec:	tbz	w20, #0, 40622c <__fxstatat@plt+0x2e3c>
  4066f0:	ldr	w9, [x19, #172]
  4066f4:	ldr	w25, [x19, #144]
  4066f8:	mov	w8, #0x1                   	// #1
  4066fc:	mov	w28, wzr
  406700:	mov	w27, wzr
  406704:	mov	w26, #0x1                   	// #1
  406708:	b	406310 <__fxstatat@plt+0x2f20>
  40670c:	bl	403310 <__errno_location@plt>
  406710:	ldr	w23, [x0]
  406714:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406718:	add	x1, x1, #0x5bf
  40671c:	mov	w2, #0x5                   	// #5
  406720:	mov	x0, xzr
  406724:	bl	403270 <dcgettext@plt>
  406728:	ldr	x1, [x19, #96]
  40672c:	mov	x24, x0
  406730:	mov	w0, #0x4                   	// #4
  406734:	bl	40d564 <__fxstatat@plt+0xa174>
  406738:	mov	x3, x0
  40673c:	mov	w0, wzr
  406740:	mov	w1, w23
  406744:	mov	x2, x24
  406748:	bl	402bc0 <error@plt>
  40674c:	mov	x0, x27
  406750:	bl	4030e0 <free@plt>
  406754:	b	40622c <__fxstatat@plt+0x2e3c>
  406758:	mov	w8, #0x1                   	// #1
  40675c:	str	w8, [x19, #76]
  406760:	ldr	x8, [x19, #152]
  406764:	ldrb	w8, [x8]
  406768:	cbnz	w8, 406784 <__fxstatat@plt+0x3394>
  40676c:	ldp	x2, x1, [x19, #176]
  406770:	mov	x0, x22
  406774:	bl	408d0c <__fxstatat@plt+0x591c>
  406778:	ldr	x9, [x19, #152]
  40677c:	mov	w8, #0x1                   	// #1
  406780:	strb	w8, [x9]
  406784:	ldrb	w8, [x21, #46]
  406788:	str	w20, [x19, #56]
  40678c:	cbz	w8, 406890 <__fxstatat@plt+0x34a0>
  406790:	ldrb	w8, [x24]
  406794:	mov	w20, w26
  406798:	cbz	w8, 40682c <__fxstatat@plt+0x343c>
  40679c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4067a0:	add	x1, x1, #0x2ae
  4067a4:	mov	w2, #0x5                   	// #5
  4067a8:	mov	x0, xzr
  4067ac:	bl	403270 <dcgettext@plt>
  4067b0:	mov	x26, x0
  4067b4:	mov	w0, #0x4                   	// #4
  4067b8:	mov	x1, x22
  4067bc:	bl	40d564 <__fxstatat@plt+0xa174>
  4067c0:	mov	x2, x0
  4067c4:	mov	w0, #0x1                   	// #1
  4067c8:	mov	x1, x26
  4067cc:	bl	402e50 <__printf_chk@plt>
  4067d0:	b	40688c <__fxstatat@plt+0x349c>
  4067d4:	ldp	q1, q0, [x12, #32]
  4067d8:	ldp	q3, q2, [x12]
  4067dc:	stp	q1, q0, [x19, #592]
  4067e0:	stp	q3, q2, [x19, #560]
  4067e4:	ldp	q1, q0, [x12, #96]
  4067e8:	ldp	q3, q2, [x12, #64]
  4067ec:	stp	q1, q0, [x19, #656]
  4067f0:	stp	q3, q2, [x19, #624]
  4067f4:	ldr	w8, [x11, #16]
  4067f8:	and	w8, w8, #0xf000
  4067fc:	cmp	w8, #0xa, lsl #12
  406800:	b.ne	406e5c <__fxstatat@plt+0x3a6c>  // b.any
  406804:	sub	x2, x29, #0xa0
  406808:	mov	w0, wzr
  40680c:	mov	x1, x27
  406810:	mov	x20, x11
  406814:	bl	403340 <__xstat@plt>
  406818:	ldr	w6, [x19, #172]
  40681c:	mov	x11, x20
  406820:	mov	w22, wzr
  406824:	cbnz	w0, 405110 <__fxstatat@plt+0x1d20>
  406828:	b	406e7c <__fxstatat@plt+0x3a8c>
  40682c:	mov	w1, #0x4                   	// #4
  406830:	mov	w0, wzr
  406834:	mov	x2, x27
  406838:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  40683c:	mov	x26, x0
  406840:	mov	w0, #0x1                   	// #1
  406844:	mov	w1, #0x4                   	// #4
  406848:	mov	x2, x22
  40684c:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406850:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406854:	mov	x3, x0
  406858:	add	x1, x1, #0x81
  40685c:	mov	w0, #0x1                   	// #1
  406860:	mov	x2, x26
  406864:	bl	402e50 <__printf_chk@plt>
  406868:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40686c:	ldr	x0, [x8, #1304]
  406870:	ldp	x8, x9, [x0, #40]
  406874:	cmp	x8, x9
  406878:	b.cs	4073ec <__fxstatat@plt+0x3ffc>  // b.hs, b.nlast
  40687c:	add	x9, x8, #0x1
  406880:	mov	w10, #0xa                   	// #10
  406884:	str	x9, [x0, #40]
  406888:	strb	w10, [x8]
  40688c:	mov	w26, w20
  406890:	ldr	x9, [x19, #144]
  406894:	ldr	w22, [x19, #76]
  406898:	str	w26, [x19, #80]
  40689c:	cbz	x9, 4068b8 <__fxstatat@plt+0x34c8>
  4068a0:	ldrb	w8, [x21, #28]
  4068a4:	cbz	w8, 4068b8 <__fxstatat@plt+0x34c8>
  4068a8:	ldr	x8, [x9]
  4068ac:	ldr	x9, [x19, #304]
  4068b0:	cmp	x8, x9
  4068b4:	b.ne	406a24 <__fxstatat@plt+0x3634>  // b.any
  4068b8:	ldp	q0, q3, [x21]
  4068bc:	mov	w1, #0x2                   	// #2
  4068c0:	mov	x0, x27
  4068c4:	stp	q0, q3, [x29, #-160]
  4068c8:	ldp	q1, q0, [x21, #48]
  4068cc:	ldr	q2, [x21, #32]
  4068d0:	stp	q1, q0, [x29, #-112]
  4068d4:	stur	q2, [x29, #-128]
  4068d8:	bl	40e238 <__fxstatat@plt+0xae48>
  4068dc:	str	w25, [x19, #144]
  4068e0:	cbz	x0, 4069dc <__fxstatat@plt+0x35ec>
  4068e4:	ldr	w8, [x21, #4]
  4068e8:	cmp	w8, #0x3
  4068ec:	b.ne	4068f8 <__fxstatat@plt+0x3508>  // b.any
  4068f0:	mov	w8, #0x2                   	// #2
  4068f4:	stur	w8, [x29, #-156]
  4068f8:	ldrb	w8, [x0]
  4068fc:	mov	w20, wzr
  406900:	str	w22, [x19, #76]
  406904:	str	x0, [x19, #64]
  406908:	cbz	w8, 406a34 <__fxstatat@plt+0x3644>
  40690c:	mov	w8, #0x1                   	// #1
  406910:	add	x22, x19, #0x230
  406914:	mov	x26, x0
  406918:	str	w8, [x19, #160]
  40691c:	mov	x0, x27
  406920:	mov	x1, x26
  406924:	mov	x2, xzr
  406928:	bl	40a3dc <__fxstatat@plt+0x6fec>
  40692c:	mov	x27, x0
  406930:	ldr	x0, [x19, #112]
  406934:	mov	x1, x26
  406938:	mov	x2, xzr
  40693c:	bl	40a3dc <__fxstatat@plt+0x6fec>
  406940:	ldr	x8, [x19, #152]
  406944:	mov	x25, x0
  406948:	add	x3, x19, #0x130
  40694c:	sub	x5, x29, #0xa0
  406950:	ldrb	w8, [x8]
  406954:	add	x7, x19, #0x1b0
  406958:	strb	w8, [x19, #432]
  40695c:	stp	x22, xzr, [sp, #-16]!
  406960:	ldr	w2, [x19, #136]
  406964:	ldr	x4, [x19, #120]
  406968:	mov	x0, x27
  40696c:	mov	x1, x25
  406970:	mov	w6, wzr
  406974:	bl	404cbc <__fxstatat@plt+0x18cc>
  406978:	add	sp, sp, #0x10
  40697c:	ldrb	w23, [x19, #560]
  406980:	ldrb	w8, [x28]
  406984:	ldr	w9, [x19, #160]
  406988:	orr	w8, w8, w23
  40698c:	and	w9, w9, w0
  406990:	mov	x0, x25
  406994:	str	w9, [x19, #160]
  406998:	strb	w8, [x28]
  40699c:	bl	4030e0 <free@plt>
  4069a0:	mov	x0, x27
  4069a4:	bl	4030e0 <free@plt>
  4069a8:	cbnz	w23, 406a3c <__fxstatat@plt+0x364c>
  4069ac:	ldrb	w8, [x19, #432]
  4069b0:	and	w9, w20, #0x1
  4069b4:	mov	x0, x26
  4069b8:	orr	w8, w8, w9
  4069bc:	cmp	w8, #0x0
  4069c0:	cset	w20, ne  // ne = any
  4069c4:	bl	402b80 <strlen@plt>
  4069c8:	add	x26, x0, x26
  4069cc:	ldrb	w8, [x26, #1]!
  4069d0:	ldr	x27, [x19, #96]
  4069d4:	cbnz	w8, 40691c <__fxstatat@plt+0x352c>
  4069d8:	b	406a3c <__fxstatat@plt+0x364c>
  4069dc:	bl	403310 <__errno_location@plt>
  4069e0:	ldr	w23, [x0]
  4069e4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4069e8:	add	x1, x1, #0x4d6
  4069ec:	mov	w2, #0x5                   	// #5
  4069f0:	mov	x0, xzr
  4069f4:	bl	403270 <dcgettext@plt>
  4069f8:	mov	x25, x0
  4069fc:	mov	w0, #0x4                   	// #4
  406a00:	mov	x1, x27
  406a04:	bl	40d564 <__fxstatat@plt+0xa174>
  406a08:	mov	x3, x0
  406a0c:	mov	w0, wzr
  406a10:	mov	w1, w23
  406a14:	mov	x2, x25
  406a18:	bl	402bc0 <error@plt>
  406a1c:	str	wzr, [x19, #160]
  406a20:	b	406a54 <__fxstatat@plt+0x3664>
  406a24:	ldr	w9, [x19, #172]
  406a28:	mov	w8, #0x1                   	// #1
  406a2c:	str	w8, [x19, #160]
  406a30:	b	406a60 <__fxstatat@plt+0x3670>
  406a34:	mov	w8, #0x1                   	// #1
  406a38:	str	w8, [x19, #160]
  406a3c:	ldr	x0, [x19, #64]
  406a40:	bl	4030e0 <free@plt>
  406a44:	ldr	x9, [x19, #152]
  406a48:	ldr	w22, [x19, #76]
  406a4c:	and	w8, w20, #0x1
  406a50:	strb	w8, [x9]
  406a54:	ldr	w9, [x19, #172]
  406a58:	ldr	w25, [x19, #144]
  406a5c:	add	x23, x19, #0x130
  406a60:	cmp	w22, #0x0
  406a64:	mov	w28, wzr
  406a68:	mov	w26, wzr
  406a6c:	cset	w27, ne  // ne = any
  406a70:	ldr	w8, [x19, #136]
  406a74:	ldr	w20, [x19, #80]
  406a78:	tst	w8, #0xff
  406a7c:	b.eq	406b1c <__fxstatat@plt+0x372c>  // b.none
  406a80:	ldr	x22, [x19, #112]
  406a84:	tbz	w9, #0, 406ab4 <__fxstatat@plt+0x36c4>
  406a88:	ldr	x8, [x21, #64]
  406a8c:	cbz	x8, 406ab4 <__fxstatat@plt+0x36c4>
  406a90:	sub	x2, x29, #0xa0
  406a94:	mov	w0, wzr
  406a98:	mov	x1, x22
  406a9c:	bl	403220 <__lxstat@plt>
  406aa0:	cbnz	w0, 406ab4 <__fxstatat@plt+0x36c4>
  406aa4:	ldr	x0, [x21, #64]
  406aa8:	sub	x2, x29, #0xa0
  406aac:	mov	x1, x22
  406ab0:	bl	40a1f0 <__fxstatat@plt+0x6e00>
  406ab4:	ldrb	w8, [x21, #23]
  406ab8:	cmp	w20, #0x4, lsl #12
  406abc:	cset	w9, ne  // ne = any
  406ac0:	cmp	w8, #0x0
  406ac4:	cset	w8, ne  // ne = any
  406ac8:	and	w8, w9, w8
  406acc:	orr	w8, w26, w8
  406ad0:	tbz	w8, #0, 406adc <__fxstatat@plt+0x36ec>
  406ad4:	ldr	w23, [x19, #160]
  406ad8:	b	404df4 <__fxstatat@plt+0x1a04>
  406adc:	ldrb	w8, [x21, #31]
  406ae0:	ldr	w20, [x19, #88]
  406ae4:	cbz	w8, 406c10 <__fxstatat@plt+0x3820>
  406ae8:	ldur	q0, [x23, #72]
  406aec:	ldur	q1, [x23, #88]
  406af0:	sub	x1, x29, #0xa0
  406af4:	mov	x0, x22
  406af8:	stp	q0, q1, [x29, #-160]
  406afc:	cbz	w28, 406bb4 <__fxstatat@plt+0x37c4>
  406b00:	bl	40f578 <__fxstatat@plt+0xc188>
  406b04:	cbz	w0, 406c10 <__fxstatat@plt+0x3820>
  406b08:	bl	403310 <__errno_location@plt>
  406b0c:	ldr	w8, [x0]
  406b10:	cmp	w8, #0x26
  406b14:	b.ne	406bc0 <__fxstatat@plt+0x37d0>  // b.any
  406b18:	b	406c10 <__fxstatat@plt+0x3820>
  406b1c:	cmp	w20, #0x4, lsl #12
  406b20:	b.eq	406a80 <__fxstatat@plt+0x3690>  // b.none
  406b24:	ldrb	w8, [x21, #20]
  406b28:	cbnz	w8, 406a80 <__fxstatat@plt+0x3690>
  406b2c:	ldrb	w8, [x21, #33]
  406b30:	cbnz	w8, 406b3c <__fxstatat@plt+0x374c>
  406b34:	ldrb	w8, [x21, #37]
  406b38:	cbz	w8, 406a80 <__fxstatat@plt+0x3690>
  406b3c:	ldrb	w8, [x21, #35]
  406b40:	mov	w22, w20
  406b44:	cbz	w8, 406b50 <__fxstatat@plt+0x3760>
  406b48:	ldrb	w8, [x21, #38]
  406b4c:	cbz	w8, 406d7c <__fxstatat@plt+0x398c>
  406b50:	bl	403310 <__errno_location@plt>
  406b54:	mov	w8, #0x5f                  	// #95
  406b58:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  406b5c:	str	w8, [x0]
  406b60:	add	x1, x1, #0xf29
  406b64:	mov	w2, #0x5                   	// #5
  406b68:	mov	x0, xzr
  406b6c:	bl	403270 <dcgettext@plt>
  406b70:	ldr	x2, [x19, #112]
  406b74:	mov	w20, w25
  406b78:	mov	x25, x0
  406b7c:	mov	w1, #0x4                   	// #4
  406b80:	mov	w0, wzr
  406b84:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406b88:	mov	x3, x0
  406b8c:	mov	w1, #0x5f                  	// #95
  406b90:	mov	w0, wzr
  406b94:	mov	x2, x25
  406b98:	mov	w25, w20
  406b9c:	bl	402bc0 <error@plt>
  406ba0:	ldrb	w8, [x21, #38]
  406ba4:	ldr	w9, [x19, #172]
  406ba8:	mov	w20, w22
  406bac:	cbnz	w8, 40622c <__fxstatat@plt+0x2e3c>
  406bb0:	b	406a80 <__fxstatat@plt+0x3690>
  406bb4:	bl	40f564 <__fxstatat@plt+0xc174>
  406bb8:	cbz	w0, 406c10 <__fxstatat@plt+0x3820>
  406bbc:	bl	403310 <__errno_location@plt>
  406bc0:	ldr	w26, [x0]
  406bc4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406bc8:	add	x1, x1, #0x3d7
  406bcc:	mov	w2, #0x5                   	// #5
  406bd0:	mov	x0, xzr
  406bd4:	bl	403270 <dcgettext@plt>
  406bd8:	mov	w23, w25
  406bdc:	mov	x25, x0
  406be0:	mov	w0, #0x4                   	// #4
  406be4:	mov	x1, x22
  406be8:	bl	40d564 <__fxstatat@plt+0xa174>
  406bec:	ldr	w20, [x19, #88]
  406bf0:	mov	x3, x0
  406bf4:	mov	w0, wzr
  406bf8:	mov	w1, w26
  406bfc:	mov	x2, x25
  406c00:	mov	w25, w23
  406c04:	bl	402bc0 <error@plt>
  406c08:	ldrb	w8, [x21, #36]
  406c0c:	cbnz	w8, 404df0 <__fxstatat@plt+0x1a00>
  406c10:	tbnz	w28, #0, 406c7c <__fxstatat@plt+0x388c>
  406c14:	ldrb	w8, [x21, #29]
  406c18:	cbz	w8, 406c7c <__fxstatat@plt+0x388c>
  406c1c:	ldr	w8, [x19, #136]
  406c20:	tst	w8, #0xff
  406c24:	b.ne	406c48 <__fxstatat@plt+0x3858>  // b.any
  406c28:	ldr	w8, [x19, #328]
  406c2c:	ldr	w9, [x19, #200]
  406c30:	cmp	w8, w9
  406c34:	b.ne	406c48 <__fxstatat@plt+0x3858>  // b.any
  406c38:	ldr	w8, [x19, #332]
  406c3c:	ldr	w9, [x19, #204]
  406c40:	cmp	w8, w9
  406c44:	b.eq	406c7c <__fxstatat@plt+0x388c>  // b.none
  406c48:	ldr	w8, [x19, #136]
  406c4c:	add	x3, x19, #0x130
  406c50:	add	x5, x19, #0xb0
  406c54:	mov	w2, #0xffffffff            	// #-1
  406c58:	tst	w8, #0xff
  406c5c:	cset	w4, ne  // ne = any
  406c60:	mov	x0, x21
  406c64:	mov	x1, x22
  406c68:	bl	408500 <__fxstatat@plt+0x5110>
  406c6c:	cmn	w0, #0x1
  406c70:	b.eq	404df0 <__fxstatat@plt+0x1a00>  // b.none
  406c74:	cbnz	w0, 406c7c <__fxstatat@plt+0x388c>
  406c78:	and	w20, w20, #0xfffff1ff
  406c7c:	ldrb	w8, [x21, #39]
  406c80:	cbz	w8, 406d40 <__fxstatat@plt+0x3950>
  406c84:	ldrb	w8, [x21, #35]
  406c88:	cbz	w8, 406c98 <__fxstatat@plt+0x38a8>
  406c8c:	ldrb	w8, [x21, #40]
  406c90:	cbz	w8, 406ca0 <__fxstatat@plt+0x38b0>
  406c94:	mov	w8, wzr
  406c98:	mov	w9, #0x1                   	// #1
  406c9c:	b	406cb0 <__fxstatat@plt+0x38c0>
  406ca0:	ldrb	w8, [x21, #41]
  406ca4:	mov	w9, wzr
  406ca8:	cmp	w8, #0x0
  406cac:	cset	w8, eq  // eq = none
  406cb0:	ldrb	w10, [x21, #37]
  406cb4:	adrp	x2, 408000 <__fxstatat@plt+0x4c10>
  406cb8:	add	x2, x2, #0xc10
  406cbc:	cbnz	w10, 406ccc <__fxstatat@plt+0x38dc>
  406cc0:	ldrb	w10, [x21, #33]
  406cc4:	cmp	w10, #0x0
  406cc8:	csel	x2, xzr, x2, eq  // eq = none
  406ccc:	adrp	x10, 408000 <__fxstatat@plt+0x4c10>
  406cd0:	adrp	x11, 408000 <__fxstatat@plt+0x4c10>
  406cd4:	ldr	x0, [x19, #96]
  406cd8:	add	x10, x10, #0xb6c
  406cdc:	add	x11, x11, #0xae4
  406ce0:	cmp	w9, #0x0
  406ce4:	orr	w8, w9, w8
  406ce8:	adrp	x12, 408000 <__fxstatat@plt+0x4c10>
  406cec:	adrp	x13, 408000 <__fxstatat@plt+0x4c10>
  406cf0:	sub	x9, x29, #0xa0
  406cf4:	csel	x10, x11, x10, ne  // ne = any
  406cf8:	cmp	w8, #0x0
  406cfc:	add	x12, x12, #0xc04
  406d00:	add	x13, x13, #0xc0c
  406d04:	csel	x3, x9, xzr, ne  // ne = any
  406d08:	mov	x1, x22
  406d0c:	stp	x12, x13, [x29, #-152]
  406d10:	stur	x10, [x29, #-160]
  406d14:	bl	4031b0 <attr_copy_file@plt>
  406d18:	cbz	w0, 406d40 <__fxstatat@plt+0x3950>
  406d1c:	ldrb	w8, [x21, #40]
  406d20:	cmp	w8, #0x0
  406d24:	cset	w8, ne  // ne = any
  406d28:	orr	w9, w28, w8
  406d2c:	cset	w8, eq  // eq = none
  406d30:	tbz	w9, #0, 406d44 <__fxstatat@plt+0x3954>
  406d34:	ldr	w9, [x19, #160]
  406d38:	and	w23, w9, w8
  406d3c:	b	404df4 <__fxstatat@plt+0x1a04>
  406d40:	tbnz	w28, #0, 406ad4 <__fxstatat@plt+0x36e4>
  406d44:	ldrb	w8, [x21, #30]
  406d48:	cbnz	w8, 406d54 <__fxstatat@plt+0x3964>
  406d4c:	ldrb	w8, [x24]
  406d50:	cbz	w8, 406e2c <__fxstatat@plt+0x3a3c>
  406d54:	ldr	x0, [x19, #96]
  406d58:	mov	w1, #0xffffffff            	// #-1
  406d5c:	mov	w3, #0xffffffff            	// #-1
  406d60:	mov	x2, x22
  406d64:	mov	w4, w20
  406d68:	bl	409438 <__fxstatat@plt+0x6048>
  406d6c:	cbz	w0, 406ad4 <__fxstatat@plt+0x36e4>
  406d70:	ldrb	w8, [x21, #36]
  406d74:	cbnz	w8, 404df0 <__fxstatat@plt+0x1a00>
  406d78:	b	406ad4 <__fxstatat@plt+0x36e4>
  406d7c:	bl	403310 <__errno_location@plt>
  406d80:	ldr	w9, [x19, #172]
  406d84:	mov	w8, #0x5f                  	// #95
  406d88:	str	w8, [x0]
  406d8c:	mov	w20, w22
  406d90:	b	406a80 <__fxstatat@plt+0x3690>
  406d94:	ldrb	w8, [x24]
  406d98:	mov	x27, x20
  406d9c:	cbz	w8, 40548c <__fxstatat@plt+0x209c>
  406da0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  406da4:	add	x1, x1, #0xfab
  406da8:	mov	w2, #0x5                   	// #5
  406dac:	mov	x0, xzr
  406db0:	bl	403270 <dcgettext@plt>
  406db4:	ldr	x2, [x19, #96]
  406db8:	mov	x21, x0
  406dbc:	mov	w1, #0x4                   	// #4
  406dc0:	mov	w0, wzr
  406dc4:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406dc8:	mov	x22, x0
  406dcc:	mov	w0, #0x1                   	// #1
  406dd0:	mov	w1, #0x4                   	// #4
  406dd4:	mov	x2, x27
  406dd8:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  406ddc:	mov	x4, x0
  406de0:	mov	w0, wzr
  406de4:	mov	w1, wzr
  406de8:	mov	x2, x21
  406dec:	mov	x3, x22
  406df0:	bl	402bc0 <error@plt>
  406df4:	b	404df0 <__fxstatat@plt+0x1a00>
  406df8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406dfc:	add	x1, x1, #0x100
  406e00:	mov	w2, #0x5                   	// #5
  406e04:	mov	x0, xzr
  406e08:	bl	403270 <dcgettext@plt>
  406e0c:	mov	x21, x0
  406e10:	mov	w0, #0x4                   	// #4
  406e14:	mov	x1, x22
  406e18:	bl	40d564 <__fxstatat@plt+0xa174>
  406e1c:	mov	x3, x0
  406e20:	mov	w0, wzr
  406e24:	mov	w1, w23
  406e28:	b	404de8 <__fxstatat@plt+0x19f8>
  406e2c:	ldrb	w8, [x21, #43]
  406e30:	cbz	w8, 407018 <__fxstatat@plt+0x3c28>
  406e34:	ldr	w2, [x21, #16]
  406e38:	b	40706c <__fxstatat@plt+0x3c7c>
  406e3c:	mov	w8, #0x1                   	// #1
  406e40:	str	xzr, [x19, #128]
  406e44:	mov	w23, #0x11                  	// #17
  406e48:	str	w8, [x19, #136]
  406e4c:	ldr	x27, [x19, #96]
  406e50:	ldr	w6, [x19, #172]
  406e54:	mov	w10, w20
  406e58:	b	404f5c <__fxstatat@plt+0x1b6c>
  406e5c:	ldp	q1, q0, [x11, #32]
  406e60:	ldp	q3, q2, [x11]
  406e64:	stp	q1, q0, [x29, #-128]
  406e68:	stp	q3, q2, [x29, #-160]
  406e6c:	ldp	q1, q0, [x11, #96]
  406e70:	ldp	q3, q2, [x11, #64]
  406e74:	stp	q1, q0, [x29, #-64]
  406e78:	stp	q3, q2, [x29, #-96]
  406e7c:	ldr	x8, [x19, #568]
  406e80:	ldur	x9, [x29, #-152]
  406e84:	cmp	x8, x9
  406e88:	b.ne	40510c <__fxstatat@plt+0x1d1c>  // b.any
  406e8c:	ldr	x8, [x19, #560]
  406e90:	ldur	x9, [x29, #-160]
  406e94:	cmp	x8, x9
  406e98:	b.ne	40510c <__fxstatat@plt+0x1d1c>  // b.any
  406e9c:	ldrb	w8, [x21, #23]
  406ea0:	cbz	w8, 406da0 <__fxstatat@plt+0x39b0>
  406ea4:	ldr	w8, [x11, #16]
  406ea8:	and	w8, w8, #0xf000
  406eac:	cmp	w8, #0xa, lsl #12
  406eb0:	cset	w22, ne  // ne = any
  406eb4:	b	405110 <__fxstatat@plt+0x1d20>
  406eb8:	ldr	w9, [x19, #172]
  406ebc:	mov	w8, #0x1                   	// #1
  406ec0:	str	w26, [x19, #80]
  406ec4:	mov	w28, wzr
  406ec8:	mov	w26, wzr
  406ecc:	mov	w27, wzr
  406ed0:	str	w8, [x19, #160]
  406ed4:	b	406a70 <__fxstatat@plt+0x3680>
  406ed8:	ldr	w8, [x19, #88]
  406edc:	ldr	w25, [x19, #144]
  406ee0:	mov	x0, x22
  406ee4:	mov	x2, xzr
  406ee8:	str	w26, [x19, #80]
  406eec:	bic	w23, w8, w25
  406ef0:	mov	w1, w23
  406ef4:	bl	410bcc <__fxstatat@plt+0xd7dc>
  406ef8:	cbz	w0, 4062fc <__fxstatat@plt+0x2f0c>
  406efc:	and	w1, w23, #0xffffefff
  406f00:	mov	x0, x22
  406f04:	bl	402d10 <mkfifo@plt>
  406f08:	cbz	w0, 4062fc <__fxstatat@plt+0x2f0c>
  406f0c:	bl	403310 <__errno_location@plt>
  406f10:	ldr	w22, [x0]
  406f14:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406f18:	add	x1, x1, #0x32a
  406f1c:	mov	w2, #0x5                   	// #5
  406f20:	mov	x0, xzr
  406f24:	bl	403270 <dcgettext@plt>
  406f28:	ldr	x1, [x19, #112]
  406f2c:	mov	x23, x0
  406f30:	mov	w0, #0x4                   	// #4
  406f34:	b	405d80 <__fxstatat@plt+0x2990>
  406f38:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406f3c:	add	x1, x1, #0x3be
  406f40:	b	405af0 <__fxstatat@plt+0x2700>
  406f44:	ldr	x1, [x19, #352]
  406f48:	mov	x0, x27
  406f4c:	bl	409550 <__fxstatat@plt+0x6160>
  406f50:	cbz	x0, 40710c <__fxstatat@plt+0x3d1c>
  406f54:	ldrb	w3, [x21, #22]
  406f58:	mov	w1, #0xffffff9c            	// #-100
  406f5c:	mov	w4, #0xffffffff            	// #-1
  406f60:	mov	x2, x22
  406f64:	mov	x25, x0
  406f68:	str	w26, [x19, #80]
  406f6c:	bl	4092bc <__fxstatat@plt+0x5ecc>
  406f70:	cmp	w0, #0x1
  406f74:	b.lt	407120 <__fxstatat@plt+0x3d30>  // b.tstop
  406f78:	ldr	w8, [x19, #136]
  406f7c:	mov	w23, w0
  406f80:	cbnz	w8, 406fdc <__fxstatat@plt+0x3bec>
  406f84:	ldrb	w8, [x21, #45]
  406f88:	cbz	w8, 406fdc <__fxstatat@plt+0x3bec>
  406f8c:	ldr	w8, [x19, #192]
  406f90:	and	w8, w8, #0xf000
  406f94:	cmp	w8, #0xa, lsl #12
  406f98:	b.ne	406fdc <__fxstatat@plt+0x3bec>  // b.any
  406f9c:	ldr	x26, [x19, #224]
  406fa0:	mov	x0, x25
  406fa4:	bl	402b80 <strlen@plt>
  406fa8:	cmp	x26, x0
  406fac:	b.ne	406fdc <__fxstatat@plt+0x3bec>  // b.any
  406fb0:	ldr	x0, [x19, #112]
  406fb4:	mov	x1, x26
  406fb8:	bl	409550 <__fxstatat@plt+0x6160>
  406fbc:	cbz	x0, 406fdc <__fxstatat@plt+0x3bec>
  406fc0:	mov	x1, x25
  406fc4:	mov	x26, x0
  406fc8:	bl	403060 <strcmp@plt>
  406fcc:	mov	w27, w0
  406fd0:	mov	x0, x26
  406fd4:	bl	4030e0 <free@plt>
  406fd8:	cbz	w27, 407120 <__fxstatat@plt+0x3d30>
  406fdc:	mov	x0, x25
  406fe0:	bl	4030e0 <free@plt>
  406fe4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406fe8:	add	x1, x1, #0x37b
  406fec:	mov	w2, #0x5                   	// #5
  406ff0:	mov	x0, xzr
  406ff4:	bl	403270 <dcgettext@plt>
  406ff8:	ldr	x1, [x19, #112]
  406ffc:	mov	x22, x0
  407000:	mov	w0, #0x4                   	// #4
  407004:	bl	40d564 <__fxstatat@plt+0xa174>
  407008:	mov	x3, x0
  40700c:	mov	w0, wzr
  407010:	mov	w1, w23
  407014:	b	4065c8 <__fxstatat@plt+0x31d8>
  407018:	ldr	w8, [x19, #136]
  40701c:	tst	w8, #0xff
  407020:	b.eq	407080 <__fxstatat@plt+0x3c90>  // b.none
  407024:	ldrb	w8, [x21, #32]
  407028:	cbz	w8, 407080 <__fxstatat@plt+0x3c90>
  40702c:	and	w8, w20, #0x7000
  407030:	adrp	x21, 426000 <__fxstatat@plt+0x22c10>
  407034:	orr	w9, w8, #0x8000
  407038:	ldr	w8, [x21, #1156]
  40703c:	cmp	w9, #0xc, lsl #12
  407040:	mov	w9, #0x1b6                 	// #438
  407044:	mov	w10, #0x1ff                 	// #511
  407048:	csel	w20, w10, w9, eq  // eq = none
  40704c:	cmn	w8, #0x1
  407050:	b.ne	407068 <__fxstatat@plt+0x3c78>  // b.any
  407054:	mov	w0, wzr
  407058:	bl	4032e0 <umask@plt>
  40705c:	str	w0, [x21, #1156]
  407060:	bl	4032e0 <umask@plt>
  407064:	ldr	w8, [x21, #1156]
  407068:	bic	w2, w20, w8
  40706c:	mov	w1, #0xffffffff            	// #-1
  407070:	mov	x0, x22
  407074:	bl	4094e0 <__fxstatat@plt+0x60f0>
  407078:	cbnz	w0, 404df0 <__fxstatat@plt+0x1a00>
  40707c:	b	406ad4 <__fxstatat@plt+0x36e4>
  407080:	cbz	w25, 407250 <__fxstatat@plt+0x3e60>
  407084:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  407088:	ldr	w8, [x20, #1156]
  40708c:	mov	w22, w25
  407090:	cmn	w8, #0x1
  407094:	b.ne	4070ac <__fxstatat@plt+0x3cbc>  // b.any
  407098:	mov	w0, wzr
  40709c:	bl	4032e0 <umask@plt>
  4070a0:	str	w0, [x20, #1156]
  4070a4:	bl	4032e0 <umask@plt>
  4070a8:	ldr	w8, [x20, #1156]
  4070ac:	bics	wzr, w22, w8
  4070b0:	cset	w9, eq  // eq = none
  4070b4:	orr	w9, w27, w9
  4070b8:	bic	w20, w22, w8
  4070bc:	tbnz	w9, #0, 407254 <__fxstatat@plt+0x3e64>
  4070c0:	ldr	w8, [x19, #136]
  4070c4:	tst	w8, #0xff
  4070c8:	b.eq	4072dc <__fxstatat@plt+0x3eec>  // b.none
  4070cc:	ldr	x1, [x19, #112]
  4070d0:	add	x2, x19, #0xb0
  4070d4:	mov	w0, wzr
  4070d8:	bl	403220 <__lxstat@plt>
  4070dc:	cbz	w0, 4072dc <__fxstatat@plt+0x3eec>
  4070e0:	bl	403310 <__errno_location@plt>
  4070e4:	ldr	w21, [x0]
  4070e8:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4070ec:	add	x1, x1, #0xe11
  4070f0:	mov	w2, #0x5                   	// #5
  4070f4:	mov	x0, xzr
  4070f8:	bl	403270 <dcgettext@plt>
  4070fc:	ldr	x1, [x19, #112]
  407100:	mov	x22, x0
  407104:	mov	w0, #0x4                   	// #4
  407108:	b	406284 <__fxstatat@plt+0x2e94>
  40710c:	bl	403310 <__errno_location@plt>
  407110:	ldr	w23, [x0]
  407114:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407118:	add	x1, x1, #0x35e
  40711c:	b	406428 <__fxstatat@plt+0x3038>
  407120:	mov	x0, x25
  407124:	bl	4030e0 <free@plt>
  407128:	ldrb	w8, [x21, #37]
  40712c:	cbnz	w8, 4073f8 <__fxstatat@plt+0x4008>
  407130:	ldrb	w8, [x21, #29]
  407134:	mov	x20, x21
  407138:	cbz	w8, 4071a8 <__fxstatat@plt+0x3db8>
  40713c:	ldr	w1, [x19, #328]
  407140:	ldr	w2, [x19, #332]
  407144:	ldr	x0, [x19, #112]
  407148:	bl	4030a0 <lchown@plt>
  40714c:	cbz	w0, 4071a8 <__fxstatat@plt+0x3db8>
  407150:	bl	403310 <__errno_location@plt>
  407154:	ldr	w23, [x0]
  407158:	cmp	w23, #0x16
  40715c:	b.eq	407168 <__fxstatat@plt+0x3d78>  // b.none
  407160:	cmp	w23, #0x1
  407164:	b.ne	407170 <__fxstatat@plt+0x3d80>  // b.any
  407168:	ldrb	w8, [x20, #26]
  40716c:	cbz	w8, 4071a8 <__fxstatat@plt+0x3db8>
  407170:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407174:	add	x1, x1, #0x39a
  407178:	mov	w2, #0x5                   	// #5
  40717c:	mov	x0, xzr
  407180:	bl	403270 <dcgettext@plt>
  407184:	ldr	x3, [x19, #112]
  407188:	mov	x2, x0
  40718c:	mov	w0, wzr
  407190:	mov	w1, w23
  407194:	bl	402bc0 <error@plt>
  407198:	ldrb	w8, [x20, #36]
  40719c:	cbz	w8, 4071a8 <__fxstatat@plt+0x3db8>
  4071a0:	mov	x21, x20
  4071a4:	b	40622c <__fxstatat@plt+0x2e3c>
  4071a8:	ldr	w9, [x19, #172]
  4071ac:	ldr	w25, [x19, #144]
  4071b0:	mov	w8, #0x1                   	// #1
  4071b4:	mov	w26, wzr
  4071b8:	mov	w27, wzr
  4071bc:	mov	w28, #0x1                   	// #1
  4071c0:	str	w8, [x19, #160]
  4071c4:	add	x23, x19, #0x130
  4071c8:	mov	x21, x20
  4071cc:	b	406a70 <__fxstatat@plt+0x3680>
  4071d0:	tbnz	w20, #31, 40725c <__fxstatat@plt+0x3e6c>
  4071d4:	ldr	x8, [x19, #120]
  4071d8:	ldrb	w8, [x8, #37]
  4071dc:	cbz	w8, 40725c <__fxstatat@plt+0x3e6c>
  4071e0:	ldr	x21, [x19, #120]
  4071e4:	ldrb	w8, [x21, #35]
  4071e8:	cbz	w8, 4071f4 <__fxstatat@plt+0x3e04>
  4071ec:	ldrb	w8, [x21, #38]
  4071f0:	cbz	w8, 407350 <__fxstatat@plt+0x3f60>
  4071f4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4071f8:	mov	w8, #0x5f                  	// #95
  4071fc:	add	x1, x1, #0xf29
  407200:	mov	w2, #0x5                   	// #5
  407204:	mov	x0, xzr
  407208:	str	w8, [x27]
  40720c:	bl	403270 <dcgettext@plt>
  407210:	ldr	x2, [x19, #112]
  407214:	mov	x27, x0
  407218:	mov	w1, #0x4                   	// #4
  40721c:	mov	w0, wzr
  407220:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  407224:	mov	x3, x0
  407228:	mov	w1, #0x5f                  	// #95
  40722c:	mov	w0, wzr
  407230:	mov	x2, x27
  407234:	bl	402bc0 <error@plt>
  407238:	ldrb	w8, [x21, #38]
  40723c:	cbz	w8, 4072c8 <__fxstatat@plt+0x3ed8>
  407240:	mov	x27, xzr
  407244:	str	wzr, [x19, #136]
  407248:	mov	w26, wzr
  40724c:	b	4075a4 <__fxstatat@plt+0x41b4>
  407250:	mov	w20, wzr
  407254:	cbz	w27, 406ad4 <__fxstatat@plt+0x36e4>
  407258:	b	4072ec <__fxstatat@plt+0x3efc>
  40725c:	ldr	w8, [x19, #76]
  407260:	tbz	w8, #31, 4072c8 <__fxstatat@plt+0x3ed8>
  407264:	ldr	x8, [x19, #120]
  407268:	ldrb	w8, [x8, #22]
  40726c:	cbz	w8, 4072c8 <__fxstatat@plt+0x3ed8>
  407270:	ldr	x0, [x19, #112]
  407274:	bl	403380 <unlink@plt>
  407278:	cbz	w0, 40736c <__fxstatat@plt+0x3f7c>
  40727c:	ldr	w23, [x27]
  407280:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407284:	add	x1, x1, #0x100
  407288:	mov	w2, #0x5                   	// #5
  40728c:	mov	x0, xzr
  407290:	bl	403270 <dcgettext@plt>
  407294:	ldr	x1, [x19, #112]
  407298:	mov	x26, x0
  40729c:	mov	w0, #0x4                   	// #4
  4072a0:	bl	40d564 <__fxstatat@plt+0xa174>
  4072a4:	mov	x3, x0
  4072a8:	mov	w0, wzr
  4072ac:	mov	w1, w23
  4072b0:	mov	x2, x26
  4072b4:	bl	402bc0 <error@plt>
  4072b8:	str	wzr, [x19, #136]
  4072bc:	mov	w20, wzr
  4072c0:	mov	x27, xzr
  4072c4:	b	4075fc <__fxstatat@plt+0x420c>
  4072c8:	ldp	x22, x21, [x19, #112]
  4072cc:	ldr	w20, [x19, #76]
  4072d0:	str	wzr, [x19, #136]
  4072d4:	str	wzr, [x19, #160]
  4072d8:	b	4074fc <__fxstatat@plt+0x410c>
  4072dc:	ldr	w8, [x19, #192]
  4072e0:	bics	wzr, w20, w8
  4072e4:	str	w8, [x19, #56]
  4072e8:	b.eq	406ad4 <__fxstatat@plt+0x36e4>  // b.none
  4072ec:	ldr	w8, [x19, #56]
  4072f0:	ldr	x0, [x19, #112]
  4072f4:	orr	w1, w20, w8
  4072f8:	bl	402dd0 <chmod@plt>
  4072fc:	cbz	w0, 406ad4 <__fxstatat@plt+0x36e4>
  407300:	bl	403310 <__errno_location@plt>
  407304:	ldr	w22, [x0]
  407308:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40730c:	add	x1, x1, #0x3ef
  407310:	mov	w2, #0x5                   	// #5
  407314:	mov	x0, xzr
  407318:	bl	403270 <dcgettext@plt>
  40731c:	ldr	x1, [x19, #112]
  407320:	mov	x24, x0
  407324:	mov	w0, #0x4                   	// #4
  407328:	bl	40d564 <__fxstatat@plt+0xa174>
  40732c:	mov	x3, x0
  407330:	mov	w0, wzr
  407334:	mov	w1, w22
  407338:	mov	x2, x24
  40733c:	bl	402bc0 <error@plt>
  407340:	ldrb	w8, [x21, #36]
  407344:	mov	w23, wzr
  407348:	cbnz	w8, 404df4 <__fxstatat@plt+0x1a04>
  40734c:	b	406ad4 <__fxstatat@plt+0x36e4>
  407350:	ldr	x22, [x19, #112]
  407354:	ldr	w20, [x19, #76]
  407358:	mov	w8, #0x5f                  	// #95
  40735c:	str	wzr, [x19, #136]
  407360:	str	wzr, [x19, #160]
  407364:	str	w8, [x27]
  407368:	b	4074fc <__fxstatat@plt+0x410c>
  40736c:	ldr	x8, [x19, #120]
  407370:	ldrb	w8, [x8, #46]
  407374:	cbz	w8, 4073ac <__fxstatat@plt+0x3fbc>
  407378:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40737c:	add	x1, x1, #0x111
  407380:	mov	w2, #0x5                   	// #5
  407384:	mov	x0, xzr
  407388:	bl	403270 <dcgettext@plt>
  40738c:	ldr	x1, [x19, #112]
  407390:	mov	x23, x0
  407394:	mov	w0, #0x4                   	// #4
  407398:	bl	40d564 <__fxstatat@plt+0xa174>
  40739c:	mov	x2, x0
  4073a0:	mov	w0, #0x1                   	// #1
  4073a4:	mov	x1, x23
  4073a8:	bl	402e50 <__printf_chk@plt>
  4073ac:	ldp	x22, x21, [x19, #112]
  4073b0:	ldr	w9, [x19, #144]
  4073b4:	ldrb	w8, [x21, #33]
  4073b8:	str	w9, [x19, #160]
  4073bc:	cbz	w8, 407428 <__fxstatat@plt+0x4038>
  4073c0:	ldr	x0, [x19, #96]
  4073c4:	mov	w3, #0x1                   	// #1
  4073c8:	mov	w8, #0x1                   	// #1
  4073cc:	mov	x1, x22
  4073d0:	mov	x4, x21
  4073d4:	str	w8, [x19, #136]
  4073d8:	bl	404aa4 <__fxstatat@plt+0x16b4>
  4073dc:	ldr	w8, [x19, #144]
  4073e0:	str	w8, [x19, #160]
  4073e4:	tbz	w0, #0, 4066d0 <__fxstatat@plt+0x32e0>
  4073e8:	b	407428 <__fxstatat@plt+0x4038>
  4073ec:	mov	w1, #0xa                   	// #10
  4073f0:	bl	402fe0 <__overflow@plt>
  4073f4:	b	40688c <__fxstatat@plt+0x349c>
  4073f8:	bl	403310 <__errno_location@plt>
  4073fc:	mov	w8, #0x5f                  	// #95
  407400:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407404:	str	w8, [x0]
  407408:	add	x1, x1, #0x65e
  40740c:	mov	w2, #0x5                   	// #5
  407410:	mov	x0, xzr
  407414:	bl	403270 <dcgettext@plt>
  407418:	mov	x2, x0
  40741c:	mov	w0, #0x1                   	// #1
  407420:	mov	w1, #0x5f                  	// #95
  407424:	bl	402bc0 <error@plt>
  407428:	ldr	w8, [x19, #152]
  40742c:	ldr	w9, [x19, #160]
  407430:	mov	w1, #0xc1                  	// #193
  407434:	mov	x0, x22
  407438:	bic	w27, w8, w9
  40743c:	mov	w2, w27
  407440:	bl	40a14c <__fxstatat@plt+0x6d5c>
  407444:	mov	w20, w0
  407448:	bl	403310 <__errno_location@plt>
  40744c:	ldr	w23, [x0]
  407450:	tbz	w20, #31, 4074b4 <__fxstatat@plt+0x40c4>
  407454:	cmp	w23, #0x11
  407458:	b.ne	4074b4 <__fxstatat@plt+0x40c4>  // b.any
  40745c:	ldrb	w8, [x24]
  407460:	cbnz	w8, 4074b0 <__fxstatat@plt+0x40c0>
  407464:	mov	x28, x0
  407468:	add	x2, x19, #0x1b0
  40746c:	mov	w0, wzr
  407470:	mov	x1, x22
  407474:	bl	403220 <__lxstat@plt>
  407478:	cbnz	w0, 4074b0 <__fxstatat@plt+0x40c0>
  40747c:	ldr	w8, [x19, #448]
  407480:	and	w8, w8, #0xf000
  407484:	cmp	w8, #0xa, lsl #12
  407488:	b.ne	4074b0 <__fxstatat@plt+0x40c0>  // b.any
  40748c:	ldrb	w8, [x21, #48]
  407490:	cbz	w8, 407ba4 <__fxstatat@plt+0x47b4>
  407494:	mov	w1, #0x41                  	// #65
  407498:	mov	x0, x22
  40749c:	mov	w2, w27
  4074a0:	bl	40a14c <__fxstatat@plt+0x6d5c>
  4074a4:	ldr	w23, [x28]
  4074a8:	mov	w20, w0
  4074ac:	b	4074b4 <__fxstatat@plt+0x40c4>
  4074b0:	mov	w23, #0x11                  	// #17
  4074b4:	cmp	w23, #0x15
  4074b8:	mov	w8, #0x1                   	// #1
  4074bc:	str	w8, [x19, #136]
  4074c0:	b.ne	4074fc <__fxstatat@plt+0x410c>  // b.any
  4074c4:	tbz	w20, #31, 4074fc <__fxstatat@plt+0x410c>
  4074c8:	ldrb	w8, [x22]
  4074cc:	cbnz	w8, 4074d8 <__fxstatat@plt+0x40e8>
  4074d0:	mov	w23, #0x15                  	// #21
  4074d4:	b	4074f4 <__fxstatat@plt+0x4104>
  4074d8:	mov	x0, x22
  4074dc:	bl	402b80 <strlen@plt>
  4074e0:	add	x8, x0, x22
  4074e4:	ldurb	w8, [x8, #-1]
  4074e8:	mov	w9, #0x14                  	// #20
  4074ec:	cmp	w8, #0x2f
  4074f0:	cinc	w23, w9, ne  // ne = any
  4074f4:	mov	w8, #0x1                   	// #1
  4074f8:	str	w8, [x19, #136]
  4074fc:	tbz	w20, #31, 407540 <__fxstatat@plt+0x4150>
  407500:	ldr	w8, [x19, #136]
  407504:	tst	w8, #0xff
  407508:	b.ne	40751c <__fxstatat@plt+0x412c>  // b.any
  40750c:	cmp	w23, #0x2
  407510:	b.ne	40751c <__fxstatat@plt+0x412c>  // b.any
  407514:	ldrb	w8, [x24]
  407518:	cbz	w8, 407428 <__fxstatat@plt+0x4038>
  40751c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407520:	add	x1, x1, #0x572
  407524:	mov	w2, #0x5                   	// #5
  407528:	mov	x0, xzr
  40752c:	bl	403270 <dcgettext@plt>
  407530:	mov	x26, x0
  407534:	mov	w0, #0x4                   	// #4
  407538:	mov	x1, x22
  40753c:	b	406024 <__fxstatat@plt+0x2c34>
  407540:	sub	x2, x29, #0xa0
  407544:	mov	w0, wzr
  407548:	mov	w1, w20
  40754c:	str	x21, [x19, #120]
  407550:	str	w20, [x19, #76]
  407554:	bl	403260 <__fxstat@plt>
  407558:	cbz	w0, 407604 <__fxstatat@plt+0x4214>
  40755c:	bl	403310 <__errno_location@plt>
  407560:	ldr	w23, [x0]
  407564:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407568:	add	x1, x1, #0x502
  40756c:	mov	w2, #0x5                   	// #5
  407570:	mov	x0, xzr
  407574:	bl	403270 <dcgettext@plt>
  407578:	ldr	x1, [x19, #112]
  40757c:	mov	x27, x0
  407580:	mov	w0, #0x4                   	// #4
  407584:	bl	40d564 <__fxstatat@plt+0xa174>
  407588:	mov	x3, x0
  40758c:	mov	w0, wzr
  407590:	mov	w1, w23
  407594:	mov	x2, x27
  407598:	bl	402bc0 <error@plt>
  40759c:	mov	w26, wzr
  4075a0:	mov	x27, xzr
  4075a4:	ldr	w0, [x19, #76]
  4075a8:	bl	402f60 <close@plt>
  4075ac:	tbnz	w0, #31, 4075b8 <__fxstatat@plt+0x41c8>
  4075b0:	and	w20, w26, #0x1
  4075b4:	b	4075fc <__fxstatat@plt+0x420c>
  4075b8:	bl	403310 <__errno_location@plt>
  4075bc:	ldr	w23, [x0]
  4075c0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4075c4:	add	x1, x1, #0x5bf
  4075c8:	mov	w2, #0x5                   	// #5
  4075cc:	mov	x0, xzr
  4075d0:	bl	403270 <dcgettext@plt>
  4075d4:	ldr	x1, [x19, #112]
  4075d8:	mov	x26, x0
  4075dc:	mov	w0, #0x4                   	// #4
  4075e0:	bl	40d564 <__fxstatat@plt+0xa174>
  4075e4:	mov	x3, x0
  4075e8:	mov	w0, wzr
  4075ec:	mov	w1, w23
  4075f0:	mov	x2, x26
  4075f4:	bl	402bc0 <error@plt>
  4075f8:	mov	w20, wzr
  4075fc:	ldr	x21, [x19, #120]
  407600:	b	4066d8 <__fxstatat@plt+0x32e8>
  407604:	cbz	w26, 40769c <__fxstatat@plt+0x42ac>
  407608:	ldr	x8, [x19, #120]
  40760c:	ldr	w8, [x8, #56]
  407610:	cbz	w8, 4077b4 <__fxstatat@plt+0x43c4>
  407614:	ldr	w0, [x19, #76]
  407618:	mov	w1, #0x9409                	// #37897
  40761c:	movk	w1, #0x4004, lsl #16
  407620:	mov	w2, w25
  407624:	bl	4033c0 <ioctl@plt>
  407628:	cbz	w0, 40769c <__fxstatat@plt+0x42ac>
  40762c:	ldr	x8, [x19, #120]
  407630:	ldr	w8, [x8, #56]
  407634:	cmp	w8, #0x2
  407638:	b.ne	4077b4 <__fxstatat@plt+0x43c4>  // b.any
  40763c:	bl	403310 <__errno_location@plt>
  407640:	ldr	w23, [x0]
  407644:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407648:	add	x1, x1, #0x590
  40764c:	mov	w2, #0x5                   	// #5
  407650:	mov	x0, xzr
  407654:	bl	403270 <dcgettext@plt>
  407658:	ldr	x2, [x19, #112]
  40765c:	mov	x27, x0
  407660:	mov	w1, #0x4                   	// #4
  407664:	mov	w0, wzr
  407668:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  40766c:	ldr	x2, [x19, #96]
  407670:	mov	x28, x0
  407674:	mov	w0, #0x1                   	// #1
  407678:	mov	w1, #0x4                   	// #4
  40767c:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  407680:	mov	x4, x0
  407684:	mov	w0, wzr
  407688:	mov	w1, w23
  40768c:	mov	x2, x27
  407690:	mov	x3, x28
  407694:	bl	402bc0 <error@plt>
  407698:	b	40759c <__fxstatat@plt+0x41ac>
  40769c:	mov	x27, xzr
  4076a0:	ldr	x8, [x19, #120]
  4076a4:	ldrb	w8, [x8, #31]
  4076a8:	cbz	w8, 40771c <__fxstatat@plt+0x432c>
  4076ac:	add	x8, x19, #0x130
  4076b0:	ldur	q0, [x8, #72]
  4076b4:	ldur	q1, [x8, #88]
  4076b8:	ldr	w0, [x19, #76]
  4076bc:	ldr	x1, [x19, #112]
  4076c0:	add	x2, x19, #0x1b0
  4076c4:	stp	q0, q1, [x19, #432]
  4076c8:	bl	40f0e8 <__fxstatat@plt+0xbcf8>
  4076cc:	cbz	w0, 40771c <__fxstatat@plt+0x432c>
  4076d0:	bl	403310 <__errno_location@plt>
  4076d4:	ldr	w23, [x0]
  4076d8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4076dc:	add	x1, x1, #0x3d7
  4076e0:	mov	w2, #0x5                   	// #5
  4076e4:	mov	x0, xzr
  4076e8:	bl	403270 <dcgettext@plt>
  4076ec:	ldr	x1, [x19, #112]
  4076f0:	mov	x28, x0
  4076f4:	mov	w0, #0x4                   	// #4
  4076f8:	bl	40d564 <__fxstatat@plt+0xa174>
  4076fc:	mov	x3, x0
  407700:	mov	w0, wzr
  407704:	mov	w1, w23
  407708:	mov	x2, x28
  40770c:	bl	402bc0 <error@plt>
  407710:	ldr	x8, [x19, #120]
  407714:	ldrb	w8, [x8, #36]
  407718:	cbnz	w8, 40801c <__fxstatat@plt+0x4c2c>
  40771c:	ldr	x8, [x19, #120]
  407720:	ldrb	w8, [x8, #29]
  407724:	cbz	w8, 407780 <__fxstatat@plt+0x4390>
  407728:	ldr	w8, [x19, #328]
  40772c:	ldur	w9, [x29, #-136]
  407730:	cmp	w8, w9
  407734:	b.ne	407748 <__fxstatat@plt+0x4358>  // b.any
  407738:	ldr	w8, [x19, #332]
  40773c:	ldur	w9, [x29, #-132]
  407740:	cmp	w8, w9
  407744:	b.eq	407780 <__fxstatat@plt+0x4390>  // b.none
  407748:	ldr	w8, [x19, #136]
  40774c:	ldp	x1, x0, [x19, #112]
  407750:	ldr	w2, [x19, #76]
  407754:	add	x3, x19, #0x130
  407758:	tst	w8, #0xff
  40775c:	cset	w4, ne  // ne = any
  407760:	sub	x5, x29, #0xa0
  407764:	bl	408500 <__fxstatat@plt+0x5110>
  407768:	cmn	w0, #0x1
  40776c:	b.eq	40801c <__fxstatat@plt+0x4c2c>  // b.none
  407770:	cbnz	w0, 407780 <__fxstatat@plt+0x4390>
  407774:	ldr	w8, [x19, #64]
  407778:	and	w8, w8, #0xfffff1ff
  40777c:	str	w8, [x19, #64]
  407780:	ldr	x8, [x19, #120]
  407784:	ldrb	w8, [x8, #39]
  407788:	cbz	w8, 407b40 <__fxstatat@plt+0x4750>
  40778c:	ldurb	w8, [x29, #-144]
  407790:	tbnz	w8, #7, 407b38 <__fxstatat@plt+0x4748>
  407794:	bl	402c00 <geteuid@plt>
  407798:	cbz	w0, 407b38 <__fxstatat@plt+0x4748>
  40779c:	ldr	w8, [x19, #76]
  4077a0:	tbnz	w8, #31, 407bf0 <__fxstatat@plt+0x4800>
  4077a4:	ldr	w0, [x19, #76]
  4077a8:	mov	w1, #0x180                 	// #384
  4077ac:	bl	402eb0 <fchmod@plt>
  4077b0:	b	407bfc <__fxstatat@plt+0x480c>
  4077b4:	bl	402f20 <getpagesize@plt>
  4077b8:	ldur	w8, [x29, #-104]
  4077bc:	mov	w9, #0x20000               	// #131072
  4077c0:	mov	w23, w0
  4077c4:	mov	w3, #0x2                   	// #2
  4077c8:	cmp	w8, #0x20, lsl #12
  4077cc:	csel	w9, w8, w9, gt
  4077d0:	str	x9, [x19, #56]
  4077d4:	cmp	w8, #0x0
  4077d8:	mov	w9, #0x200                 	// #512
  4077dc:	mov	w0, w25
  4077e0:	mov	x1, xzr
  4077e4:	mov	x2, xzr
  4077e8:	csel	w20, w8, w9, gt
  4077ec:	bl	40a114 <__fxstatat@plt+0x6d24>
  4077f0:	ldr	w8, [x19, #576]
  4077f4:	and	w27, w8, #0xf000
  4077f8:	cmp	w27, #0x8, lsl #12
  4077fc:	b.ne	407820 <__fxstatat@plt+0x4430>  // b.any
  407800:	ldr	x8, [x19, #608]
  407804:	ldr	x9, [x19, #624]
  407808:	add	x10, x8, #0x1ff
  40780c:	cmp	x8, #0x0
  407810:	csel	x8, x10, x8, lt  // lt = tstop
  407814:	cmp	x9, x8, asr #9
  407818:	cset	w22, lt  // lt = tstop
  40781c:	b	407824 <__fxstatat@plt+0x4434>
  407820:	mov	w22, wzr
  407824:	ldur	w8, [x29, #-144]
  407828:	sxtw	x26, w23
  40782c:	and	w8, w8, #0xf000
  407830:	cmp	w8, #0x8, lsl #12
  407834:	b.ne	407860 <__fxstatat@plt+0x4470>  // b.any
  407838:	ldr	x8, [x19, #120]
  40783c:	ldr	w9, [x8, #12]
  407840:	cmp	w9, #0x2
  407844:	cset	w8, eq  // eq = none
  407848:	cmp	w9, #0x3
  40784c:	mov	w9, #0x1                   	// #1
  407850:	str	w9, [x19, #20]
  407854:	b.eq	4078c0 <__fxstatat@plt+0x44d0>  // b.none
  407858:	and	w8, w22, w8
  40785c:	tbnz	w8, #0, 4078c0 <__fxstatat@plt+0x44d0>
  407860:	ldr	w8, [x19, #616]
  407864:	ldr	x21, [x19, #56]
  407868:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40786c:	sub	x23, x9, x26
  407870:	cmp	w8, #0x20, lsl #12
  407874:	mov	w9, #0x20000               	// #131072
  407878:	csel	w0, w8, w9, gt
  40787c:	mov	x1, x21
  407880:	mov	x2, x23
  407884:	bl	409d28 <__fxstatat@plt+0x6938>
  407888:	ldr	x8, [x19, #608]
  40788c:	mov	w9, #0x8000                	// #32768
  407890:	str	wzr, [x19, #20]
  407894:	cmp	x8, x21
  407898:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  40789c:	csinc	x8, x21, x8, ne  // ne = any
  4078a0:	add	x8, x0, x8
  4078a4:	sub	x8, x8, #0x1
  4078a8:	udiv	x8, x8, x0
  4078ac:	mul	x8, x8, x0
  4078b0:	sub	x9, x8, #0x1
  4078b4:	cmp	x9, x23
  4078b8:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  4078bc:	str	x8, [x19, #56]
  4078c0:	sxtw	x8, w20
  4078c4:	str	x8, [x19, #8]
  4078c8:	ldr	x8, [x19, #56]
  4078cc:	add	x0, x8, x26
  4078d0:	bl	4100b8 <__fxstatat@plt+0xccc8>
  4078d4:	add	x8, x0, x26
  4078d8:	sub	x8, x8, #0x1
  4078dc:	udiv	x8, x8, x26
  4078e0:	mov	x27, x0
  4078e4:	mul	x8, x8, x26
  4078e8:	str	x8, [x19, #40]
  4078ec:	cbz	w22, 407f68 <__fxstatat@plt+0x4b78>
  4078f0:	ldr	x8, [x19, #608]
  4078f4:	str	x8, [x19, #48]
  4078f8:	mov	w8, #0x1                   	// #1
  4078fc:	str	w8, [x19, #36]
  407900:	ldr	w8, [x19, #20]
  407904:	cbz	w8, 407914 <__fxstatat@plt+0x4524>
  407908:	ldr	x8, [x19, #120]
  40790c:	ldr	w8, [x8, #12]
  407910:	str	w8, [x19, #36]
  407914:	add	x1, x19, #0x1b0
  407918:	mov	w0, w25
  40791c:	bl	408e24 <__fxstatat@plt+0x5a34>
  407920:	ldr	w8, [x19, #36]
  407924:	mov	x26, xzr
  407928:	mov	x28, xzr
  40792c:	mov	x21, xzr
  407930:	cmp	w8, #0x3
  407934:	ldr	x8, [x19, #8]
  407938:	mov	w20, #0x1                   	// #1
  40793c:	csel	w8, w8, wzr, eq  // eq = none
  407940:	sxtw	x8, w8
  407944:	str	x8, [x19, #24]
  407948:	add	x0, x19, #0x1b0
  40794c:	bl	408e44 <__fxstatat@plt+0x5a54>
  407950:	tbz	w0, #0, 407e00 <__fxstatat@plt+0x4a10>
  407954:	ldr	x8, [x19, #456]
  407958:	cbz	x8, 407b1c <__fxstatat@plt+0x472c>
  40795c:	mov	x20, xzr
  407960:	ldr	x8, [x19, #472]
  407964:	mov	w9, #0x18                  	// #24
  407968:	ldr	x14, [x19, #48]
  40796c:	mov	x11, x21
  407970:	madd	x8, x20, x9, x8
  407974:	ldp	x9, x8, [x8]
  407978:	mov	x10, x26
  40797c:	add	x12, x8, x9
  407980:	cmp	x9, x14
  407984:	csel	x13, x14, x9, gt
  407988:	cmp	x12, x14
  40798c:	sub	x12, x14, x13
  407990:	csel	x9, x13, x9, gt
  407994:	csel	x26, x12, x8, gt
  407998:	sub	x8, x9, x11
  40799c:	mov	x21, x9
  4079a0:	subs	x23, x8, x10
  4079a4:	b.eq	407a64 <__fxstatat@plt+0x4674>  // b.none
  4079a8:	mov	w0, w25
  4079ac:	mov	x1, x21
  4079b0:	mov	w2, wzr
  4079b4:	bl	402d00 <lseek@plt>
  4079b8:	tbnz	x0, #63, 407dd0 <__fxstatat@plt+0x49e0>
  4079bc:	ldr	w8, [x19, #36]
  4079c0:	cmp	w8, #0x1
  4079c4:	b.ne	407a6c <__fxstatat@plt+0x467c>  // b.any
  4079c8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4079cc:	ldr	x8, [x8, #1384]
  4079d0:	cbnz	x8, 407a1c <__fxstatat@plt+0x462c>
  4079d4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4079d8:	ldrb	w8, [x8, #1392]
  4079dc:	mov	w9, #0x400                 	// #1024
  4079e0:	mov	w1, #0x1                   	// #1
  4079e4:	cmp	w8, #0x0
  4079e8:	mov	w8, #0x20000               	// #131072
  4079ec:	csel	x0, x9, x8, ne  // ne = any
  4079f0:	bl	4109ec <__fxstatat@plt+0xd5fc>
  4079f4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4079f8:	str	x0, [x8, #1384]
  4079fc:	cbnz	x0, 407a1c <__fxstatat@plt+0x462c>
  407a00:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407a04:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407a08:	add	x9, x9, #0x571
  407a0c:	str	x9, [x8, #1384]
  407a10:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407a14:	mov	w9, #0x1                   	// #1
  407a18:	strb	w9, [x8, #1392]
  407a1c:	cbz	x23, 407a64 <__fxstatat@plt+0x4674>
  407a20:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407a24:	ldrb	w8, [x8, #1392]
  407a28:	mov	w9, #0x400                 	// #1024
  407a2c:	ldr	w0, [x19, #76]
  407a30:	cmp	w8, #0x0
  407a34:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407a38:	ldr	x1, [x8, #1384]
  407a3c:	mov	w8, #0x20000               	// #131072
  407a40:	csel	x8, x9, x8, ne  // ne = any
  407a44:	cmp	x8, x23
  407a48:	csel	x28, x8, x23, cc  // cc = lo, ul, last
  407a4c:	mov	x2, x28
  407a50:	bl	40a56c <__fxstatat@plt+0x717c>
  407a54:	cmp	x0, x28
  407a58:	sub	x23, x23, x28
  407a5c:	b.eq	407a1c <__fxstatat@plt+0x462c>  // b.none
  407a60:	b	407b48 <__fxstatat@plt+0x4758>
  407a64:	mov	w22, wzr
  407a68:	b	407a90 <__fxstatat@plt+0x46a0>
  407a6c:	ldr	w8, [x19, #36]
  407a70:	ldr	w0, [x19, #76]
  407a74:	ldr	x1, [x19, #112]
  407a78:	mov	x3, x23
  407a7c:	cmp	w8, #0x3
  407a80:	cset	w2, eq  // eq = none
  407a84:	bl	408a14 <__fxstatat@plt+0x5624>
  407a88:	tbz	w0, #0, 407b8c <__fxstatat@plt+0x479c>
  407a8c:	mov	w22, #0x1                   	// #1
  407a90:	sub	sp, sp, #0x20
  407a94:	ldr	w1, [x19, #76]
  407a98:	ldr	x2, [x19, #40]
  407a9c:	ldr	x3, [x19, #56]
  407aa0:	ldr	x4, [x19, #24]
  407aa4:	ldr	x6, [x19, #96]
  407aa8:	ldr	x7, [x19, #112]
  407aac:	sub	x8, x29, #0x1c
  407ab0:	str	x8, [sp, #16]
  407ab4:	sub	x8, x29, #0x18
  407ab8:	mov	w5, #0x1                   	// #1
  407abc:	mov	w0, w25
  407ac0:	stp	x26, x8, [sp]
  407ac4:	bl	4086e4 <__fxstatat@plt+0x52f4>
  407ac8:	add	sp, sp, #0x20
  407acc:	tbz	w0, #0, 407b8c <__fxstatat@plt+0x479c>
  407ad0:	ldur	x8, [x29, #-24]
  407ad4:	ldr	x10, [x19, #48]
  407ad8:	ldurb	w9, [x29, #-28]
  407adc:	add	x28, x8, x21
  407ae0:	cmp	x28, x10
  407ae4:	b.eq	407b04 <__fxstatat@plt+0x4714>  // b.none
  407ae8:	ldr	x10, [x19, #456]
  407aec:	add	w20, w20, #0x1
  407af0:	cmp	x10, x20
  407af4:	b.hi	407960 <__fxstatat@plt+0x4570>  // b.pmore
  407af8:	cmp	x8, #0x0
  407afc:	csel	w8, w22, w9, eq  // eq = none
  407b00:	b	407b18 <__fxstatat@plt+0x4728>
  407b04:	ldr	x28, [x19, #48]
  407b08:	cmp	x8, #0x0
  407b0c:	csel	w8, w22, w9, eq  // eq = none
  407b10:	mov	w9, #0x1                   	// #1
  407b14:	strb	w9, [x19, #465]
  407b18:	and	w20, w8, #0x1
  407b1c:	ldr	x0, [x19, #472]
  407b20:	bl	4030e0 <free@plt>
  407b24:	ldrb	w8, [x19, #465]
  407b28:	str	xzr, [x19, #472]
  407b2c:	str	xzr, [x19, #456]
  407b30:	cbz	w8, 407948 <__fxstatat@plt+0x4558>
  407b34:	b	407e08 <__fxstatat@plt+0x4a18>
  407b38:	mov	w20, wzr
  407b3c:	b	407c04 <__fxstatat@plt+0x4814>
  407b40:	mov	w26, #0x1                   	// #1
  407b44:	b	407d1c <__fxstatat@plt+0x492c>
  407b48:	bl	403310 <__errno_location@plt>
  407b4c:	ldr	w23, [x0]
  407b50:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407b54:	add	x1, x1, #0x601
  407b58:	mov	w2, #0x5                   	// #5
  407b5c:	mov	x0, xzr
  407b60:	bl	403270 <dcgettext@plt>
  407b64:	ldr	x2, [x19, #112]
  407b68:	mov	x28, x0
  407b6c:	mov	w1, #0x3                   	// #3
  407b70:	mov	w0, wzr
  407b74:	bl	40d790 <__fxstatat@plt+0xa3a0>
  407b78:	mov	x3, x0
  407b7c:	mov	w0, wzr
  407b80:	mov	w1, w23
  407b84:	mov	x2, x28
  407b88:	bl	402bc0 <error@plt>
  407b8c:	ldr	x0, [x19, #472]
  407b90:	bl	4030e0 <free@plt>
  407b94:	str	xzr, [x19, #472]
  407b98:	str	xzr, [x19, #456]
  407b9c:	mov	w26, wzr
  407ba0:	b	4075a4 <__fxstatat@plt+0x41b4>
  407ba4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407ba8:	add	x1, x1, #0x54a
  407bac:	mov	w2, #0x5                   	// #5
  407bb0:	mov	x0, xzr
  407bb4:	bl	403270 <dcgettext@plt>
  407bb8:	mov	x23, x0
  407bbc:	mov	w0, #0x4                   	// #4
  407bc0:	mov	x1, x22
  407bc4:	bl	40d564 <__fxstatat@plt+0xa174>
  407bc8:	mov	x3, x0
  407bcc:	mov	w0, wzr
  407bd0:	mov	w1, wzr
  407bd4:	mov	x2, x23
  407bd8:	bl	402bc0 <error@plt>
  407bdc:	mov	w8, #0x1                   	// #1
  407be0:	mov	w20, wzr
  407be4:	mov	x27, xzr
  407be8:	str	w8, [x19, #136]
  407bec:	b	4066d8 <__fxstatat@plt+0x32e8>
  407bf0:	ldr	x0, [x19, #112]
  407bf4:	mov	w1, #0x180                 	// #384
  407bf8:	bl	402dd0 <chmod@plt>
  407bfc:	cmp	w0, #0x0
  407c00:	cset	w20, eq  // eq = none
  407c04:	ldr	x8, [x19, #120]
  407c08:	ldrb	w8, [x8, #35]
  407c0c:	cbz	w8, 407c20 <__fxstatat@plt+0x4830>
  407c10:	ldr	x8, [x19, #120]
  407c14:	ldrb	w8, [x8, #40]
  407c18:	cbz	w8, 407c28 <__fxstatat@plt+0x4838>
  407c1c:	mov	w8, wzr
  407c20:	mov	w9, #0x1                   	// #1
  407c24:	b	407c3c <__fxstatat@plt+0x484c>
  407c28:	ldr	x8, [x19, #120]
  407c2c:	mov	w9, wzr
  407c30:	ldrb	w8, [x8, #41]
  407c34:	cmp	w8, #0x0
  407c38:	cset	w8, eq  // eq = none
  407c3c:	ldr	x10, [x19, #120]
  407c40:	adrp	x4, 408000 <__fxstatat@plt+0x4c10>
  407c44:	add	x4, x4, #0xc10
  407c48:	ldrb	w10, [x10, #37]
  407c4c:	cbnz	w10, 407c60 <__fxstatat@plt+0x4870>
  407c50:	ldr	x10, [x19, #120]
  407c54:	ldrb	w10, [x10, #33]
  407c58:	cmp	w10, #0x0
  407c5c:	csel	x4, xzr, x4, eq  // eq = none
  407c60:	ldr	w14, [x19, #76]
  407c64:	adrp	x10, 408000 <__fxstatat@plt+0x4c10>
  407c68:	adrp	x11, 408000 <__fxstatat@plt+0x4c10>
  407c6c:	add	x10, x10, #0xb6c
  407c70:	add	x11, x11, #0xae4
  407c74:	cmp	w9, #0x0
  407c78:	orr	w8, w9, w8
  407c7c:	adrp	x12, 408000 <__fxstatat@plt+0x4c10>
  407c80:	adrp	x13, 408000 <__fxstatat@plt+0x4c10>
  407c84:	add	x9, x19, #0x1b0
  407c88:	csel	x10, x11, x10, ne  // ne = any
  407c8c:	cmp	w8, #0x0
  407c90:	add	x12, x12, #0xc04
  407c94:	add	x13, x13, #0xc0c
  407c98:	orr	w14, w14, w25
  407c9c:	csel	x5, x9, xzr, ne  // ne = any
  407ca0:	stp	x12, x13, [x19, #440]
  407ca4:	str	x10, [x19, #432]
  407ca8:	tbnz	w14, #31, 407cc4 <__fxstatat@plt+0x48d4>
  407cac:	ldr	x0, [x19, #96]
  407cb0:	ldr	x2, [x19, #112]
  407cb4:	ldr	w3, [x19, #76]
  407cb8:	mov	w1, w25
  407cbc:	bl	403120 <attr_copy_fd@plt>
  407cc0:	b	407cd8 <__fxstatat@plt+0x48e8>
  407cc4:	ldr	x0, [x19, #96]
  407cc8:	ldr	x1, [x19, #112]
  407ccc:	mov	x2, x4
  407cd0:	mov	x3, x5
  407cd4:	bl	4031b0 <attr_copy_file@plt>
  407cd8:	cbz	w0, 407cec <__fxstatat@plt+0x48fc>
  407cdc:	ldr	x8, [x19, #120]
  407ce0:	ldrb	w8, [x8, #40]
  407ce4:	eor	w26, w8, #0x1
  407ce8:	b	407cf0 <__fxstatat@plt+0x4900>
  407cec:	mov	w26, #0x1                   	// #1
  407cf0:	cbz	w20, 407d1c <__fxstatat@plt+0x492c>
  407cf4:	ldr	w8, [x19, #152]
  407cf8:	ldr	w9, [x19, #160]
  407cfc:	bic	w1, w8, w9
  407d00:	ldr	w8, [x19, #76]
  407d04:	tbnz	w8, #31, 407d14 <__fxstatat@plt+0x4924>
  407d08:	ldr	w0, [x19, #76]
  407d0c:	bl	402eb0 <fchmod@plt>
  407d10:	b	407d1c <__fxstatat@plt+0x492c>
  407d14:	ldr	x0, [x19, #112]
  407d18:	bl	402dd0 <chmod@plt>
  407d1c:	ldr	x8, [x19, #120]
  407d20:	ldrb	w8, [x8, #30]
  407d24:	cbnz	w8, 407d30 <__fxstatat@plt+0x4940>
  407d28:	ldrb	w8, [x24]
  407d2c:	cbz	w8, 407d60 <__fxstatat@plt+0x4970>
  407d30:	ldr	x0, [x19, #96]
  407d34:	ldr	x2, [x19, #112]
  407d38:	ldr	w3, [x19, #76]
  407d3c:	ldr	w4, [x19, #64]
  407d40:	mov	w1, w25
  407d44:	bl	409438 <__fxstatat@plt+0x6048>
  407d48:	cbz	w0, 4075a4 <__fxstatat@plt+0x41b4>
  407d4c:	ldr	x8, [x19, #120]
  407d50:	ldrb	w8, [x8, #36]
  407d54:	cmp	w8, #0x0
  407d58:	csel	w26, w26, wzr, eq  // eq = none
  407d5c:	b	4075a4 <__fxstatat@plt+0x41b4>
  407d60:	ldr	x8, [x19, #120]
  407d64:	ldrb	w8, [x8, #43]
  407d68:	cbz	w8, 407d78 <__fxstatat@plt+0x4988>
  407d6c:	ldr	x8, [x19, #120]
  407d70:	ldr	w2, [x8, #16]
  407d74:	b	407dbc <__fxstatat@plt+0x49cc>
  407d78:	ldr	w8, [x19, #136]
  407d7c:	tst	w8, #0xff
  407d80:	b.eq	407e68 <__fxstatat@plt+0x4a78>  // b.none
  407d84:	ldr	x8, [x19, #120]
  407d88:	ldrb	w8, [x8, #32]
  407d8c:	cbz	w8, 407e68 <__fxstatat@plt+0x4a78>
  407d90:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  407d94:	ldr	w8, [x20, #1156]
  407d98:	cmn	w8, #0x1
  407d9c:	b.ne	407db4 <__fxstatat@plt+0x49c4>  // b.any
  407da0:	mov	w0, wzr
  407da4:	bl	4032e0 <umask@plt>
  407da8:	str	w0, [x20, #1156]
  407dac:	bl	4032e0 <umask@plt>
  407db0:	ldr	w8, [x20, #1156]
  407db4:	mov	w9, #0x1b6                 	// #438
  407db8:	bic	w2, w9, w8
  407dbc:	ldr	x0, [x19, #112]
  407dc0:	ldr	w1, [x19, #76]
  407dc4:	bl	4094e0 <__fxstatat@plt+0x60f0>
  407dc8:	cmp	w0, #0x0
  407dcc:	b	407d58 <__fxstatat@plt+0x4968>
  407dd0:	bl	403310 <__errno_location@plt>
  407dd4:	ldr	w23, [x0]
  407dd8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407ddc:	add	x1, x1, #0x5f1
  407de0:	mov	w2, #0x5                   	// #5
  407de4:	mov	x0, xzr
  407de8:	bl	403270 <dcgettext@plt>
  407dec:	ldr	x1, [x19, #96]
  407df0:	mov	x28, x0
  407df4:	mov	w0, #0x4                   	// #4
  407df8:	bl	40d564 <__fxstatat@plt+0xa174>
  407dfc:	b	407b78 <__fxstatat@plt+0x4788>
  407e00:	ldrb	w8, [x19, #465]
  407e04:	cbz	w8, 407f60 <__fxstatat@plt+0x4b70>
  407e08:	ldr	x8, [x19, #48]
  407e0c:	subs	x22, x8, x28
  407e10:	b.gt	407eb8 <__fxstatat@plt+0x4ac8>
  407e14:	tbnz	w20, #0, 407eb8 <__fxstatat@plt+0x4ac8>
  407e18:	ldr	w8, [x19, #36]
  407e1c:	cmp	w8, #0x3
  407e20:	b.ne	4076a0 <__fxstatat@plt+0x42b0>  // b.any
  407e24:	ldr	x8, [x19, #48]
  407e28:	subs	x3, x8, x28
  407e2c:	b.le	4076a0 <__fxstatat@plt+0x42b0>
  407e30:	ldr	w0, [x19, #76]
  407e34:	mov	w1, #0x3                   	// #3
  407e38:	mov	x2, x28
  407e3c:	bl	4032c0 <fallocate@plt>
  407e40:	tbz	w0, #31, 4076a0 <__fxstatat@plt+0x42b0>
  407e44:	bl	403310 <__errno_location@plt>
  407e48:	ldr	w23, [x0]
  407e4c:	cmp	w23, #0x26
  407e50:	b.eq	4076a0 <__fxstatat@plt+0x42b0>  // b.none
  407e54:	cmp	w23, #0x5f
  407e58:	b.eq	4076a0 <__fxstatat@plt+0x42b0>  // b.none
  407e5c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407e60:	add	x1, x1, #0x612
  407e64:	b	408044 <__fxstatat@plt+0x4c54>
  407e68:	ldr	w8, [x19, #160]
  407e6c:	cbz	w8, 4075a4 <__fxstatat@plt+0x41b4>
  407e70:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  407e74:	ldr	w8, [x20, #1156]
  407e78:	cmn	w8, #0x1
  407e7c:	b.ne	407e94 <__fxstatat@plt+0x4aa4>  // b.any
  407e80:	mov	w0, wzr
  407e84:	bl	4032e0 <umask@plt>
  407e88:	str	w0, [x20, #1156]
  407e8c:	bl	4032e0 <umask@plt>
  407e90:	ldr	w8, [x20, #1156]
  407e94:	ldr	w9, [x19, #160]
  407e98:	bics	wzr, w9, w8
  407e9c:	b.eq	4075a4 <__fxstatat@plt+0x41b4>  // b.none
  407ea0:	ldr	w8, [x19, #76]
  407ea4:	tbnz	w8, #31, 408064 <__fxstatat@plt+0x4c74>
  407ea8:	ldr	w0, [x19, #76]
  407eac:	ldr	w1, [x19, #152]
  407eb0:	bl	402eb0 <fchmod@plt>
  407eb4:	b	408070 <__fxstatat@plt+0x4c80>
  407eb8:	ldr	w8, [x19, #36]
  407ebc:	cmp	w8, #0x1
  407ec0:	b.ne	408024 <__fxstatat@plt+0x4c34>  // b.any
  407ec4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407ec8:	ldr	x8, [x8, #1384]
  407ecc:	cbnz	x8, 407f18 <__fxstatat@plt+0x4b28>
  407ed0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407ed4:	ldrb	w8, [x8, #1392]
  407ed8:	mov	w9, #0x20000               	// #131072
  407edc:	mov	w1, #0x1                   	// #1
  407ee0:	mov	w20, #0x1                   	// #1
  407ee4:	cmp	w8, #0x0
  407ee8:	mov	w8, #0x400                 	// #1024
  407eec:	csel	x0, x8, x9, ne  // ne = any
  407ef0:	bl	4109ec <__fxstatat@plt+0xd5fc>
  407ef4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407ef8:	str	x0, [x8, #1384]
  407efc:	cbnz	x0, 407f18 <__fxstatat@plt+0x4b28>
  407f00:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407f04:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407f08:	add	x9, x9, #0x571
  407f0c:	str	x9, [x8, #1384]
  407f10:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407f14:	strb	w20, [x8, #1392]
  407f18:	mov	w20, #0x20000               	// #131072
  407f1c:	mov	w26, #0x400                 	// #1024
  407f20:	cbz	x22, 407e18 <__fxstatat@plt+0x4a28>
  407f24:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407f28:	ldrb	w8, [x8, #1392]
  407f2c:	ldr	w0, [x19, #76]
  407f30:	cmp	w8, #0x0
  407f34:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  407f38:	ldr	x1, [x8, #1384]
  407f3c:	csel	x8, x26, x20, ne  // ne = any
  407f40:	cmp	x8, x22
  407f44:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407f48:	mov	x2, x23
  407f4c:	bl	40a56c <__fxstatat@plt+0x717c>
  407f50:	cmp	x0, x23
  407f54:	sub	x22, x22, x23
  407f58:	b.eq	407f20 <__fxstatat@plt+0x4b30>  // b.none
  407f5c:	b	408034 <__fxstatat@plt+0x4c44>
  407f60:	ldrb	w8, [x19, #464]
  407f64:	cbz	w8, 4080b8 <__fxstatat@plt+0x4cc8>
  407f68:	ldr	x8, [x19, #120]
  407f6c:	ldr	w9, [x19, #20]
  407f70:	ldr	w8, [x8, #12]
  407f74:	cmp	w9, #0x0
  407f78:	ldr	x9, [x19, #8]
  407f7c:	csel	x4, x9, xzr, ne  // ne = any
  407f80:	cmp	w8, #0x3
  407f84:	cset	w5, eq  // eq = none
  407f88:	sub	sp, sp, #0x20
  407f8c:	ldr	w1, [x19, #76]
  407f90:	ldr	x2, [x19, #40]
  407f94:	ldr	x3, [x19, #56]
  407f98:	ldr	x6, [x19, #96]
  407f9c:	ldr	x7, [x19, #112]
  407fa0:	sub	x8, x29, #0x18
  407fa4:	add	x9, x19, #0x1b0
  407fa8:	mov	x10, #0xffffffffffffffff    	// #-1
  407fac:	mov	w0, w25
  407fb0:	stp	x9, x8, [sp, #8]
  407fb4:	str	x10, [sp]
  407fb8:	bl	4086e4 <__fxstatat@plt+0x52f4>
  407fbc:	add	sp, sp, #0x20
  407fc0:	tbz	w0, #0, 40801c <__fxstatat@plt+0x4c2c>
  407fc4:	ldurb	w8, [x29, #-24]
  407fc8:	cbz	w8, 4076a0 <__fxstatat@plt+0x42b0>
  407fcc:	ldr	x1, [x19, #432]
  407fd0:	ldr	w0, [x19, #76]
  407fd4:	bl	4032a0 <ftruncate@plt>
  407fd8:	tbz	w0, #31, 4076a0 <__fxstatat@plt+0x42b0>
  407fdc:	bl	403310 <__errno_location@plt>
  407fe0:	ldr	w23, [x0]
  407fe4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407fe8:	add	x1, x1, #0x5ab
  407fec:	mov	w2, #0x5                   	// #5
  407ff0:	mov	x0, xzr
  407ff4:	bl	403270 <dcgettext@plt>
  407ff8:	ldr	x1, [x19, #112]
  407ffc:	mov	x28, x0
  408000:	mov	w0, #0x4                   	// #4
  408004:	bl	40d564 <__fxstatat@plt+0xa174>
  408008:	mov	x3, x0
  40800c:	mov	w0, wzr
  408010:	mov	w1, w23
  408014:	mov	x2, x28
  408018:	bl	402bc0 <error@plt>
  40801c:	mov	w26, wzr
  408020:	b	4075a4 <__fxstatat@plt+0x41b4>
  408024:	ldr	w0, [x19, #76]
  408028:	ldr	x1, [x19, #48]
  40802c:	bl	4032a0 <ftruncate@plt>
  408030:	cbz	w0, 407e18 <__fxstatat@plt+0x4a28>
  408034:	bl	403310 <__errno_location@plt>
  408038:	ldr	w23, [x0]
  40803c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408040:	add	x1, x1, #0x5ab
  408044:	mov	w2, #0x5                   	// #5
  408048:	mov	x0, xzr
  40804c:	bl	403270 <dcgettext@plt>
  408050:	ldr	x1, [x19, #112]
  408054:	mov	x28, x0
  408058:	mov	w0, #0x4                   	// #4
  40805c:	bl	40d564 <__fxstatat@plt+0xa174>
  408060:	b	4080e8 <__fxstatat@plt+0x4cf8>
  408064:	ldr	x0, [x19, #112]
  408068:	ldr	w1, [x19, #152]
  40806c:	bl	402dd0 <chmod@plt>
  408070:	cbz	w0, 4075a4 <__fxstatat@plt+0x41b4>
  408074:	bl	403310 <__errno_location@plt>
  408078:	ldr	w23, [x0]
  40807c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408080:	add	x1, x1, #0x3ef
  408084:	mov	w2, #0x5                   	// #5
  408088:	mov	x0, xzr
  40808c:	bl	403270 <dcgettext@plt>
  408090:	ldr	x1, [x19, #112]
  408094:	mov	x28, x0
  408098:	mov	w0, #0x4                   	// #4
  40809c:	bl	40d564 <__fxstatat@plt+0xa174>
  4080a0:	mov	x3, x0
  4080a4:	mov	w0, wzr
  4080a8:	mov	w1, w23
  4080ac:	mov	x2, x28
  4080b0:	bl	402bc0 <error@plt>
  4080b4:	b	407d4c <__fxstatat@plt+0x495c>
  4080b8:	bl	403310 <__errno_location@plt>
  4080bc:	ldr	w23, [x0]
  4080c0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4080c4:	add	x1, x1, #0x5d2
  4080c8:	mov	w2, #0x5                   	// #5
  4080cc:	mov	x0, xzr
  4080d0:	bl	403270 <dcgettext@plt>
  4080d4:	ldr	x2, [x19, #96]
  4080d8:	mov	x28, x0
  4080dc:	mov	w1, #0x3                   	// #3
  4080e0:	mov	w0, wzr
  4080e4:	bl	40d790 <__fxstatat@plt+0xa3a0>
  4080e8:	mov	x3, x0
  4080ec:	mov	w0, wzr
  4080f0:	mov	w1, w23
  4080f4:	mov	x2, x28
  4080f8:	bl	402bc0 <error@plt>
  4080fc:	mov	w26, wzr
  408100:	b	4075a4 <__fxstatat@plt+0x41b4>
  408104:	stp	x29, x30, [sp, #-32]!
  408108:	movi	v0.2d, #0x0
  40810c:	str	x19, [sp, #16]
  408110:	mov	x29, sp
  408114:	mov	x19, x0
  408118:	stp	q0, q0, [x0, #48]
  40811c:	stp	q0, q0, [x0, #16]
  408120:	str	q0, [x0]
  408124:	bl	402c00 <geteuid@plt>
  408128:	cmp	w0, #0x0
  40812c:	mov	w8, #0xffffffff            	// #-1
  408130:	cset	w9, eq  // eq = none
  408134:	strb	w9, [x19, #27]
  408138:	strb	w9, [x19, #26]
  40813c:	str	w8, [x19, #52]
  408140:	ldr	x19, [sp, #16]
  408144:	ldp	x29, x30, [sp], #32
  408148:	ret
  40814c:	stp	x29, x30, [sp, #-32]!
  408150:	str	x19, [sp, #16]
  408154:	mov	x29, sp
  408158:	mov	x19, x0
  40815c:	bl	403310 <__errno_location@plt>
  408160:	ldr	w8, [x0]
  408164:	cmp	w8, #0x16
  408168:	b.eq	408174 <__fxstatat@plt+0x4d84>  // b.none
  40816c:	cmp	w8, #0x1
  408170:	b.ne	408184 <__fxstatat@plt+0x4d94>  // b.any
  408174:	ldrb	w8, [x19, #26]
  408178:	cmp	w8, #0x0
  40817c:	cset	w0, eq  // eq = none
  408180:	b	408188 <__fxstatat@plt+0x4d98>
  408184:	mov	w0, wzr
  408188:	ldr	x19, [sp, #16]
  40818c:	ldp	x29, x30, [sp], #32
  408190:	ret
  408194:	stp	x29, x30, [sp, #-32]!
  408198:	str	x19, [sp, #16]
  40819c:	adrp	x19, 426000 <__fxstatat@plt+0x22c10>
  4081a0:	ldr	w0, [x19, #1156]
  4081a4:	mov	x29, sp
  4081a8:	cmn	w0, #0x1
  4081ac:	b.ne	4081c4 <__fxstatat@plt+0x4dd4>  // b.any
  4081b0:	mov	w0, wzr
  4081b4:	bl	4032e0 <umask@plt>
  4081b8:	str	w0, [x19, #1156]
  4081bc:	bl	4032e0 <umask@plt>
  4081c0:	ldr	w0, [x19, #1156]
  4081c4:	ldr	x19, [sp, #16]
  4081c8:	ldp	x29, x30, [sp], #32
  4081cc:	ret
  4081d0:	stp	x29, x30, [sp, #-48]!
  4081d4:	stp	x20, x19, [sp, #32]
  4081d8:	mov	x19, x1
  4081dc:	mov	x20, x0
  4081e0:	tst	w4, #0x1
  4081e4:	mov	w8, #0x400                 	// #1024
  4081e8:	stp	x22, x21, [sp, #16]
  4081ec:	mov	w22, w3
  4081f0:	csel	w4, w8, wzr, ne  // ne = any
  4081f4:	and	w5, w2, #0x1
  4081f8:	mov	w0, #0xffffff9c            	// #-100
  4081fc:	mov	w2, #0xffffff9c            	// #-100
  408200:	mov	w6, #0xffffffff            	// #-1
  408204:	mov	x1, x20
  408208:	mov	x3, x19
  40820c:	mov	x29, sp
  408210:	bl	40911c <__fxstatat@plt+0x5d2c>
  408214:	mov	w21, w0
  408218:	cmp	w0, #0x1
  40821c:	b.lt	40827c <__fxstatat@plt+0x4e8c>  // b.tstop
  408220:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408224:	add	x1, x1, #0x436
  408228:	mov	w2, #0x5                   	// #5
  40822c:	mov	x0, xzr
  408230:	bl	403270 <dcgettext@plt>
  408234:	mov	x22, x0
  408238:	mov	w1, #0x4                   	// #4
  40823c:	mov	w0, wzr
  408240:	mov	x2, x19
  408244:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  408248:	mov	x19, x0
  40824c:	mov	w0, #0x1                   	// #1
  408250:	mov	w1, #0x4                   	// #4
  408254:	mov	x2, x20
  408258:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  40825c:	mov	x4, x0
  408260:	mov	w0, wzr
  408264:	mov	w1, w21
  408268:	mov	x2, x22
  40826c:	mov	x3, x19
  408270:	bl	402bc0 <error@plt>
  408274:	mov	w20, wzr
  408278:	b	4082c0 <__fxstatat@plt+0x4ed0>
  40827c:	mov	w20, #0x1                   	// #1
  408280:	cbz	w21, 4082c0 <__fxstatat@plt+0x4ed0>
  408284:	tbz	w22, #0, 4082c0 <__fxstatat@plt+0x4ed0>
  408288:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40828c:	add	x1, x1, #0x111
  408290:	mov	w2, #0x5                   	// #5
  408294:	mov	x0, xzr
  408298:	bl	403270 <dcgettext@plt>
  40829c:	mov	x21, x0
  4082a0:	mov	w0, #0x4                   	// #4
  4082a4:	mov	x1, x19
  4082a8:	bl	40d564 <__fxstatat@plt+0xa174>
  4082ac:	mov	x2, x0
  4082b0:	mov	w0, #0x1                   	// #1
  4082b4:	mov	x1, x21
  4082b8:	mov	w20, #0x1                   	// #1
  4082bc:	bl	402e50 <__printf_chk@plt>
  4082c0:	mov	w0, w20
  4082c4:	ldp	x20, x19, [sp, #32]
  4082c8:	ldp	x22, x21, [sp, #16]
  4082cc:	ldp	x29, x30, [sp], #48
  4082d0:	ret
  4082d4:	sub	sp, sp, #0x50
  4082d8:	stp	x29, x30, [sp, #16]
  4082dc:	stp	x24, x23, [sp, #32]
  4082e0:	stp	x22, x21, [sp, #48]
  4082e4:	stp	x20, x19, [sp, #64]
  4082e8:	ldr	w8, [x2, #16]
  4082ec:	mov	x19, x1
  4082f0:	add	x29, sp, #0x10
  4082f4:	and	w8, w8, #0xf000
  4082f8:	cmp	w8, #0xa, lsl #12
  4082fc:	b.eq	408350 <__fxstatat@plt+0x4f60>  // b.none
  408300:	mov	x20, x2
  408304:	mov	x22, x0
  408308:	bl	410020 <__fxstatat@plt+0xcc30>
  40830c:	tbnz	w0, #0, 408350 <__fxstatat@plt+0x4f60>
  408310:	mov	w1, #0x2                   	// #2
  408314:	mov	x0, x19
  408318:	bl	402cd0 <euidaccess@plt>
  40831c:	cbz	w0, 408350 <__fxstatat@plt+0x4f60>
  408320:	ldr	w0, [x20, #16]
  408324:	add	x1, sp, #0x4
  408328:	add	x24, sp, #0x4
  40832c:	bl	40a2b0 <__fxstatat@plt+0x6ec0>
  408330:	strb	wzr, [sp, #14]
  408334:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  408338:	ldrb	w9, [x22, #24]
  40833c:	ldr	x21, [x8, #1280]
  408340:	cbz	w9, 4083bc <__fxstatat@plt+0x4fcc>
  408344:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408348:	add	x1, x1, #0x457
  40834c:	b	4083e0 <__fxstatat@plt+0x4ff0>
  408350:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  408354:	ldr	x20, [x8, #1280]
  408358:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40835c:	add	x1, x1, #0x4b5
  408360:	mov	w2, #0x5                   	// #5
  408364:	mov	x0, xzr
  408368:	bl	403270 <dcgettext@plt>
  40836c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408370:	ldr	x21, [x8, #2464]
  408374:	mov	x22, x0
  408378:	mov	w0, #0x4                   	// #4
  40837c:	mov	x1, x19
  408380:	bl	40d564 <__fxstatat@plt+0xa174>
  408384:	mov	x4, x0
  408388:	mov	w1, #0x1                   	// #1
  40838c:	mov	x0, x20
  408390:	mov	x2, x22
  408394:	mov	x3, x21
  408398:	bl	403050 <__fprintf_chk@plt>
  40839c:	bl	41096c <__fxstatat@plt+0xd57c>
  4083a0:	ldp	x20, x19, [sp, #64]
  4083a4:	ldp	x22, x21, [sp, #48]
  4083a8:	ldp	x24, x23, [sp, #32]
  4083ac:	ldp	x29, x30, [sp, #16]
  4083b0:	and	w0, w0, #0x1
  4083b4:	add	sp, sp, #0x50
  4083b8:	ret
  4083bc:	ldrb	w8, [x22, #21]
  4083c0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4083c4:	add	x1, x1, #0x457
  4083c8:	cbnz	w8, 4083e0 <__fxstatat@plt+0x4ff0>
  4083cc:	ldrb	w8, [x22, #22]
  4083d0:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  4083d4:	add	x9, x9, #0x484
  4083d8:	cmp	w8, #0x0
  4083dc:	csel	x1, x9, x1, eq  // eq = none
  4083e0:	mov	w2, #0x5                   	// #5
  4083e4:	mov	x0, xzr
  4083e8:	bl	403270 <dcgettext@plt>
  4083ec:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4083f0:	ldr	x22, [x8, #2464]
  4083f4:	mov	x23, x0
  4083f8:	mov	w0, #0x4                   	// #4
  4083fc:	mov	x1, x19
  408400:	bl	40d564 <__fxstatat@plt+0xa174>
  408404:	ldr	w8, [x20, #16]
  408408:	mov	x4, x0
  40840c:	orr	x6, x24, #0x1
  408410:	mov	w1, #0x1                   	// #1
  408414:	and	x5, x8, #0xfff
  408418:	mov	x0, x21
  40841c:	mov	x2, x23
  408420:	mov	x3, x22
  408424:	bl	403050 <__fprintf_chk@plt>
  408428:	b	40839c <__fxstatat@plt+0x4fac>
  40842c:	stp	x29, x30, [sp, #-48]!
  408430:	stp	x20, x19, [sp, #32]
  408434:	mov	x19, x2
  408438:	mov	x20, x1
  40843c:	mov	x2, x0
  408440:	mov	w1, #0x4                   	// #4
  408444:	mov	w0, wzr
  408448:	str	x21, [sp, #16]
  40844c:	mov	x29, sp
  408450:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  408454:	mov	x21, x0
  408458:	mov	w0, #0x1                   	// #1
  40845c:	mov	w1, #0x4                   	// #4
  408460:	mov	x2, x20
  408464:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  408468:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40846c:	mov	x3, x0
  408470:	add	x1, x1, #0x81
  408474:	mov	w0, #0x1                   	// #1
  408478:	mov	x2, x21
  40847c:	bl	402e50 <__printf_chk@plt>
  408480:	cbz	x19, 4084b8 <__fxstatat@plt+0x50c8>
  408484:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408488:	add	x1, x1, #0x4c8
  40848c:	mov	w2, #0x5                   	// #5
  408490:	mov	x0, xzr
  408494:	bl	403270 <dcgettext@plt>
  408498:	mov	x20, x0
  40849c:	mov	w0, #0x4                   	// #4
  4084a0:	mov	x1, x19
  4084a4:	bl	40d564 <__fxstatat@plt+0xa174>
  4084a8:	mov	x2, x0
  4084ac:	mov	w0, #0x1                   	// #1
  4084b0:	mov	x1, x20
  4084b4:	bl	402e50 <__printf_chk@plt>
  4084b8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4084bc:	ldr	x0, [x8, #1304]
  4084c0:	ldp	x8, x9, [x0, #40]
  4084c4:	cmp	x8, x9
  4084c8:	b.cs	4084ec <__fxstatat@plt+0x50fc>  // b.hs, b.nlast
  4084cc:	add	x9, x8, #0x1
  4084d0:	mov	w10, #0xa                   	// #10
  4084d4:	str	x9, [x0, #40]
  4084d8:	strb	w10, [x8]
  4084dc:	ldp	x20, x19, [sp, #32]
  4084e0:	ldr	x21, [sp, #16]
  4084e4:	ldp	x29, x30, [sp], #48
  4084e8:	ret
  4084ec:	ldp	x20, x19, [sp, #32]
  4084f0:	ldr	x21, [sp, #16]
  4084f4:	mov	w1, #0xa                   	// #10
  4084f8:	ldp	x29, x30, [sp], #48
  4084fc:	b	402fe0 <__overflow@plt>
  408500:	stp	x29, x30, [sp, #-64]!
  408504:	stp	x24, x23, [sp, #16]
  408508:	stp	x22, x21, [sp, #32]
  40850c:	stp	x20, x19, [sp, #48]
  408510:	ldp	w22, w21, [x3, #24]
  408514:	mov	w23, w2
  408518:	mov	x20, x1
  40851c:	mov	x19, x0
  408520:	mov	x29, sp
  408524:	tbnz	w4, #0, 4085d0 <__fxstatat@plt+0x51e0>
  408528:	ldrb	w8, [x19, #30]
  40852c:	cbnz	w8, 408538 <__fxstatat@plt+0x5148>
  408530:	ldrb	w8, [x19, #24]
  408534:	cbz	w8, 4085c0 <__fxstatat@plt+0x51d0>
  408538:	add	x8, x3, #0x10
  40853c:	ldr	w9, [x5, #16]
  408540:	ldr	w8, [x8]
  408544:	mov	x0, x20
  408548:	mov	w1, w23
  40854c:	and	w8, w9, w8
  408550:	and	w2, w8, #0x1c0
  408554:	bl	40c260 <__fxstatat@plt+0x8e70>
  408558:	cbz	w0, 4085d0 <__fxstatat@plt+0x51e0>
  40855c:	bl	403310 <__errno_location@plt>
  408560:	ldr	w21, [x0]
  408564:	cmp	w21, #0x16
  408568:	b.eq	408574 <__fxstatat@plt+0x5184>  // b.none
  40856c:	cmp	w21, #0x1
  408570:	b.ne	40857c <__fxstatat@plt+0x518c>  // b.any
  408574:	ldrb	w8, [x19, #27]
  408578:	cbz	w8, 4085b4 <__fxstatat@plt+0x51c4>
  40857c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408580:	add	x1, x1, #0x692
  408584:	mov	w2, #0x5                   	// #5
  408588:	mov	x0, xzr
  40858c:	bl	403270 <dcgettext@plt>
  408590:	mov	x22, x0
  408594:	mov	w0, #0x4                   	// #4
  408598:	mov	x1, x20
  40859c:	bl	40d564 <__fxstatat@plt+0xa174>
  4085a0:	mov	x3, x0
  4085a4:	mov	w0, wzr
  4085a8:	mov	w1, w21
  4085ac:	mov	x2, x22
  4085b0:	bl	402bc0 <error@plt>
  4085b4:	ldrb	w8, [x19, #36]
  4085b8:	neg	w0, w8
  4085bc:	b	4086d0 <__fxstatat@plt+0x52e0>
  4085c0:	ldrb	w8, [x19, #43]
  4085c4:	cbz	w8, 4085d0 <__fxstatat@plt+0x51e0>
  4085c8:	add	x8, x19, #0x10
  4085cc:	b	40853c <__fxstatat@plt+0x514c>
  4085d0:	cmn	w23, #0x1
  4085d4:	b.eq	408620 <__fxstatat@plt+0x5230>  // b.none
  4085d8:	mov	w0, w23
  4085dc:	mov	w1, w22
  4085e0:	mov	w2, w21
  4085e4:	bl	403390 <fchown@plt>
  4085e8:	cbz	w0, 4086c4 <__fxstatat@plt+0x52d4>
  4085ec:	bl	403310 <__errno_location@plt>
  4085f0:	ldr	w22, [x0]
  4085f4:	mov	x24, x0
  4085f8:	cmp	w22, #0x16
  4085fc:	b.eq	408608 <__fxstatat@plt+0x5218>  // b.none
  408600:	cmp	w22, #0x1
  408604:	b.ne	408664 <__fxstatat@plt+0x5274>  // b.any
  408608:	mov	w1, #0xffffffff            	// #-1
  40860c:	mov	w0, w23
  408610:	mov	w2, w21
  408614:	bl	403390 <fchown@plt>
  408618:	str	w22, [x24]
  40861c:	b	408664 <__fxstatat@plt+0x5274>
  408620:	mov	x0, x20
  408624:	mov	w1, w22
  408628:	mov	w2, w21
  40862c:	bl	4030a0 <lchown@plt>
  408630:	cbz	w0, 4086c4 <__fxstatat@plt+0x52d4>
  408634:	bl	403310 <__errno_location@plt>
  408638:	ldr	w22, [x0]
  40863c:	mov	x23, x0
  408640:	cmp	w22, #0x16
  408644:	b.eq	408650 <__fxstatat@plt+0x5260>  // b.none
  408648:	cmp	w22, #0x1
  40864c:	b.ne	408664 <__fxstatat@plt+0x5274>  // b.any
  408650:	mov	w1, #0xffffffff            	// #-1
  408654:	mov	x0, x20
  408658:	mov	w2, w21
  40865c:	bl	4030a0 <lchown@plt>
  408660:	str	w22, [x23]
  408664:	cmp	w22, #0x16
  408668:	b.eq	408674 <__fxstatat@plt+0x5284>  // b.none
  40866c:	cmp	w22, #0x1
  408670:	b.ne	40867c <__fxstatat@plt+0x528c>  // b.any
  408674:	ldrb	w8, [x19, #26]
  408678:	cbz	w8, 4086cc <__fxstatat@plt+0x52dc>
  40867c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408680:	add	x1, x1, #0x39a
  408684:	mov	w2, #0x5                   	// #5
  408688:	mov	x0, xzr
  40868c:	bl	403270 <dcgettext@plt>
  408690:	mov	x21, x0
  408694:	mov	w0, #0x4                   	// #4
  408698:	mov	x1, x20
  40869c:	bl	40d564 <__fxstatat@plt+0xa174>
  4086a0:	mov	x3, x0
  4086a4:	mov	w0, wzr
  4086a8:	mov	w1, w22
  4086ac:	mov	x2, x21
  4086b0:	bl	402bc0 <error@plt>
  4086b4:	ldrb	w8, [x19, #36]
  4086b8:	cbz	w8, 4086cc <__fxstatat@plt+0x52dc>
  4086bc:	mov	w0, #0xffffffff            	// #-1
  4086c0:	b	4086d0 <__fxstatat@plt+0x52e0>
  4086c4:	mov	w0, #0x1                   	// #1
  4086c8:	b	4086d0 <__fxstatat@plt+0x52e0>
  4086cc:	mov	w0, wzr
  4086d0:	ldp	x20, x19, [sp, #48]
  4086d4:	ldp	x22, x21, [sp, #32]
  4086d8:	ldp	x24, x23, [sp, #16]
  4086dc:	ldp	x29, x30, [sp], #64
  4086e0:	ret
  4086e4:	sub	sp, sp, #0xc0
  4086e8:	stp	x29, x30, [sp, #96]
  4086ec:	add	x29, sp, #0x60
  4086f0:	stp	x28, x27, [sp, #112]
  4086f4:	stp	x26, x25, [sp, #128]
  4086f8:	ldp	x26, x8, [x29, #104]
  4086fc:	ldr	x27, [x29, #96]
  408700:	stp	x24, x23, [sp, #144]
  408704:	stp	x22, x21, [sp, #160]
  408708:	stp	x20, x19, [sp, #176]
  40870c:	stur	x7, [x29, #-24]
  408710:	stur	w5, [x29, #-28]
  408714:	stur	w1, [x29, #-12]
  408718:	str	x8, [sp, #40]
  40871c:	strb	wzr, [x8]
  408720:	str	xzr, [x26]
  408724:	cbz	x27, 40893c <__fxstatat@plt+0x554c>
  408728:	cmp	x4, #0x0
  40872c:	mov	x22, x4
  408730:	mov	x21, x3
  408734:	mov	x23, x2
  408738:	mov	w25, w0
  40873c:	mov	w24, wzr
  408740:	mov	x19, xzr
  408744:	csel	x8, x4, x3, ne  // ne = any
  408748:	str	x6, [sp]
  40874c:	stur	x8, [x29, #-40]
  408750:	stp	x2, x3, [sp, #24]
  408754:	str	w0, [sp, #20]
  408758:	str	x26, [sp, #8]
  40875c:	cmp	x27, x21
  408760:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  408764:	mov	w0, w25
  408768:	mov	x1, x23
  40876c:	bl	403230 <read@plt>
  408770:	tbnz	x0, #63, 4088e4 <__fxstatat@plt+0x54f4>
  408774:	mov	x28, x0
  408778:	cbz	x0, 40891c <__fxstatat@plt+0x552c>
  40877c:	ldr	x8, [x26]
  408780:	sub	x27, x27, x28
  408784:	str	x27, [sp, #48]
  408788:	ldur	x27, [x29, #-40]
  40878c:	add	x8, x8, x28
  408790:	mov	x25, x23
  408794:	str	x8, [x26]
  408798:	stur	x23, [x29, #-8]
  40879c:	b	4087bc <__fxstatat@plt+0x53cc>
  4087a0:	mov	x19, x21
  4087a4:	stur	x25, [x29, #-8]
  4087a8:	mov	x22, x20
  4087ac:	subs	x28, x28, x21
  4087b0:	add	x25, x25, x21
  4087b4:	mov	x27, x21
  4087b8:	b.eq	4088fc <__fxstatat@plt+0x550c>  // b.none
  4087bc:	cmp	x27, x28
  4087c0:	mov	w26, w24
  4087c4:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  4087c8:	cbz	x22, 408824 <__fxstatat@plt+0x5434>
  4087cc:	mov	w24, w26
  4087d0:	cbz	x21, 408824 <__fxstatat@plt+0x5434>
  4087d4:	add	x8, x21, #0xf
  4087d8:	and	x9, x8, #0xf
  4087dc:	orr	x8, x8, #0xfffffffffffffff0
  4087e0:	add	x9, x9, x25
  4087e4:	eor	x8, x8, #0xf
  4087e8:	add	x1, x9, #0x1
  4087ec:	add	x2, x8, x21
  4087f0:	sub	x8, x21, #0x1
  4087f4:	mov	x9, x25
  4087f8:	ldrb	w10, [x9]
  4087fc:	cbnz	w10, 4088d4 <__fxstatat@plt+0x54e4>
  408800:	cbz	x8, 4088dc <__fxstatat@plt+0x54ec>
  408804:	add	x9, x9, #0x1
  408808:	and	x10, x8, #0xf
  40880c:	sub	x8, x8, #0x1
  408810:	cbnz	x10, 4087f8 <__fxstatat@plt+0x5408>
  408814:	mov	x0, x25
  408818:	bl	402ee0 <bcmp@plt>
  40881c:	cmp	w0, #0x0
  408820:	cset	w24, eq  // eq = none
  408824:	cmp	x21, #0x0
  408828:	cset	w9, ne  // ne = any
  40882c:	cmp	x27, x28
  408830:	cset	w10, cc  // cc = lo, ul, last
  408834:	cmp	x19, #0x0
  408838:	eor	w8, w26, w24
  40883c:	cset	w11, ne  // ne = any
  408840:	and	w27, w11, w8
  408844:	orr	w8, w10, w24
  408848:	and	w23, w9, w8
  40884c:	tbnz	w27, #0, 40886c <__fxstatat@plt+0x547c>
  408850:	cbz	w23, 40886c <__fxstatat@plt+0x547c>
  408854:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408858:	sub	x8, x8, x21
  40885c:	cmp	x19, x8
  408860:	b.hi	408944 <__fxstatat@plt+0x5554>  // b.pmore
  408864:	add	x19, x21, x19
  408868:	b	4087ac <__fxstatat@plt+0x53bc>
  40886c:	cmp	w27, #0x0
  408870:	mov	x20, x22
  408874:	csel	x22, xzr, x21, ne  // ne = any
  408878:	add	x19, x22, x19
  40887c:	tbz	w26, #0, 4088a0 <__fxstatat@plt+0x54b0>
  408880:	ldur	w8, [x29, #-28]
  408884:	ldur	w0, [x29, #-12]
  408888:	ldur	x1, [x29, #-24]
  40888c:	mov	x3, x19
  408890:	and	w2, w8, #0x1
  408894:	bl	408a14 <__fxstatat@plt+0x5624>
  408898:	tbnz	w0, #0, 4088b8 <__fxstatat@plt+0x54c8>
  40889c:	b	4089bc <__fxstatat@plt+0x55cc>
  4088a0:	ldur	w0, [x29, #-12]
  4088a4:	ldur	x1, [x29, #-8]
  4088a8:	mov	x2, x19
  4088ac:	bl	40a56c <__fxstatat@plt+0x717c>
  4088b0:	cmp	x0, x19
  4088b4:	b.ne	40897c <__fxstatat@plt+0x558c>  // b.any
  4088b8:	tbnz	w23, #0, 4087a0 <__fxstatat@plt+0x53b0>
  4088bc:	cmp	x21, #0x0
  4088c0:	csel	x28, x28, xzr, ne  // ne = any
  4088c4:	cmp	w27, #0x0
  4088c8:	csel	x19, x21, xzr, ne  // ne = any
  4088cc:	mov	x21, x22
  4088d0:	b	4087a4 <__fxstatat@plt+0x53b4>
  4088d4:	mov	w24, wzr
  4088d8:	b	408824 <__fxstatat@plt+0x5434>
  4088dc:	mov	w24, #0x1                   	// #1
  4088e0:	b	408824 <__fxstatat@plt+0x5434>
  4088e4:	bl	403310 <__errno_location@plt>
  4088e8:	ldr	w20, [x0]
  4088ec:	cmp	w20, #0x4
  4088f0:	b.ne	4089e0 <__fxstatat@plt+0x55f0>  // b.any
  4088f4:	cbnz	x27, 40875c <__fxstatat@plt+0x536c>
  4088f8:	b	40891c <__fxstatat@plt+0x552c>
  4088fc:	ldp	x21, x9, [sp, #32]
  408900:	ldr	x23, [sp, #24]
  408904:	ldr	w25, [sp, #20]
  408908:	ldr	x26, [sp, #8]
  40890c:	ldr	x27, [sp, #48]
  408910:	and	w8, w24, #0x1
  408914:	strb	w8, [x9]
  408918:	cbnz	x27, 40875c <__fxstatat@plt+0x536c>
  40891c:	tbz	w24, #0, 40893c <__fxstatat@plt+0x554c>
  408920:	ldur	w8, [x29, #-28]
  408924:	ldur	w0, [x29, #-12]
  408928:	ldur	x1, [x29, #-24]
  40892c:	mov	x3, x19
  408930:	and	w2, w8, #0x1
  408934:	bl	408a14 <__fxstatat@plt+0x5624>
  408938:	tbz	w0, #0, 4089bc <__fxstatat@plt+0x55cc>
  40893c:	mov	w0, #0x1                   	// #1
  408940:	b	4089c0 <__fxstatat@plt+0x55d0>
  408944:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408948:	add	x1, x1, #0x64a
  40894c:	mov	w2, #0x5                   	// #5
  408950:	mov	x0, xzr
  408954:	bl	403270 <dcgettext@plt>
  408958:	ldr	x1, [sp]
  40895c:	mov	x19, x0
  408960:	mov	w0, #0x4                   	// #4
  408964:	bl	40d564 <__fxstatat@plt+0xa174>
  408968:	mov	x3, x0
  40896c:	mov	w0, wzr
  408970:	mov	w1, wzr
  408974:	mov	x2, x19
  408978:	b	4089b8 <__fxstatat@plt+0x55c8>
  40897c:	bl	403310 <__errno_location@plt>
  408980:	ldr	w20, [x0]
  408984:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408988:	add	x1, x1, #0x639
  40898c:	mov	w2, #0x5                   	// #5
  408990:	mov	x0, xzr
  408994:	bl	403270 <dcgettext@plt>
  408998:	ldur	x1, [x29, #-24]
  40899c:	mov	x21, x0
  4089a0:	mov	w0, #0x4                   	// #4
  4089a4:	bl	40d564 <__fxstatat@plt+0xa174>
  4089a8:	mov	x3, x0
  4089ac:	mov	w0, wzr
  4089b0:	mov	w1, w20
  4089b4:	mov	x2, x21
  4089b8:	bl	402bc0 <error@plt>
  4089bc:	mov	w0, wzr
  4089c0:	ldp	x20, x19, [sp, #176]
  4089c4:	ldp	x22, x21, [sp, #160]
  4089c8:	ldp	x24, x23, [sp, #144]
  4089cc:	ldp	x26, x25, [sp, #128]
  4089d0:	ldp	x28, x27, [sp, #112]
  4089d4:	ldp	x29, x30, [sp, #96]
  4089d8:	add	sp, sp, #0xc0
  4089dc:	ret
  4089e0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4089e4:	add	x1, x1, #0x628
  4089e8:	mov	w2, #0x5                   	// #5
  4089ec:	mov	x0, xzr
  4089f0:	bl	403270 <dcgettext@plt>
  4089f4:	ldr	x1, [sp]
  4089f8:	mov	x19, x0
  4089fc:	mov	w0, #0x4                   	// #4
  408a00:	bl	40d564 <__fxstatat@plt+0xa174>
  408a04:	mov	x3, x0
  408a08:	mov	w0, wzr
  408a0c:	mov	w1, w20
  408a10:	b	408974 <__fxstatat@plt+0x5584>
  408a14:	stp	x29, x30, [sp, #-48]!
  408a18:	stp	x22, x21, [sp, #16]
  408a1c:	stp	x20, x19, [sp, #32]
  408a20:	mov	w22, w2
  408a24:	mov	x19, x1
  408a28:	mov	w2, #0x1                   	// #1
  408a2c:	mov	x1, x3
  408a30:	mov	x29, sp
  408a34:	mov	x20, x3
  408a38:	mov	w21, w0
  408a3c:	bl	402d00 <lseek@plt>
  408a40:	tbnz	x0, #63, 408a68 <__fxstatat@plt+0x5678>
  408a44:	tbz	w22, #0, 408a60 <__fxstatat@plt+0x5670>
  408a48:	sub	x2, x0, x20
  408a4c:	mov	w1, #0x3                   	// #3
  408a50:	mov	w0, w21
  408a54:	mov	x3, x20
  408a58:	bl	4032c0 <fallocate@plt>
  408a5c:	tbnz	w0, #31, 408abc <__fxstatat@plt+0x56cc>
  408a60:	mov	w0, #0x1                   	// #1
  408a64:	b	408aac <__fxstatat@plt+0x56bc>
  408a68:	bl	403310 <__errno_location@plt>
  408a6c:	ldr	w20, [x0]
  408a70:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408a74:	add	x1, x1, #0x5f1
  408a78:	mov	w2, #0x5                   	// #5
  408a7c:	mov	x0, xzr
  408a80:	bl	403270 <dcgettext@plt>
  408a84:	mov	x21, x0
  408a88:	mov	w0, #0x4                   	// #4
  408a8c:	mov	x1, x19
  408a90:	bl	40d564 <__fxstatat@plt+0xa174>
  408a94:	mov	x3, x0
  408a98:	mov	w0, wzr
  408a9c:	mov	w1, w20
  408aa0:	mov	x2, x21
  408aa4:	bl	402bc0 <error@plt>
  408aa8:	mov	w0, wzr
  408aac:	ldp	x20, x19, [sp, #32]
  408ab0:	ldp	x22, x21, [sp, #16]
  408ab4:	ldp	x29, x30, [sp], #48
  408ab8:	ret
  408abc:	bl	403310 <__errno_location@plt>
  408ac0:	ldr	w20, [x0]
  408ac4:	mov	w0, #0x1                   	// #1
  408ac8:	cmp	w20, #0x26
  408acc:	b.eq	408aac <__fxstatat@plt+0x56bc>  // b.none
  408ad0:	cmp	w20, #0x5f
  408ad4:	b.eq	408aac <__fxstatat@plt+0x56bc>  // b.none
  408ad8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408adc:	add	x1, x1, #0x612
  408ae0:	b	408a78 <__fxstatat@plt+0x5688>
  408ae4:	sub	sp, sp, #0x110
  408ae8:	stp	x29, x30, [sp, #240]
  408aec:	add	x29, sp, #0xf0
  408af0:	stp	x28, x19, [sp, #256]
  408af4:	mov	x19, x1
  408af8:	stp	x2, x3, [x29, #-112]
  408afc:	stp	x4, x5, [x29, #-96]
  408b00:	stp	x6, x7, [x29, #-80]
  408b04:	stp	q1, q2, [sp, #16]
  408b08:	stp	q3, q4, [sp, #48]
  408b0c:	str	q0, [sp]
  408b10:	stp	q5, q6, [sp, #80]
  408b14:	str	q7, [sp, #112]
  408b18:	bl	403310 <__errno_location@plt>
  408b1c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408b20:	mov	x9, sp
  408b24:	movk	x8, #0xff80, lsl #32
  408b28:	sub	x10, x29, #0x70
  408b2c:	add	x9, x9, #0x80
  408b30:	ldr	w1, [x0]
  408b34:	stp	x9, x8, [x29, #-16]
  408b38:	add	x8, x29, #0x20
  408b3c:	add	x9, x10, #0x30
  408b40:	stp	x8, x9, [x29, #-32]
  408b44:	ldp	q0, q1, [x29, #-32]
  408b48:	sub	x3, x29, #0x40
  408b4c:	mov	w0, wzr
  408b50:	mov	x2, x19
  408b54:	stp	q0, q1, [x29, #-64]
  408b58:	bl	40f840 <__fxstatat@plt+0xc450>
  408b5c:	ldp	x28, x19, [sp, #256]
  408b60:	ldp	x29, x30, [sp, #240]
  408b64:	add	sp, sp, #0x110
  408b68:	ret
  408b6c:	sub	sp, sp, #0x110
  408b70:	stp	x29, x30, [sp, #240]
  408b74:	add	x29, sp, #0xf0
  408b78:	stp	x28, x19, [sp, #256]
  408b7c:	mov	x19, x1
  408b80:	stp	x2, x3, [x29, #-112]
  408b84:	stp	x4, x5, [x29, #-96]
  408b88:	stp	x6, x7, [x29, #-80]
  408b8c:	stp	q1, q2, [sp, #16]
  408b90:	stp	q3, q4, [sp, #48]
  408b94:	str	q0, [sp]
  408b98:	stp	q5, q6, [sp, #80]
  408b9c:	str	q7, [sp, #112]
  408ba0:	bl	403310 <__errno_location@plt>
  408ba4:	ldr	w1, [x0]
  408ba8:	cmp	w1, #0x3d
  408bac:	b.eq	408bf4 <__fxstatat@plt+0x5804>  // b.none
  408bb0:	cmp	w1, #0x5f
  408bb4:	b.eq	408bf4 <__fxstatat@plt+0x5804>  // b.none
  408bb8:	mov	x8, #0xffffffffffffffd0    	// #-48
  408bbc:	mov	x10, sp
  408bc0:	sub	x11, x29, #0x70
  408bc4:	movk	x8, #0xff80, lsl #32
  408bc8:	add	x9, x29, #0x20
  408bcc:	add	x10, x10, #0x80
  408bd0:	add	x11, x11, #0x30
  408bd4:	stp	x10, x8, [x29, #-16]
  408bd8:	stp	x9, x11, [x29, #-32]
  408bdc:	ldp	q0, q1, [x29, #-32]
  408be0:	sub	x3, x29, #0x40
  408be4:	mov	w0, wzr
  408be8:	mov	x2, x19
  408bec:	stp	q0, q1, [x29, #-64]
  408bf0:	bl	40f840 <__fxstatat@plt+0xc450>
  408bf4:	ldp	x28, x19, [sp, #256]
  408bf8:	ldp	x29, x30, [sp, #240]
  408bfc:	add	sp, sp, #0x110
  408c00:	ret
  408c04:	mov	w0, #0x4                   	// #4
  408c08:	b	40d564 <__fxstatat@plt+0xa174>
  408c0c:	ret
  408c10:	stp	x29, x30, [sp, #-32]!
  408c14:	stp	x20, x19, [sp, #16]
  408c18:	mov	x19, x1
  408c1c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408c20:	add	x1, x1, #0x6ae
  408c24:	mov	w2, #0x10                  	// #16
  408c28:	mov	x29, sp
  408c2c:	mov	x20, x0
  408c30:	bl	402e20 <strncmp@plt>
  408c34:	cbz	w0, 408c4c <__fxstatat@plt+0x585c>
  408c38:	mov	x0, x20
  408c3c:	mov	x1, x19
  408c40:	bl	4031d0 <attr_copy_check_permissions@plt>
  408c44:	cmp	w0, #0x0
  408c48:	cset	w0, ne  // ne = any
  408c4c:	ldp	x20, x19, [sp, #16]
  408c50:	ldp	x29, x30, [sp], #32
  408c54:	ret
  408c58:	sub	sp, sp, #0x40
  408c5c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408c60:	ldr	x8, [x8, #2424]
  408c64:	stp	x0, x1, [sp, #8]
  408c68:	add	x1, sp, #0x8
  408c6c:	stp	x29, x30, [sp, #32]
  408c70:	mov	x0, x8
  408c74:	str	x19, [sp, #48]
  408c78:	add	x29, sp, #0x20
  408c7c:	str	xzr, [sp, #24]
  408c80:	bl	40b4cc <__fxstatat@plt+0x80dc>
  408c84:	cbz	x0, 408c9c <__fxstatat@plt+0x58ac>
  408c88:	mov	x19, x0
  408c8c:	ldr	x0, [x0, #16]
  408c90:	bl	4030e0 <free@plt>
  408c94:	mov	x0, x19
  408c98:	bl	4030e0 <free@plt>
  408c9c:	ldr	x19, [sp, #48]
  408ca0:	ldp	x29, x30, [sp, #32]
  408ca4:	add	sp, sp, #0x40
  408ca8:	ret
  408cac:	stp	x29, x30, [sp, #-32]!
  408cb0:	str	x19, [sp, #16]
  408cb4:	mov	x19, x0
  408cb8:	ldr	x0, [x0, #16]
  408cbc:	mov	x29, sp
  408cc0:	bl	4030e0 <free@plt>
  408cc4:	mov	x0, x19
  408cc8:	ldr	x19, [sp, #16]
  408ccc:	ldp	x29, x30, [sp], #32
  408cd0:	b	4030e0 <free@plt>
  408cd4:	sub	sp, sp, #0x30
  408cd8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408cdc:	ldr	x8, [x8, #2424]
  408ce0:	stp	x0, x1, [sp, #8]
  408ce4:	add	x1, sp, #0x8
  408ce8:	stp	x29, x30, [sp, #32]
  408cec:	mov	x0, x8
  408cf0:	add	x29, sp, #0x20
  408cf4:	bl	40a7a4 <__fxstatat@plt+0x73b4>
  408cf8:	cbz	x0, 408d00 <__fxstatat@plt+0x5910>
  408cfc:	ldr	x0, [x0, #16]
  408d00:	ldp	x29, x30, [sp, #32]
  408d04:	add	sp, sp, #0x30
  408d08:	ret
  408d0c:	stp	x29, x30, [sp, #-48]!
  408d10:	stp	x22, x21, [sp, #16]
  408d14:	mov	x22, x0
  408d18:	mov	w0, #0x18                  	// #24
  408d1c:	stp	x20, x19, [sp, #32]
  408d20:	mov	x29, sp
  408d24:	mov	x20, x2
  408d28:	mov	x21, x1
  408d2c:	bl	4100b8 <__fxstatat@plt+0xccc8>
  408d30:	mov	x19, x0
  408d34:	mov	x0, x22
  408d38:	bl	410374 <__fxstatat@plt+0xcf84>
  408d3c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408d40:	ldr	x8, [x8, #2424]
  408d44:	stp	x20, x0, [x19, #8]
  408d48:	mov	x1, x19
  408d4c:	str	x21, [x19]
  408d50:	mov	x0, x8
  408d54:	bl	40b494 <__fxstatat@plt+0x80a4>
  408d58:	cbz	x0, 408d94 <__fxstatat@plt+0x59a4>
  408d5c:	mov	x20, x0
  408d60:	cmp	x0, x19
  408d64:	b.eq	408d80 <__fxstatat@plt+0x5990>  // b.none
  408d68:	ldr	x0, [x19, #16]
  408d6c:	bl	4030e0 <free@plt>
  408d70:	mov	x0, x19
  408d74:	bl	4030e0 <free@plt>
  408d78:	ldr	x0, [x20, #16]
  408d7c:	b	408d84 <__fxstatat@plt+0x5994>
  408d80:	mov	x0, xzr
  408d84:	ldp	x20, x19, [sp, #32]
  408d88:	ldp	x22, x21, [sp, #16]
  408d8c:	ldp	x29, x30, [sp], #48
  408d90:	ret
  408d94:	bl	4103cc <__fxstatat@plt+0xcfdc>
  408d98:	stp	x29, x30, [sp, #-16]!
  408d9c:	adrp	x2, 408000 <__fxstatat@plt+0x4c10>
  408da0:	adrp	x3, 408000 <__fxstatat@plt+0x4c10>
  408da4:	adrp	x4, 408000 <__fxstatat@plt+0x4c10>
  408da8:	add	x2, x2, #0xddc
  408dac:	add	x3, x3, #0xdec
  408db0:	add	x4, x4, #0xcac
  408db4:	mov	w0, #0x67                  	// #103
  408db8:	mov	x1, xzr
  408dbc:	mov	x29, sp
  408dc0:	bl	40aa7c <__fxstatat@plt+0x768c>
  408dc4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408dc8:	str	x0, [x8, #2424]
  408dcc:	cbz	x0, 408dd8 <__fxstatat@plt+0x59e8>
  408dd0:	ldp	x29, x30, [sp], #16
  408dd4:	ret
  408dd8:	bl	4103cc <__fxstatat@plt+0xcfdc>
  408ddc:	ldr	x8, [x0]
  408de0:	udiv	x9, x8, x1
  408de4:	msub	x0, x9, x1, x8
  408de8:	ret
  408dec:	ldr	x8, [x0]
  408df0:	ldr	x9, [x1]
  408df4:	cmp	x8, x9
  408df8:	b.ne	408e10 <__fxstatat@plt+0x5a20>  // b.any
  408dfc:	ldr	x8, [x0, #8]
  408e00:	ldr	x9, [x1, #8]
  408e04:	cmp	x8, x9
  408e08:	cset	w0, eq  // eq = none
  408e0c:	ret
  408e10:	mov	w0, wzr
  408e14:	ret
  408e18:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  408e1c:	ldr	x0, [x8, #2424]
  408e20:	b	40ad28 <__fxstatat@plt+0x7938>
  408e24:	mov	w8, #0x1                   	// #1
  408e28:	str	w0, [x1]
  408e2c:	str	xzr, [x1, #24]
  408e30:	str	xzr, [x1, #40]
  408e34:	str	xzr, [x1, #8]
  408e38:	strh	wzr, [x1, #32]
  408e3c:	str	w8, [x1, #16]
  408e40:	ret
  408e44:	stp	x29, x30, [sp, #-96]!
  408e48:	stp	x28, x27, [sp, #16]
  408e4c:	stp	x26, x25, [sp, #32]
  408e50:	stp	x24, x23, [sp, #48]
  408e54:	stp	x22, x21, [sp, #64]
  408e58:	stp	x20, x19, [sp, #80]
  408e5c:	mov	x29, sp
  408e60:	sub	sp, sp, #0x1, lsl #12
  408e64:	sub	sp, sp, #0x10
  408e68:	ldr	x23, [x0, #40]
  408e6c:	mov	x19, x0
  408e70:	add	x0, sp, #0x8
  408e74:	mov	w2, #0x1000                	// #4096
  408e78:	mov	w1, wzr
  408e7c:	add	x20, sp, #0x8
  408e80:	bl	402e70 <memset@plt>
  408e84:	ldr	x8, [x19, #8]
  408e88:	mov	w21, #0x48                  	// #72
  408e8c:	mov	w1, #0x660b                	// #26123
  408e90:	add	x2, sp, #0x8
  408e94:	str	x8, [sp, #8]
  408e98:	ldr	w9, [x19, #16]
  408e9c:	mvn	x8, x8
  408ea0:	str	w21, [sp, #32]
  408ea4:	str	x8, [sp, #16]
  408ea8:	str	w9, [sp, #24]
  408eac:	ldr	w0, [x19]
  408eb0:	movk	w1, #0xc020, lsl #16
  408eb4:	bl	4033c0 <ioctl@plt>
  408eb8:	tbnz	w0, #31, 409070 <__fxstatat@plt+0x5c80>
  408ebc:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408ec0:	movk	x24, #0x5556
  408ec4:	mov	w22, wzr
  408ec8:	movk	x24, #0x555, lsl #48
  408ecc:	mov	w25, #0x18                  	// #24
  408ed0:	mov	w27, #0x38                  	// #56
  408ed4:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408ed8:	ldr	w8, [sp, #28]
  408edc:	cbz	w8, 409090 <__fxstatat@plt+0x5ca0>
  408ee0:	ldr	x9, [x19, #24]
  408ee4:	mvn	x10, x8
  408ee8:	cmp	x9, x10
  408eec:	b.hi	4090f8 <__fxstatat@plt+0x5d08>  // b.pmore
  408ef0:	add	x8, x9, x8
  408ef4:	cmp	x8, x24
  408ef8:	str	x8, [x19, #24]
  408efc:	b.cs	409118 <__fxstatat@plt+0x5d28>  // b.hs, b.nlast
  408f00:	ldr	x0, [x19, #40]
  408f04:	add	x8, x8, x8, lsl #1
  408f08:	lsl	x1, x8, #3
  408f0c:	sub	x23, x23, x0
  408f10:	bl	410138 <__fxstatat@plt+0xcd48>
  408f14:	str	x0, [x19, #40]
  408f18:	ldr	w8, [sp, #28]
  408f1c:	add	x23, x0, x23
  408f20:	cbz	w8, 408fe0 <__fxstatat@plt+0x5bf0>
  408f24:	mov	w9, wzr
  408f28:	b	408f44 <__fxstatat@plt+0x5b54>
  408f2c:	add	x10, x16, x10
  408f30:	str	x10, [x23, #8]
  408f34:	str	w14, [x23, #16]
  408f38:	add	w9, w9, #0x1
  408f3c:	cmp	w9, w8
  408f40:	b.cs	408fe0 <__fxstatat@plt+0x5bf0>  // b.hs, b.nlast
  408f44:	umaddl	x12, w9, w27, x20
  408f48:	ldr	x11, [x12, #32]!
  408f4c:	mov	x13, x12
  408f50:	ldr	x10, [x13, #16]!
  408f54:	sub	x14, x28, x10
  408f58:	cmp	x11, x14
  408f5c:	b.hi	4090d8 <__fxstatat@plt+0x5ce8>  // b.pmore
  408f60:	mov	w14, w9
  408f64:	cbz	w22, 408f9c <__fxstatat@plt+0x5bac>
  408f68:	madd	x14, x14, x27, x20
  408f6c:	ldr	w14, [x14, #72]
  408f70:	ldr	w15, [x23, #16]
  408f74:	ldp	x17, x16, [x23]
  408f78:	and	w18, w14, #0xfffffffe
  408f7c:	cmp	w15, w18
  408f80:	add	x15, x16, x17
  408f84:	b.ne	408f90 <__fxstatat@plt+0x5ba0>  // b.any
  408f88:	cmp	x15, x11
  408f8c:	b.eq	408f2c <__fxstatat@plt+0x5b3c>  // b.none
  408f90:	cmp	x15, x11
  408f94:	b.hi	408fa8 <__fxstatat@plt+0x5bb8>  // b.pmore
  408f98:	b	408fcc <__fxstatat@plt+0x5bdc>
  408f9c:	ldr	x15, [x19, #8]
  408fa0:	cmp	x15, x11
  408fa4:	b.ls	408fc4 <__fxstatat@plt+0x5bd4>  // b.plast
  408fa8:	sub	x11, x15, x11
  408fac:	subs	x10, x10, x11
  408fb0:	b.hi	409070 <__fxstatat@plt+0x5c80>  // b.pmore
  408fb4:	sub	w9, w9, #0x1
  408fb8:	str	x15, [x12]
  408fbc:	str	x10, [x13]
  408fc0:	b	408f38 <__fxstatat@plt+0x5b48>
  408fc4:	madd	x12, x14, x27, x20
  408fc8:	ldr	w14, [x12, #72]
  408fcc:	umaddl	x23, w22, w25, x0
  408fd0:	stp	x11, x10, [x23]
  408fd4:	str	w14, [x23, #16]
  408fd8:	add	w22, w22, #0x1
  408fdc:	b	408f38 <__fxstatat@plt+0x5b48>
  408fe0:	ldrb	w8, [x23, #16]
  408fe4:	tbz	w8, #0, 408ff0 <__fxstatat@plt+0x5c00>
  408fe8:	mov	w8, #0x1                   	// #1
  408fec:	strb	w8, [x19, #33]
  408ff0:	ldrb	w8, [x19, #33]
  408ff4:	cmp	w22, #0x49
  408ff8:	b.cc	409014 <__fxstatat@plt+0x5c24>  // b.lo, b.ul, b.last
  408ffc:	cbnz	w8, 4090a8 <__fxstatat@plt+0x5cb8>
  409000:	sub	w22, w22, #0x1
  409004:	umaddl	x8, w22, w25, x0
  409008:	sub	x23, x8, #0x18
  40900c:	str	x22, [x19, #24]
  409010:	b	409020 <__fxstatat@plt+0x5c30>
  409014:	mov	w9, w22
  409018:	str	x9, [x19, #24]
  40901c:	cbnz	w8, 4090b0 <__fxstatat@plt+0x5cc0>
  409020:	ldp	x8, x9, [x23]
  409024:	cmp	w22, #0x47
  409028:	add	x26, x9, x8
  40902c:	str	x26, [x19, #8]
  409030:	b.hi	4090b0 <__fxstatat@plt+0x5cc0>  // b.pmore
  409034:	add	x0, sp, #0x8
  409038:	mov	w2, #0x1000                	// #4096
  40903c:	mov	w1, wzr
  409040:	bl	402e70 <memset@plt>
  409044:	ldr	w8, [x19, #16]
  409048:	mvn	x9, x26
  40904c:	str	w21, [sp, #32]
  409050:	stp	x26, x9, [sp, #8]
  409054:	str	w8, [sp, #24]
  409058:	ldr	w0, [x19]
  40905c:	mov	w1, #0x660b                	// #26123
  409060:	add	x2, sp, #0x8
  409064:	movk	w1, #0xc020, lsl #16
  409068:	bl	4033c0 <ioctl@plt>
  40906c:	tbz	w0, #31, 408ed8 <__fxstatat@plt+0x5ae8>
  409070:	ldr	x8, [x19, #8]
  409074:	cbz	x8, 409080 <__fxstatat@plt+0x5c90>
  409078:	mov	w0, wzr
  40907c:	b	4090b4 <__fxstatat@plt+0x5cc4>
  409080:	mov	w0, wzr
  409084:	mov	w8, #0x1                   	// #1
  409088:	strb	w8, [x19, #32]
  40908c:	b	4090b4 <__fxstatat@plt+0x5cc4>
  409090:	ldr	x8, [x19, #8]
  409094:	mov	w9, #0x1                   	// #1
  409098:	strb	w9, [x19, #33]
  40909c:	cmp	x8, #0x0
  4090a0:	cset	w0, ne  // ne = any
  4090a4:	b	4090b4 <__fxstatat@plt+0x5cc4>
  4090a8:	mov	w8, w22
  4090ac:	str	x8, [x19, #24]
  4090b0:	mov	w0, #0x1                   	// #1
  4090b4:	add	sp, sp, #0x1, lsl #12
  4090b8:	add	sp, sp, #0x10
  4090bc:	ldp	x20, x19, [sp, #80]
  4090c0:	ldp	x22, x21, [sp, #64]
  4090c4:	ldp	x24, x23, [sp, #48]
  4090c8:	ldp	x26, x25, [sp, #32]
  4090cc:	ldp	x28, x27, [sp, #16]
  4090d0:	ldp	x29, x30, [sp], #96
  4090d4:	ret
  4090d8:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  4090dc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4090e0:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  4090e4:	add	x0, x0, #0x735
  4090e8:	add	x1, x1, #0x6f6
  4090ec:	add	x3, x3, #0x708
  4090f0:	mov	w2, #0x8d                  	// #141
  4090f4:	bl	403300 <__assert_fail@plt>
  4090f8:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  4090fc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409100:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  409104:	add	x0, x0, #0x6bf
  409108:	add	x1, x1, #0x6f6
  40910c:	add	x3, x3, #0x708
  409110:	mov	w2, #0x7e                  	// #126
  409114:	bl	403300 <__assert_fail@plt>
  409118:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40911c:	sub	sp, sp, #0x170
  409120:	stp	x28, x25, [sp, #304]
  409124:	stp	x24, x23, [sp, #320]
  409128:	stp	x22, x21, [sp, #336]
  40912c:	stp	x20, x19, [sp, #352]
  409130:	mov	w25, w6
  409134:	mov	w21, w5
  409138:	mov	w22, w4
  40913c:	mov	x20, x3
  409140:	mov	w19, w2
  409144:	mov	x23, x1
  409148:	mov	w24, w0
  40914c:	stp	x29, x30, [sp, #288]
  409150:	add	x29, sp, #0x120
  409154:	tbnz	w6, #31, 409164 <__fxstatat@plt+0x5d74>
  409158:	cmp	w25, #0x11
  40915c:	b.eq	409190 <__fxstatat@plt+0x5da0>  // b.none
  409160:	b	409280 <__fxstatat@plt+0x5e90>
  409164:	mov	w0, w24
  409168:	mov	x1, x23
  40916c:	mov	w2, w19
  409170:	mov	x3, x20
  409174:	mov	w4, w22
  409178:	bl	402c20 <linkat@plt>
  40917c:	cbz	w0, 409220 <__fxstatat@plt+0x5e30>
  409180:	bl	403310 <__errno_location@plt>
  409184:	ldr	w25, [x0]
  409188:	cmp	w25, #0x11
  40918c:	b.ne	409280 <__fxstatat@plt+0x5e90>  // b.any
  409190:	tbz	w21, #0, 409280 <__fxstatat@plt+0x5e90>
  409194:	mov	x0, x20
  409198:	bl	40a084 <__fxstatat@plt+0x6c94>
  40919c:	sub	x25, x0, x20
  4091a0:	add	x0, x25, #0x9
  4091a4:	cmp	x0, #0x101
  4091a8:	b.cs	4091b4 <__fxstatat@plt+0x5dc4>  // b.hs, b.nlast
  4091ac:	add	x21, sp, #0x20
  4091b0:	b	4091c0 <__fxstatat@plt+0x5dd0>
  4091b4:	bl	402db0 <malloc@plt>
  4091b8:	mov	x21, x0
  4091bc:	cbz	x0, 40924c <__fxstatat@plt+0x5e5c>
  4091c0:	mov	x3, #0xffffffffffffffff    	// #-1
  4091c4:	mov	x0, x21
  4091c8:	mov	x1, x20
  4091cc:	mov	x2, x25
  4091d0:	bl	403240 <__mempcpy_chk@plt>
  4091d4:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  4091d8:	add	x8, x8, #0x775
  4091dc:	ldr	x8, [x8]
  4091e0:	adrp	x3, 409000 <__fxstatat@plt+0x5c10>
  4091e4:	strb	wzr, [x0, #8]
  4091e8:	add	x3, x3, #0x2a0
  4091ec:	str	x8, [x0]
  4091f0:	add	x2, sp, #0x8
  4091f4:	mov	w4, #0x6                   	// #6
  4091f8:	mov	x0, x21
  4091fc:	mov	w1, wzr
  409200:	str	w24, [sp, #8]
  409204:	str	x23, [sp, #16]
  409208:	stp	w19, w22, [sp, #24]
  40920c:	bl	40e900 <__fxstatat@plt+0xb510>
  409210:	cbz	w0, 409228 <__fxstatat@plt+0x5e38>
  409214:	bl	403310 <__errno_location@plt>
  409218:	ldr	w25, [x0]
  40921c:	b	40926c <__fxstatat@plt+0x5e7c>
  409220:	mov	w25, wzr
  409224:	b	409280 <__fxstatat@plt+0x5e90>
  409228:	mov	w0, w19
  40922c:	mov	x1, x21
  409230:	mov	w2, w19
  409234:	mov	x3, x20
  409238:	bl	403130 <renameat@plt>
  40923c:	cbz	w0, 409258 <__fxstatat@plt+0x5e68>
  409240:	bl	403310 <__errno_location@plt>
  409244:	ldr	w25, [x0]
  409248:	b	40925c <__fxstatat@plt+0x5e6c>
  40924c:	bl	403310 <__errno_location@plt>
  409250:	ldr	w25, [x0]
  409254:	b	409280 <__fxstatat@plt+0x5e90>
  409258:	mov	w25, #0xffffffff            	// #-1
  40925c:	mov	w0, w19
  409260:	mov	x1, x21
  409264:	mov	w2, wzr
  409268:	bl	402c80 <unlinkat@plt>
  40926c:	add	x8, sp, #0x20
  409270:	cmp	x21, x8
  409274:	b.eq	409280 <__fxstatat@plt+0x5e90>  // b.none
  409278:	mov	x0, x21
  40927c:	bl	4030e0 <free@plt>
  409280:	mov	w0, w25
  409284:	ldp	x20, x19, [sp, #352]
  409288:	ldp	x22, x21, [sp, #336]
  40928c:	ldp	x24, x23, [sp, #320]
  409290:	ldp	x28, x25, [sp, #304]
  409294:	ldp	x29, x30, [sp, #288]
  409298:	add	sp, sp, #0x170
  40929c:	ret
  4092a0:	ldr	w8, [x1]
  4092a4:	ldr	x9, [x1, #8]
  4092a8:	ldp	w2, w4, [x1, #16]
  4092ac:	mov	x3, x0
  4092b0:	mov	w0, w8
  4092b4:	mov	x1, x9
  4092b8:	b	402c20 <linkat@plt>
  4092bc:	sub	sp, sp, #0x150
  4092c0:	stp	x28, x23, [sp, #288]
  4092c4:	stp	x22, x21, [sp, #304]
  4092c8:	stp	x20, x19, [sp, #320]
  4092cc:	mov	w23, w4
  4092d0:	mov	w21, w3
  4092d4:	mov	x20, x2
  4092d8:	mov	w19, w1
  4092dc:	mov	x22, x0
  4092e0:	stp	x29, x30, [sp, #272]
  4092e4:	add	x29, sp, #0x110
  4092e8:	tbnz	w4, #31, 4092f8 <__fxstatat@plt+0x5f08>
  4092ec:	cmp	w23, #0x11
  4092f0:	b.eq	40931c <__fxstatat@plt+0x5f2c>  // b.none
  4092f4:	b	409408 <__fxstatat@plt+0x6018>
  4092f8:	mov	x0, x22
  4092fc:	mov	w1, w19
  409300:	mov	x2, x20
  409304:	bl	4032b0 <symlinkat@plt>
  409308:	cbz	w0, 4093a8 <__fxstatat@plt+0x5fb8>
  40930c:	bl	403310 <__errno_location@plt>
  409310:	ldr	w23, [x0]
  409314:	cmp	w23, #0x11
  409318:	b.ne	409408 <__fxstatat@plt+0x6018>  // b.any
  40931c:	tbz	w21, #0, 409408 <__fxstatat@plt+0x6018>
  409320:	mov	x0, x20
  409324:	bl	40a084 <__fxstatat@plt+0x6c94>
  409328:	sub	x23, x0, x20
  40932c:	add	x0, x23, #0x9
  409330:	cmp	x0, #0x101
  409334:	b.cs	409340 <__fxstatat@plt+0x5f50>  // b.hs, b.nlast
  409338:	add	x21, sp, #0x10
  40933c:	b	40934c <__fxstatat@plt+0x5f5c>
  409340:	bl	402db0 <malloc@plt>
  409344:	mov	x21, x0
  409348:	cbz	x0, 4093e4 <__fxstatat@plt+0x5ff4>
  40934c:	mov	x3, #0xffffffffffffffff    	// #-1
  409350:	mov	x0, x21
  409354:	mov	x1, x20
  409358:	mov	x2, x23
  40935c:	bl	403240 <__mempcpy_chk@plt>
  409360:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  409364:	add	x8, x8, #0x775
  409368:	ldr	x8, [x8]
  40936c:	adrp	x3, 409000 <__fxstatat@plt+0x5c10>
  409370:	strb	wzr, [x0, #8]
  409374:	add	x3, x3, #0x424
  409378:	str	x8, [x0]
  40937c:	mov	x2, sp
  409380:	mov	w4, #0x6                   	// #6
  409384:	mov	x0, x21
  409388:	mov	w1, wzr
  40938c:	str	x22, [sp]
  409390:	str	w19, [sp, #8]
  409394:	bl	40e900 <__fxstatat@plt+0xb510>
  409398:	cbz	w0, 4093b0 <__fxstatat@plt+0x5fc0>
  40939c:	bl	403310 <__errno_location@plt>
  4093a0:	ldr	w23, [x0]
  4093a4:	b	4093f4 <__fxstatat@plt+0x6004>
  4093a8:	mov	w23, wzr
  4093ac:	b	409408 <__fxstatat@plt+0x6018>
  4093b0:	mov	w0, w19
  4093b4:	mov	x1, x21
  4093b8:	mov	w2, w19
  4093bc:	mov	x3, x20
  4093c0:	bl	403130 <renameat@plt>
  4093c4:	cbz	w0, 4093f0 <__fxstatat@plt+0x6000>
  4093c8:	bl	403310 <__errno_location@plt>
  4093cc:	ldr	w23, [x0]
  4093d0:	mov	w0, w19
  4093d4:	mov	x1, x21
  4093d8:	mov	w2, wzr
  4093dc:	bl	402c80 <unlinkat@plt>
  4093e0:	b	4093f4 <__fxstatat@plt+0x6004>
  4093e4:	bl	403310 <__errno_location@plt>
  4093e8:	ldr	w23, [x0]
  4093ec:	b	409408 <__fxstatat@plt+0x6018>
  4093f0:	mov	w23, #0xffffffff            	// #-1
  4093f4:	add	x8, sp, #0x10
  4093f8:	cmp	x21, x8
  4093fc:	b.eq	409408 <__fxstatat@plt+0x6018>  // b.none
  409400:	mov	x0, x21
  409404:	bl	4030e0 <free@plt>
  409408:	mov	w0, w23
  40940c:	ldp	x20, x19, [sp, #320]
  409410:	ldp	x22, x21, [sp, #304]
  409414:	ldp	x28, x23, [sp, #288]
  409418:	ldp	x29, x30, [sp, #272]
  40941c:	add	sp, sp, #0x150
  409420:	ret
  409424:	ldr	x8, [x1]
  409428:	ldr	w1, [x1, #8]
  40942c:	mov	x2, x0
  409430:	mov	x0, x8
  409434:	b	4032b0 <symlinkat@plt>
  409438:	stp	x29, x30, [sp, #-48]!
  40943c:	stp	x22, x21, [sp, #16]
  409440:	stp	x20, x19, [sp, #32]
  409444:	mov	x29, sp
  409448:	mov	x20, x2
  40944c:	mov	x21, x0
  409450:	bl	40c200 <__fxstatat@plt+0x8e10>
  409454:	mov	w19, w0
  409458:	cmn	w0, #0x1
  40945c:	b.eq	409490 <__fxstatat@plt+0x60a0>  // b.none
  409460:	cmn	w19, #0x2
  409464:	b.ne	4094cc <__fxstatat@plt+0x60dc>  // b.any
  409468:	bl	403310 <__errno_location@plt>
  40946c:	ldr	w20, [x0]
  409470:	mov	x0, x21
  409474:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  409478:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40947c:	mov	x3, x0
  409480:	add	x2, x2, #0x213
  409484:	mov	w0, wzr
  409488:	mov	w1, w20
  40948c:	b	4094c8 <__fxstatat@plt+0x60d8>
  409490:	bl	403310 <__errno_location@plt>
  409494:	ldr	w21, [x0]
  409498:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40949c:	add	x1, x1, #0x3ef
  4094a0:	mov	w2, #0x5                   	// #5
  4094a4:	mov	x0, xzr
  4094a8:	bl	403270 <dcgettext@plt>
  4094ac:	mov	x22, x0
  4094b0:	mov	x0, x20
  4094b4:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  4094b8:	mov	x3, x0
  4094bc:	mov	w0, wzr
  4094c0:	mov	w1, w21
  4094c4:	mov	x2, x22
  4094c8:	bl	402bc0 <error@plt>
  4094cc:	mov	w0, w19
  4094d0:	ldp	x20, x19, [sp, #32]
  4094d4:	ldp	x22, x21, [sp, #16]
  4094d8:	ldp	x29, x30, [sp], #48
  4094dc:	ret
  4094e0:	stp	x29, x30, [sp, #-48]!
  4094e4:	stp	x22, x21, [sp, #16]
  4094e8:	stp	x20, x19, [sp, #32]
  4094ec:	mov	x29, sp
  4094f0:	mov	x20, x0
  4094f4:	bl	40c260 <__fxstatat@plt+0x8e70>
  4094f8:	mov	w19, w0
  4094fc:	cbz	w0, 40953c <__fxstatat@plt+0x614c>
  409500:	bl	403310 <__errno_location@plt>
  409504:	ldr	w21, [x0]
  409508:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40950c:	add	x1, x1, #0x293
  409510:	mov	w2, #0x5                   	// #5
  409514:	mov	x0, xzr
  409518:	bl	403270 <dcgettext@plt>
  40951c:	mov	x22, x0
  409520:	mov	x0, x20
  409524:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  409528:	mov	x3, x0
  40952c:	mov	w0, wzr
  409530:	mov	w1, w21
  409534:	mov	x2, x22
  409538:	bl	402bc0 <error@plt>
  40953c:	mov	w0, w19
  409540:	ldp	x20, x19, [sp, #32]
  409544:	ldp	x22, x21, [sp, #16]
  409548:	ldp	x29, x30, [sp], #48
  40954c:	ret
  409550:	stp	x29, x30, [sp, #-64]!
  409554:	cmp	x1, #0x401
  409558:	mov	w8, #0x401                 	// #1025
  40955c:	stp	x20, x19, [sp, #48]
  409560:	mov	x19, x0
  409564:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409568:	stp	x24, x23, [sp, #16]
  40956c:	stp	x22, x21, [sp, #32]
  409570:	mov	x29, sp
  409574:	b	40957c <__fxstatat@plt+0x618c>
  409578:	lsl	x20, x20, #1
  40957c:	mov	x0, x20
  409580:	bl	402db0 <malloc@plt>
  409584:	mov	x21, x0
  409588:	cbz	x0, 40960c <__fxstatat@plt+0x621c>
  40958c:	mov	x0, x19
  409590:	mov	x1, x21
  409594:	mov	x2, x20
  409598:	bl	402c30 <readlink@plt>
  40959c:	mov	x22, x0
  4095a0:	tbz	x0, #63, 4095b4 <__fxstatat@plt+0x61c4>
  4095a4:	bl	403310 <__errno_location@plt>
  4095a8:	ldr	w24, [x0]
  4095ac:	cmp	w24, #0x22
  4095b0:	b.ne	4095f8 <__fxstatat@plt+0x6208>  // b.any
  4095b4:	cmp	x22, x20
  4095b8:	b.cc	4095f0 <__fxstatat@plt+0x6200>  // b.lo, b.ul, b.last
  4095bc:	mov	x0, x21
  4095c0:	bl	4030e0 <free@plt>
  4095c4:	lsr	x8, x20, #62
  4095c8:	cbz	x8, 409578 <__fxstatat@plt+0x6188>
  4095cc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4095d0:	cmp	x20, x8
  4095d4:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  4095d8:	b.cc	40957c <__fxstatat@plt+0x618c>  // b.lo, b.ul, b.last
  4095dc:	bl	403310 <__errno_location@plt>
  4095e0:	mov	x21, xzr
  4095e4:	mov	w8, #0xc                   	// #12
  4095e8:	str	w8, [x0]
  4095ec:	b	40960c <__fxstatat@plt+0x621c>
  4095f0:	strb	wzr, [x21, x22]
  4095f4:	b	40960c <__fxstatat@plt+0x621c>
  4095f8:	mov	x23, x0
  4095fc:	mov	x0, x21
  409600:	bl	4030e0 <free@plt>
  409604:	mov	x21, xzr
  409608:	str	w24, [x23]
  40960c:	mov	x0, x21
  409610:	ldp	x20, x19, [sp, #48]
  409614:	ldp	x22, x21, [sp, #32]
  409618:	ldp	x24, x23, [sp, #16]
  40961c:	ldp	x29, x30, [sp], #64
  409620:	ret
  409624:	stp	x29, x30, [sp, #-32]!
  409628:	stp	x20, x19, [sp, #16]
  40962c:	mov	x19, x0
  409630:	mov	x29, sp
  409634:	cbnz	x0, 40964c <__fxstatat@plt+0x625c>
  409638:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40963c:	add	x0, x0, #0x783
  409640:	bl	403330 <getenv@plt>
  409644:	mov	x19, x0
  409648:	cbz	x0, 409670 <__fxstatat@plt+0x6280>
  40964c:	ldrb	w8, [x19]
  409650:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  409654:	add	x20, x20, #0x79b
  409658:	cbz	w8, 409678 <__fxstatat@plt+0x6288>
  40965c:	mov	x0, x19
  409660:	bl	40a084 <__fxstatat@plt+0x6c94>
  409664:	cmp	x19, x0
  409668:	csel	x20, x19, x20, eq  // eq = none
  40966c:	b	409678 <__fxstatat@plt+0x6288>
  409670:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  409674:	add	x20, x20, #0x79b
  409678:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40967c:	str	x20, [x8, #2432]
  409680:	ldp	x20, x19, [sp, #16]
  409684:	ldp	x29, x30, [sp], #32
  409688:	ret
  40968c:	sub	sp, sp, #0xe0
  409690:	str	w0, [sp, #28]
  409694:	mov	x0, x1
  409698:	stp	x29, x30, [sp, #128]
  40969c:	stp	x28, x27, [sp, #144]
  4096a0:	stp	x26, x25, [sp, #160]
  4096a4:	stp	x24, x23, [sp, #176]
  4096a8:	stp	x22, x21, [sp, #192]
  4096ac:	stp	x20, x19, [sp, #208]
  4096b0:	add	x29, sp, #0x80
  4096b4:	mov	w22, w3
  4096b8:	mov	w21, w2
  4096bc:	mov	x26, x1
  4096c0:	bl	40a084 <__fxstatat@plt+0x6c94>
  4096c4:	sub	x25, x0, x26
  4096c8:	bl	402b80 <strlen@plt>
  4096cc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4096d0:	ldr	x19, [x8, #2432]
  4096d4:	add	x28, x25, x0
  4096d8:	cbnz	x19, 40972c <__fxstatat@plt+0x633c>
  4096dc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  4096e0:	add	x0, x0, #0x783
  4096e4:	mov	w20, w21
  4096e8:	bl	403330 <getenv@plt>
  4096ec:	cbz	x0, 409718 <__fxstatat@plt+0x6328>
  4096f0:	ldrb	w8, [x0]
  4096f4:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  4096f8:	mov	x21, x0
  4096fc:	add	x19, x19, #0x79b
  409700:	cbz	w8, 409720 <__fxstatat@plt+0x6330>
  409704:	mov	x0, x21
  409708:	bl	40a084 <__fxstatat@plt+0x6c94>
  40970c:	cmp	x21, x0
  409710:	csel	x19, x21, x19, eq  // eq = none
  409714:	b	409720 <__fxstatat@plt+0x6330>
  409718:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  40971c:	add	x19, x19, #0x79b
  409720:	mov	w21, w20
  409724:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409728:	str	x19, [x8, #2432]
  40972c:	mov	x0, x19
  409730:	bl	402b80 <strlen@plt>
  409734:	add	x9, x0, #0x1
  409738:	mov	w8, #0x9                   	// #9
  40973c:	cmp	x9, #0x9
  409740:	stur	x9, [x29, #-48]
  409744:	csinc	x8, x8, x0, ls  // ls = plast
  409748:	add	x9, x28, #0x1
  40974c:	add	x0, x9, x8
  409750:	stur	x9, [x29, #-24]
  409754:	str	x0, [sp, #56]
  409758:	bl	402db0 <malloc@plt>
  40975c:	mov	x23, x0
  409760:	cbz	x0, 409c04 <__fxstatat@plt+0x6814>
  409764:	mov	x27, xzr
  409768:	mov	w8, #0xffffffff            	// #-1
  40976c:	add	x9, x28, #0x4
  409770:	stp	x9, xzr, [sp, #8]
  409774:	stur	w8, [x29, #-12]
  409778:	str	w22, [sp, #52]
  40977c:	str	x26, [sp, #32]
  409780:	stur	x28, [x29, #-40]
  409784:	ldur	x2, [x29, #-24]
  409788:	mov	x0, x23
  40978c:	mov	x1, x26
  409790:	bl	402b50 <memcpy@plt>
  409794:	cmp	w21, #0x1
  409798:	b.ne	4097b4 <__fxstatat@plt+0x63c4>  // b.any
  40979c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  4097a0:	ldr	x1, [x8, #2432]
  4097a4:	ldur	x2, [x29, #-48]
  4097a8:	add	x0, x23, x28
  4097ac:	bl	402b50 <memcpy@plt>
  4097b0:	b	409b0c <__fxstatat@plt+0x671c>
  4097b4:	add	x19, x23, x25
  4097b8:	mov	x0, x19
  4097bc:	bl	40a0d0 <__fxstatat@plt+0x6ce0>
  4097c0:	mov	x28, x0
  4097c4:	cbz	x27, 4097dc <__fxstatat@plt+0x63ec>
  4097c8:	mov	x0, x27
  4097cc:	bl	403080 <rewinddir@plt>
  4097d0:	mov	w8, #0x2                   	// #2
  4097d4:	stur	w8, [x29, #-28]
  4097d8:	b	409848 <__fxstatat@plt+0x6458>
  4097dc:	ldrh	w8, [x19]
  4097e0:	ldr	w0, [sp, #28]
  4097e4:	mov	w9, #0x2e                  	// #46
  4097e8:	sub	x3, x29, #0xc
  4097ec:	mov	x1, x23
  4097f0:	mov	w2, wzr
  4097f4:	strh	w9, [x19]
  4097f8:	sturh	w8, [x29, #-8]
  4097fc:	bl	40c0e4 <__fxstatat@plt+0x8cf4>
  409800:	mov	x27, x0
  409804:	cbz	x0, 409810 <__fxstatat@plt+0x6420>
  409808:	mov	w10, #0x2                   	// #2
  40980c:	b	409824 <__fxstatat@plt+0x6434>
  409810:	bl	403310 <__errno_location@plt>
  409814:	ldr	w8, [x0]
  409818:	cmp	w8, #0xc
  40981c:	mov	w8, #0x2                   	// #2
  409820:	cinc	w10, w8, eq  // eq = none
  409824:	ldurh	w8, [x29, #-8]
  409828:	add	x9, x19, x28
  40982c:	strh	w8, [x19]
  409830:	mov	w8, #0x7e2e                	// #32302
  409834:	movk	w8, #0x7e31, lsl #16
  409838:	strb	wzr, [x9, #4]
  40983c:	str	w8, [x9]
  409840:	cbz	x27, 409a68 <__fxstatat@plt+0x6678>
  409844:	stur	w10, [x29, #-28]
  409848:	mov	x0, x27
  40984c:	bl	402ef0 <readdir@plt>
  409850:	cbz	x0, 409878 <__fxstatat@plt+0x6488>
  409854:	ldr	x8, [sp, #56]
  409858:	mov	x24, x0
  40985c:	stur	w21, [x29, #-60]
  409860:	add	x26, x28, #0x4
  409864:	add	x21, x28, #0x2
  409868:	str	x8, [sp, #40]
  40986c:	mov	w8, #0x1                   	// #1
  409870:	stur	x8, [x29, #-56]
  409874:	b	4098a0 <__fxstatat@plt+0x64b0>
  409878:	ldur	x28, [x29, #-40]
  40987c:	b	409a24 <__fxstatat@plt+0x6634>
  409880:	add	w9, w9, #0x1
  409884:	strb	w9, [x8]
  409888:	mov	w8, w22
  40988c:	stur	w22, [x29, #-28]
  409890:	mov	x0, x27
  409894:	bl	402ef0 <readdir@plt>
  409898:	mov	x24, x0
  40989c:	cbz	x0, 409a14 <__fxstatat@plt+0x6624>
  4098a0:	add	x19, x24, #0x13
  4098a4:	mov	x0, x19
  4098a8:	bl	402b80 <strlen@plt>
  4098ac:	cmp	x0, x26
  4098b0:	b.cc	409890 <__fxstatat@plt+0x64a0>  // b.lo, b.ul, b.last
  4098b4:	add	x0, x23, x25
  4098b8:	mov	x1, x19
  4098bc:	mov	x2, x21
  4098c0:	bl	402ee0 <bcmp@plt>
  4098c4:	cbnz	w0, 409890 <__fxstatat@plt+0x64a0>
  4098c8:	add	x19, x24, x28
  4098cc:	ldrb	w9, [x19, #21]!
  4098d0:	sub	w8, w9, #0x31
  4098d4:	cmp	w8, #0x8
  4098d8:	b.hi	409890 <__fxstatat@plt+0x64a0>  // b.pmore
  4098dc:	sub	x8, x19, #0x2
  4098e0:	ldrb	w8, [x8, #3]
  4098e4:	cmp	w9, #0x39
  4098e8:	cset	w22, eq  // eq = none
  4098ec:	sub	w9, w8, #0x30
  4098f0:	cmp	w9, #0x9
  4098f4:	b.hi	409934 <__fxstatat@plt+0x6544>  // b.pmore
  4098f8:	add	x9, x24, x28
  4098fc:	mov	w10, #0x17                  	// #23
  409900:	and	w11, w8, #0xff
  409904:	ldrb	w8, [x9, x10]
  409908:	cmp	w11, #0x39
  40990c:	cset	w11, eq  // eq = none
  409910:	and	w22, w11, w22
  409914:	sub	w11, w8, #0x30
  409918:	cmp	w11, #0xa
  40991c:	add	x10, x10, #0x1
  409920:	b.cc	409900 <__fxstatat@plt+0x6510>  // b.lo, b.ul, b.last
  409924:	sub	x20, x10, #0x16
  409928:	cmp	w8, #0x7e
  40992c:	b.ne	409890 <__fxstatat@plt+0x64a0>  // b.any
  409930:	b	409940 <__fxstatat@plt+0x6550>
  409934:	mov	w20, #0x1                   	// #1
  409938:	cmp	w8, #0x7e
  40993c:	b.ne	409890 <__fxstatat@plt+0x64a0>  // b.any
  409940:	add	x8, x20, x19
  409944:	ldrb	w8, [x8, #1]
  409948:	cbnz	w8, 409890 <__fxstatat@plt+0x64a0>
  40994c:	ldur	x8, [x29, #-56]
  409950:	cmp	x8, x20
  409954:	b.cs	4099ec <__fxstatat@plt+0x65fc>  // b.hs, b.nlast
  409958:	ldr	x8, [sp, #8]
  40995c:	add	x9, x20, x22
  409960:	stur	x9, [x29, #-56]
  409964:	add	x8, x8, x9
  409968:	ldr	x9, [sp, #40]
  40996c:	cmp	x9, x8
  409970:	b.cs	409998 <__fxstatat@plt+0x65a8>  // b.hs, b.nlast
  409974:	lsr	x9, x8, #62
  409978:	cmp	x9, #0x0
  40997c:	cset	w9, eq  // eq = none
  409980:	lsl	x1, x8, x9
  409984:	mov	x0, x23
  409988:	str	x1, [sp, #40]
  40998c:	bl	402f00 <realloc@plt>
  409990:	cbz	x0, 409bec <__fxstatat@plt+0x67fc>
  409994:	mov	x23, x0
  409998:	ldur	x9, [x29, #-40]
  40999c:	mov	w10, #0x7e2e                	// #32302
  4099a0:	add	x2, x20, #0x2
  4099a4:	mov	x1, x19
  4099a8:	add	x8, x23, x9
  4099ac:	strh	w10, [x23, x9]
  4099b0:	mov	w9, #0x30                  	// #48
  4099b4:	strb	w9, [x8, #2]!
  4099b8:	add	x24, x8, x22
  4099bc:	mov	x0, x24
  4099c0:	bl	402b50 <memcpy@plt>
  4099c4:	add	x8, x24, x20
  4099c8:	ldrb	w9, [x8, #-1]!
  4099cc:	cmp	w9, #0x39
  4099d0:	b.ne	409880 <__fxstatat@plt+0x6490>  // b.any
  4099d4:	mov	w10, #0x30                  	// #48
  4099d8:	strb	w10, [x8]
  4099dc:	ldrb	w9, [x8, #-1]!
  4099e0:	cmp	w9, #0x39
  4099e4:	b.eq	4099d8 <__fxstatat@plt+0x65e8>  // b.none
  4099e8:	b	409880 <__fxstatat@plt+0x6490>
  4099ec:	b.ne	409890 <__fxstatat@plt+0x64a0>  // b.any
  4099f0:	ldur	x8, [x29, #-40]
  4099f4:	ldur	x2, [x29, #-56]
  4099f8:	mov	x1, x19
  4099fc:	add	x8, x23, x8
  409a00:	add	x0, x8, #0x2
  409a04:	bl	403020 <memcmp@plt>
  409a08:	cmp	w0, #0x0
  409a0c:	b.gt	409890 <__fxstatat@plt+0x64a0>
  409a10:	b	409958 <__fxstatat@plt+0x6568>
  409a14:	ldr	w22, [sp, #52]
  409a18:	ldr	x26, [sp, #32]
  409a1c:	ldur	x28, [x29, #-40]
  409a20:	ldur	w21, [x29, #-60]
  409a24:	ldur	w10, [x29, #-28]
  409a28:	cmp	w10, #0x1
  409a2c:	b.eq	409a74 <__fxstatat@plt+0x6684>  // b.none
  409a30:	cmp	w10, #0x2
  409a34:	b.eq	409a44 <__fxstatat@plt+0x6654>  // b.none
  409a38:	cmp	w10, #0x3
  409a3c:	b.ne	409b0c <__fxstatat@plt+0x671c>  // b.any
  409a40:	b	409bec <__fxstatat@plt+0x67fc>
  409a44:	cmp	w21, #0x2
  409a48:	b.ne	409a74 <__fxstatat@plt+0x6684>  // b.any
  409a4c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409a50:	ldr	x1, [x8, #2432]
  409a54:	ldur	x2, [x29, #-48]
  409a58:	add	x0, x23, x28
  409a5c:	bl	402b50 <memcpy@plt>
  409a60:	mov	w21, #0x1                   	// #1
  409a64:	b	409a74 <__fxstatat@plt+0x6684>
  409a68:	ldur	x28, [x29, #-40]
  409a6c:	cmp	w10, #0x1
  409a70:	b.ne	409a30 <__fxstatat@plt+0x6640>  // b.any
  409a74:	ldur	w24, [x29, #-12]
  409a78:	mov	x0, x23
  409a7c:	mov	w20, w21
  409a80:	bl	40a084 <__fxstatat@plt+0x6c94>
  409a84:	mov	x19, x0
  409a88:	bl	40a0d0 <__fxstatat@plt+0x6ce0>
  409a8c:	mov	x21, x0
  409a90:	cmp	x0, #0xf
  409a94:	b.cc	409ae0 <__fxstatat@plt+0x66f0>  // b.lo, b.ul, b.last
  409a98:	ldr	x9, [sp, #16]
  409a9c:	mov	x8, x9
  409aa0:	cbnz	x9, 409ae4 <__fxstatat@plt+0x66f4>
  409aa4:	tbnz	w24, #31, 409b54 <__fxstatat@plt+0x6764>
  409aa8:	bl	403310 <__errno_location@plt>
  409aac:	mov	x22, x26
  409ab0:	mov	x26, x0
  409ab4:	str	wzr, [x0]
  409ab8:	mov	w1, #0x3                   	// #3
  409abc:	mov	w0, w24
  409ac0:	bl	402ff0 <fpathconf@plt>
  409ac4:	ldr	w8, [x26]
  409ac8:	mov	x26, x22
  409acc:	ldr	w22, [sp, #52]
  409ad0:	cmp	w8, #0x0
  409ad4:	cset	w8, eq  // eq = none
  409ad8:	sub	x8, x0, x8
  409adc:	b	409b94 <__fxstatat@plt+0x67a4>
  409ae0:	mov	w8, #0xff                  	// #255
  409ae4:	cmp	x8, x21
  409ae8:	b.cs	409b08 <__fxstatat@plt+0x6718>  // b.hs, b.nlast
  409aec:	add	x9, x23, x28
  409af0:	sub	x9, x9, x19
  409af4:	sub	x10, x8, #0x1
  409af8:	cmp	x8, x9
  409afc:	csel	x8, x9, x10, hi  // hi = pmore
  409b00:	mov	w9, #0x7e                  	// #126
  409b04:	strh	w9, [x19, x8]
  409b08:	mov	w21, w20
  409b0c:	tbz	w22, #0, 409bb8 <__fxstatat@plt+0x67c8>
  409b10:	ldur	w2, [x29, #-12]
  409b14:	tbz	w2, #31, 409b24 <__fxstatat@plt+0x6734>
  409b18:	mov	x25, xzr
  409b1c:	mov	w2, #0xffffff9c            	// #-100
  409b20:	stur	w2, [x29, #-12]
  409b24:	cmp	w21, #0x1
  409b28:	cset	w4, ne  // ne = any
  409b2c:	add	x3, x23, x25
  409b30:	mov	w0, #0xffffff9c            	// #-100
  409b34:	mov	x1, x26
  409b38:	bl	40db20 <__fxstatat@plt+0xa730>
  409b3c:	cbz	w0, 409bb8 <__fxstatat@plt+0x67c8>
  409b40:	bl	403310 <__errno_location@plt>
  409b44:	ldr	w20, [x0]
  409b48:	cmp	w20, #0x11
  409b4c:	b.eq	409784 <__fxstatat@plt+0x6394>  // b.none
  409b50:	b	409bc8 <__fxstatat@plt+0x67d8>
  409b54:	ldrh	w8, [x19]
  409b58:	sturh	w8, [x29, #-4]
  409b5c:	mov	w8, #0x2e                  	// #46
  409b60:	strh	w8, [x19]
  409b64:	bl	403310 <__errno_location@plt>
  409b68:	mov	x24, x0
  409b6c:	str	wzr, [x0]
  409b70:	mov	w1, #0x3                   	// #3
  409b74:	mov	x0, x23
  409b78:	bl	402cc0 <pathconf@plt>
  409b7c:	ldr	w8, [x24]
  409b80:	ldurh	w9, [x29, #-4]
  409b84:	cmp	w8, #0x0
  409b88:	cset	w8, eq  // eq = none
  409b8c:	sub	x8, x0, x8
  409b90:	strh	w9, [x19]
  409b94:	cmn	x8, #0x1
  409b98:	mov	w9, #0xe                   	// #14
  409b9c:	csinv	x9, x9, xzr, ne  // ne = any
  409ba0:	cmp	x8, #0x0
  409ba4:	csel	x8, x8, x9, ge  // ge = tcont
  409ba8:	str	x8, [sp, #16]
  409bac:	cmp	x8, x21
  409bb0:	b.cc	409aec <__fxstatat@plt+0x66fc>  // b.lo, b.ul, b.last
  409bb4:	b	409b08 <__fxstatat@plt+0x6718>
  409bb8:	cbz	x27, 409c04 <__fxstatat@plt+0x6814>
  409bbc:	mov	x0, x27
  409bc0:	bl	402f50 <closedir@plt>
  409bc4:	b	409c04 <__fxstatat@plt+0x6814>
  409bc8:	mov	x19, x0
  409bcc:	cbz	x27, 409bd8 <__fxstatat@plt+0x67e8>
  409bd0:	mov	x0, x27
  409bd4:	bl	402f50 <closedir@plt>
  409bd8:	mov	x0, x23
  409bdc:	bl	4030e0 <free@plt>
  409be0:	mov	x23, xzr
  409be4:	str	w20, [x19]
  409be8:	b	409c04 <__fxstatat@plt+0x6814>
  409bec:	mov	x0, x23
  409bf0:	bl	4030e0 <free@plt>
  409bf4:	bl	403310 <__errno_location@plt>
  409bf8:	mov	w8, #0xc                   	// #12
  409bfc:	mov	x23, xzr
  409c00:	str	w8, [x0]
  409c04:	mov	x0, x23
  409c08:	ldp	x20, x19, [sp, #208]
  409c0c:	ldp	x22, x21, [sp, #192]
  409c10:	ldp	x24, x23, [sp, #176]
  409c14:	ldp	x26, x25, [sp, #160]
  409c18:	ldp	x28, x27, [sp, #144]
  409c1c:	ldp	x29, x30, [sp, #128]
  409c20:	add	sp, sp, #0xe0
  409c24:	ret
  409c28:	mov	w3, #0x1                   	// #1
  409c2c:	b	40968c <__fxstatat@plt+0x629c>
  409c30:	stp	x29, x30, [sp, #-16]!
  409c34:	mov	w3, wzr
  409c38:	mov	x29, sp
  409c3c:	bl	40968c <__fxstatat@plt+0x629c>
  409c40:	cbz	x0, 409c4c <__fxstatat@plt+0x685c>
  409c44:	ldp	x29, x30, [sp], #16
  409c48:	ret
  409c4c:	bl	4103cc <__fxstatat@plt+0xcfdc>
  409c50:	stp	x29, x30, [sp, #-32]!
  409c54:	str	x19, [sp, #16]
  409c58:	mov	x29, sp
  409c5c:	cbz	x1, 409c94 <__fxstatat@plt+0x68a4>
  409c60:	ldrb	w8, [x1]
  409c64:	cbz	w8, 409c94 <__fxstatat@plt+0x68a4>
  409c68:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409c6c:	ldr	x5, [x8, #1264]
  409c70:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  409c74:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409c78:	add	x19, x19, #0x7a0
  409c7c:	add	x2, x2, #0x7c0
  409c80:	mov	w4, #0x4                   	// #4
  409c84:	mov	x3, x19
  409c88:	bl	411310 <__fxstatat@plt+0xdf20>
  409c8c:	ldr	w0, [x19, x0, lsl #2]
  409c90:	b	409c98 <__fxstatat@plt+0x68a8>
  409c94:	mov	w0, #0x2                   	// #2
  409c98:	ldr	x19, [sp, #16]
  409c9c:	ldp	x29, x30, [sp], #32
  409ca0:	ret
  409ca4:	stp	x29, x30, [sp, #-32]!
  409ca8:	str	x19, [sp, #16]
  409cac:	mov	x29, sp
  409cb0:	cbz	x1, 409cc8 <__fxstatat@plt+0x68d8>
  409cb4:	ldrb	w8, [x1]
  409cb8:	cbz	w8, 409cc8 <__fxstatat@plt+0x68d8>
  409cbc:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409cc0:	ldr	x5, [x8, #1264]
  409cc4:	b	409cf4 <__fxstatat@plt+0x6904>
  409cc8:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  409ccc:	add	x0, x0, #0x809
  409cd0:	bl	403330 <getenv@plt>
  409cd4:	cbz	x0, 409d18 <__fxstatat@plt+0x6928>
  409cd8:	ldrb	w8, [x0]
  409cdc:	mov	x1, x0
  409ce0:	cbz	w8, 409d18 <__fxstatat@plt+0x6928>
  409ce4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409ce8:	ldr	x5, [x8, #1264]
  409cec:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  409cf0:	add	x0, x0, #0x808
  409cf4:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  409cf8:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409cfc:	add	x19, x19, #0x7a0
  409d00:	add	x2, x2, #0x7c0
  409d04:	mov	w4, #0x4                   	// #4
  409d08:	mov	x3, x19
  409d0c:	bl	411310 <__fxstatat@plt+0xdf20>
  409d10:	ldr	w0, [x19, x0, lsl #2]
  409d14:	b	409d1c <__fxstatat@plt+0x692c>
  409d18:	mov	w0, #0x2                   	// #2
  409d1c:	ldr	x19, [sp, #16]
  409d20:	ldp	x29, x30, [sp], #32
  409d24:	ret
  409d28:	cbz	x0, 409d74 <__fxstatat@plt+0x6984>
  409d2c:	cbz	x1, 409d80 <__fxstatat@plt+0x6990>
  409d30:	mov	x9, x0
  409d34:	mov	x10, x1
  409d38:	mov	x8, x10
  409d3c:	udiv	x10, x9, x10
  409d40:	msub	x10, x10, x8, x9
  409d44:	mov	x9, x8
  409d48:	cbnz	x10, 409d38 <__fxstatat@plt+0x6948>
  409d4c:	udiv	x8, x0, x8
  409d50:	umulh	x9, x1, x8
  409d54:	mul	x8, x1, x8
  409d58:	cmp	xzr, x9
  409d5c:	cset	w9, ne  // ne = any
  409d60:	cmp	x8, x2
  409d64:	b.hi	409d80 <__fxstatat@plt+0x6990>  // b.pmore
  409d68:	cbnz	w9, 409d80 <__fxstatat@plt+0x6990>
  409d6c:	mov	x0, x8
  409d70:	ret
  409d74:	cmp	x1, #0x0
  409d78:	mov	w8, #0x2000                	// #8192
  409d7c:	csel	x0, x1, x8, ne  // ne = any
  409d80:	cmp	x0, x2
  409d84:	csel	x8, x2, x0, hi  // hi = pmore
  409d88:	mov	x0, x8
  409d8c:	ret
  409d90:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409d94:	str	x0, [x8, #2440]
  409d98:	ret
  409d9c:	stp	x29, x30, [sp, #-48]!
  409da0:	stp	x20, x19, [sp, #32]
  409da4:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  409da8:	ldr	x19, [x20, #1312]
  409dac:	str	x21, [sp, #16]
  409db0:	mov	x29, sp
  409db4:	mov	x0, x19
  409db8:	bl	410a80 <__fxstatat@plt+0xd690>
  409dbc:	cbz	x0, 409dd4 <__fxstatat@plt+0x69e4>
  409dc0:	mov	w2, #0x1                   	// #1
  409dc4:	mov	x0, x19
  409dc8:	mov	x1, xzr
  409dcc:	bl	410ac0 <__fxstatat@plt+0xd6d0>
  409dd0:	cbz	w0, 409ddc <__fxstatat@plt+0x69ec>
  409dd4:	mov	w19, wzr
  409dd8:	b	409dec <__fxstatat@plt+0x69fc>
  409ddc:	ldr	x0, [x20, #1312]
  409de0:	bl	410a38 <__fxstatat@plt+0xd648>
  409de4:	cmp	w0, #0x0
  409de8:	cset	w19, ne  // ne = any
  409dec:	ldr	x0, [x20, #1312]
  409df0:	bl	411528 <__fxstatat@plt+0xe138>
  409df4:	tbnz	w19, #0, 409e0c <__fxstatat@plt+0x6a1c>
  409df8:	cbnz	w0, 409e0c <__fxstatat@plt+0x6a1c>
  409dfc:	ldp	x20, x19, [sp, #32]
  409e00:	ldr	x21, [sp, #16]
  409e04:	ldp	x29, x30, [sp], #48
  409e08:	b	409ea4 <__fxstatat@plt+0x6ab4>
  409e0c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409e10:	add	x1, x1, #0x845
  409e14:	mov	w2, #0x5                   	// #5
  409e18:	mov	x0, xzr
  409e1c:	bl	403270 <dcgettext@plt>
  409e20:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409e24:	ldr	x21, [x8, #2440]
  409e28:	mov	x19, x0
  409e2c:	bl	403310 <__errno_location@plt>
  409e30:	ldr	w20, [x0]
  409e34:	cbnz	x21, 409e54 <__fxstatat@plt+0x6a64>
  409e38:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409e3c:	add	x2, x2, #0x213
  409e40:	mov	w0, wzr
  409e44:	mov	w1, w20
  409e48:	mov	x3, x19
  409e4c:	bl	402bc0 <error@plt>
  409e50:	b	409e78 <__fxstatat@plt+0x6a88>
  409e54:	mov	x0, x21
  409e58:	bl	40d6e0 <__fxstatat@plt+0xa2f0>
  409e5c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409e60:	mov	x3, x0
  409e64:	add	x2, x2, #0x858
  409e68:	mov	w0, wzr
  409e6c:	mov	w1, w20
  409e70:	mov	x4, x19
  409e74:	bl	402bc0 <error@plt>
  409e78:	bl	409ea4 <__fxstatat@plt+0x6ab4>
  409e7c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409e80:	ldr	w0, [x8, #1168]
  409e84:	bl	402b60 <_exit@plt>
  409e88:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409e8c:	str	x0, [x8, #2448]
  409e90:	ret
  409e94:	and	w8, w0, #0x1
  409e98:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409e9c:	strb	w8, [x9, #2456]
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-48]!
  409ea8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409eac:	ldr	x0, [x8, #1304]
  409eb0:	str	x21, [sp, #16]
  409eb4:	stp	x20, x19, [sp, #32]
  409eb8:	mov	x29, sp
  409ebc:	bl	411528 <__fxstatat@plt+0xe138>
  409ec0:	cbz	w0, 409ee0 <__fxstatat@plt+0x6af0>
  409ec4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409ec8:	ldrb	w8, [x8, #2456]
  409ecc:	cbz	w8, 409f00 <__fxstatat@plt+0x6b10>
  409ed0:	bl	403310 <__errno_location@plt>
  409ed4:	ldr	w8, [x0]
  409ed8:	cmp	w8, #0x20
  409edc:	b.ne	409f00 <__fxstatat@plt+0x6b10>  // b.any
  409ee0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409ee4:	ldr	x0, [x8, #1280]
  409ee8:	bl	411528 <__fxstatat@plt+0xe138>
  409eec:	cbnz	w0, 409f6c <__fxstatat@plt+0x6b7c>
  409ef0:	ldp	x20, x19, [sp, #32]
  409ef4:	ldr	x21, [sp, #16]
  409ef8:	ldp	x29, x30, [sp], #48
  409efc:	ret
  409f00:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409f04:	add	x1, x1, #0x85f
  409f08:	mov	w2, #0x5                   	// #5
  409f0c:	mov	x0, xzr
  409f10:	bl	403270 <dcgettext@plt>
  409f14:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  409f18:	ldr	x21, [x8, #2448]
  409f1c:	mov	x19, x0
  409f20:	bl	403310 <__errno_location@plt>
  409f24:	ldr	w20, [x0]
  409f28:	cbnz	x21, 409f48 <__fxstatat@plt+0x6b58>
  409f2c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409f30:	add	x2, x2, #0x213
  409f34:	mov	w0, wzr
  409f38:	mov	w1, w20
  409f3c:	mov	x3, x19
  409f40:	bl	402bc0 <error@plt>
  409f44:	b	409f6c <__fxstatat@plt+0x6b7c>
  409f48:	mov	x0, x21
  409f4c:	bl	40d6e0 <__fxstatat@plt+0xa2f0>
  409f50:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409f54:	mov	x3, x0
  409f58:	add	x2, x2, #0x858
  409f5c:	mov	w0, wzr
  409f60:	mov	w1, w20
  409f64:	mov	x4, x19
  409f68:	bl	402bc0 <error@plt>
  409f6c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409f70:	ldr	w0, [x8, #1168]
  409f74:	bl	402b60 <_exit@plt>
  409f78:	stp	x29, x30, [sp, #-16]!
  409f7c:	mov	x29, sp
  409f80:	bl	409fec <__fxstatat@plt+0x6bfc>
  409f84:	cbz	x0, 409f90 <__fxstatat@plt+0x6ba0>
  409f88:	ldp	x29, x30, [sp], #16
  409f8c:	ret
  409f90:	bl	4103cc <__fxstatat@plt+0xcfdc>
  409f94:	stp	x29, x30, [sp, #-48]!
  409f98:	str	x21, [sp, #16]
  409f9c:	stp	x20, x19, [sp, #32]
  409fa0:	mov	x20, x0
  409fa4:	ldrb	w8, [x20], #-1
  409fa8:	mov	x29, sp
  409fac:	mov	x19, x0
  409fb0:	cmp	w8, #0x2f
  409fb4:	cset	w21, eq  // eq = none
  409fb8:	bl	40a084 <__fxstatat@plt+0x6c94>
  409fbc:	sub	x8, x0, x19
  409fc0:	mov	x0, x8
  409fc4:	cmp	x8, x21
  409fc8:	b.ls	409fdc <__fxstatat@plt+0x6bec>  // b.plast
  409fcc:	ldrb	w8, [x20, x0]
  409fd0:	cmp	w8, #0x2f
  409fd4:	sub	x8, x0, #0x1
  409fd8:	b.eq	409fc0 <__fxstatat@plt+0x6bd0>  // b.none
  409fdc:	ldp	x20, x19, [sp, #32]
  409fe0:	ldr	x21, [sp, #16]
  409fe4:	ldp	x29, x30, [sp], #48
  409fe8:	ret
  409fec:	stp	x29, x30, [sp, #-48]!
  409ff0:	stp	x22, x21, [sp, #16]
  409ff4:	stp	x20, x19, [sp, #32]
  409ff8:	mov	x21, x0
  409ffc:	ldrb	w8, [x21], #-1
  40a000:	mov	x29, sp
  40a004:	mov	x19, x0
  40a008:	cmp	w8, #0x2f
  40a00c:	cset	w22, eq  // eq = none
  40a010:	bl	40a084 <__fxstatat@plt+0x6c94>
  40a014:	sub	x8, x0, x19
  40a018:	mov	x20, x8
  40a01c:	cmp	x8, x22
  40a020:	b.ls	40a034 <__fxstatat@plt+0x6c44>  // b.plast
  40a024:	ldrb	w8, [x21, x20]
  40a028:	cmp	w8, #0x2f
  40a02c:	sub	x8, x20, #0x1
  40a030:	b.eq	40a018 <__fxstatat@plt+0x6c28>  // b.none
  40a034:	cmp	x20, #0x0
  40a038:	cinc	x8, x20, eq  // eq = none
  40a03c:	add	x0, x8, #0x1
  40a040:	bl	402db0 <malloc@plt>
  40a044:	mov	x21, x0
  40a048:	cbz	x0, 40a070 <__fxstatat@plt+0x6c80>
  40a04c:	mov	x0, x21
  40a050:	mov	x1, x19
  40a054:	mov	x2, x20
  40a058:	bl	402b50 <memcpy@plt>
  40a05c:	cbnz	x20, 40a06c <__fxstatat@plt+0x6c7c>
  40a060:	mov	w8, #0x2e                  	// #46
  40a064:	mov	w20, #0x1                   	// #1
  40a068:	strb	w8, [x21]
  40a06c:	strb	wzr, [x21, x20]
  40a070:	mov	x0, x21
  40a074:	ldp	x20, x19, [sp, #32]
  40a078:	ldp	x22, x21, [sp, #16]
  40a07c:	ldp	x29, x30, [sp], #48
  40a080:	ret
  40a084:	sub	x0, x0, #0x1
  40a088:	ldrb	w10, [x0, #1]!
  40a08c:	cmp	w10, #0x2f
  40a090:	b.eq	40a088 <__fxstatat@plt+0x6c98>  // b.none
  40a094:	mov	w8, wzr
  40a098:	mov	x9, x0
  40a09c:	b	40a0a8 <__fxstatat@plt+0x6cb8>
  40a0a0:	ldrb	w10, [x9, #1]!
  40a0a4:	mov	w8, #0x1                   	// #1
  40a0a8:	and	w10, w10, #0xff
  40a0ac:	cmp	w10, #0x2f
  40a0b0:	b.eq	40a0a0 <__fxstatat@plt+0x6cb0>  // b.none
  40a0b4:	cbz	w10, 40a0cc <__fxstatat@plt+0x6cdc>
  40a0b8:	tst	w8, #0x1
  40a0bc:	csel	x0, x9, x0, ne  // ne = any
  40a0c0:	ldrb	w10, [x9, #1]!
  40a0c4:	mov	w8, wzr
  40a0c8:	b	40a0a8 <__fxstatat@plt+0x6cb8>
  40a0cc:	ret
  40a0d0:	stp	x29, x30, [sp, #-32]!
  40a0d4:	str	x19, [sp, #16]
  40a0d8:	mov	x29, sp
  40a0dc:	mov	x19, x0
  40a0e0:	bl	402b80 <strlen@plt>
  40a0e4:	mov	x8, x0
  40a0e8:	sub	x9, x19, #0x1
  40a0ec:	mov	x0, x8
  40a0f0:	cmp	x8, #0x2
  40a0f4:	b.cc	40a108 <__fxstatat@plt+0x6d18>  // b.lo, b.ul, b.last
  40a0f8:	ldrb	w8, [x9, x0]
  40a0fc:	cmp	w8, #0x2f
  40a100:	sub	x8, x0, #0x1
  40a104:	b.eq	40a0ec <__fxstatat@plt+0x6cfc>  // b.none
  40a108:	ldr	x19, [sp, #16]
  40a10c:	ldp	x29, x30, [sp], #32
  40a110:	ret
  40a114:	b	402fc0 <posix_fadvise@plt>
  40a118:	cbz	x0, 40a148 <__fxstatat@plt+0x6d58>
  40a11c:	stp	x29, x30, [sp, #-32]!
  40a120:	str	x19, [sp, #16]
  40a124:	mov	x29, sp
  40a128:	mov	w19, w1
  40a12c:	bl	402d40 <fileno@plt>
  40a130:	mov	w3, w19
  40a134:	ldr	x19, [sp, #16]
  40a138:	mov	x1, xzr
  40a13c:	mov	x2, xzr
  40a140:	ldp	x29, x30, [sp], #32
  40a144:	b	402fc0 <posix_fadvise@plt>
  40a148:	ret
  40a14c:	sub	sp, sp, #0xe0
  40a150:	stp	x29, x30, [sp, #208]
  40a154:	add	x29, sp, #0xd0
  40a158:	stp	x2, x3, [x29, #-80]
  40a15c:	stp	x4, x5, [x29, #-64]
  40a160:	stp	x6, x7, [x29, #-48]
  40a164:	stp	q1, q2, [sp, #16]
  40a168:	stp	q3, q4, [sp, #48]
  40a16c:	str	q0, [sp]
  40a170:	stp	q5, q6, [sp, #80]
  40a174:	str	q7, [sp, #112]
  40a178:	tbnz	w1, #6, 40a184 <__fxstatat@plt+0x6d94>
  40a17c:	mov	w2, wzr
  40a180:	b	40a1dc <__fxstatat@plt+0x6dec>
  40a184:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a188:	mov	x11, sp
  40a18c:	sub	x12, x29, #0x50
  40a190:	movk	x9, #0xff80, lsl #32
  40a194:	add	x10, x29, #0x10
  40a198:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a19c:	add	x11, x11, #0x80
  40a1a0:	add	x12, x12, #0x30
  40a1a4:	stp	x11, x9, [x29, #-16]
  40a1a8:	stp	x10, x12, [x29, #-32]
  40a1ac:	tbz	w8, #31, 40a1cc <__fxstatat@plt+0x6ddc>
  40a1b0:	add	w9, w8, #0x8
  40a1b4:	cmn	w8, #0x8
  40a1b8:	stur	w9, [x29, #-8]
  40a1bc:	b.gt	40a1cc <__fxstatat@plt+0x6ddc>
  40a1c0:	ldur	x9, [x29, #-24]
  40a1c4:	add	x8, x9, x8
  40a1c8:	b	40a1d8 <__fxstatat@plt+0x6de8>
  40a1cc:	ldur	x8, [x29, #-32]
  40a1d0:	add	x9, x8, #0x8
  40a1d4:	stur	x9, [x29, #-32]
  40a1d8:	ldr	w2, [x8]
  40a1dc:	bl	402de0 <open@plt>
  40a1e0:	bl	40eba4 <__fxstatat@plt+0xb7b4>
  40a1e4:	ldp	x29, x30, [sp, #208]
  40a1e8:	add	sp, sp, #0xe0
  40a1ec:	ret
  40a1f0:	stp	x29, x30, [sp, #-48]!
  40a1f4:	stp	x22, x21, [sp, #16]
  40a1f8:	stp	x20, x19, [sp, #32]
  40a1fc:	mov	x29, sp
  40a200:	cbz	x0, 40a260 <__fxstatat@plt+0x6e70>
  40a204:	mov	x20, x0
  40a208:	mov	w0, #0x18                  	// #24
  40a20c:	mov	x21, x2
  40a210:	mov	x22, x1
  40a214:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40a218:	mov	x19, x0
  40a21c:	mov	x0, x22
  40a220:	bl	410374 <__fxstatat@plt+0xcf84>
  40a224:	str	x0, [x19]
  40a228:	ldr	q0, [x21]
  40a22c:	mov	x0, x20
  40a230:	mov	x1, x19
  40a234:	ext	v0.16b, v0.16b, v0.16b, #8
  40a238:	stur	q0, [x19, #8]
  40a23c:	bl	40b494 <__fxstatat@plt+0x80a4>
  40a240:	cbz	x0, 40a270 <__fxstatat@plt+0x6e80>
  40a244:	cmp	x0, x19
  40a248:	b.eq	40a260 <__fxstatat@plt+0x6e70>  // b.none
  40a24c:	mov	x0, x19
  40a250:	ldp	x20, x19, [sp, #32]
  40a254:	ldp	x22, x21, [sp, #16]
  40a258:	ldp	x29, x30, [sp], #48
  40a25c:	b	40b7d0 <__fxstatat@plt+0x83e0>
  40a260:	ldp	x20, x19, [sp, #32]
  40a264:	ldp	x22, x21, [sp, #16]
  40a268:	ldp	x29, x30, [sp], #48
  40a26c:	ret
  40a270:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40a274:	cbz	x0, 40a2ac <__fxstatat@plt+0x6ebc>
  40a278:	sub	sp, sp, #0x30
  40a27c:	stp	x29, x30, [sp, #32]
  40a280:	str	x1, [sp, #8]
  40a284:	ldr	q0, [x2]
  40a288:	add	x1, sp, #0x8
  40a28c:	add	x29, sp, #0x20
  40a290:	ext	v0.16b, v0.16b, v0.16b, #8
  40a294:	stur	q0, [sp, #16]
  40a298:	bl	40a7a4 <__fxstatat@plt+0x73b4>
  40a29c:	ldp	x29, x30, [sp, #32]
  40a2a0:	cmp	x0, #0x0
  40a2a4:	cset	w0, ne  // ne = any
  40a2a8:	add	sp, sp, #0x30
  40a2ac:	ret
  40a2b0:	and	w8, w0, #0xf000
  40a2b4:	sub	w8, w8, #0x1, lsl #12
  40a2b8:	lsr	w8, w8, #12
  40a2bc:	cmp	w8, #0xb
  40a2c0:	b.hi	40a2f0 <__fxstatat@plt+0x6f00>  // b.pmore
  40a2c4:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40a2c8:	add	x9, x9, #0x86b
  40a2cc:	adr	x10, 40a2e0 <__fxstatat@plt+0x6ef0>
  40a2d0:	ldrb	w11, [x9, x8]
  40a2d4:	add	x10, x10, x11, lsl #2
  40a2d8:	mov	w8, #0x2d                  	// #45
  40a2dc:	br	x10
  40a2e0:	mov	w8, #0x70                  	// #112
  40a2e4:	b	40a314 <__fxstatat@plt+0x6f24>
  40a2e8:	mov	w8, #0x63                  	// #99
  40a2ec:	b	40a314 <__fxstatat@plt+0x6f24>
  40a2f0:	mov	w8, #0x3f                  	// #63
  40a2f4:	b	40a314 <__fxstatat@plt+0x6f24>
  40a2f8:	mov	w8, #0x64                  	// #100
  40a2fc:	b	40a314 <__fxstatat@plt+0x6f24>
  40a300:	mov	w8, #0x6c                  	// #108
  40a304:	b	40a314 <__fxstatat@plt+0x6f24>
  40a308:	mov	w8, #0x73                  	// #115
  40a30c:	b	40a314 <__fxstatat@plt+0x6f24>
  40a310:	mov	w8, #0x62                  	// #98
  40a314:	strb	w8, [x1]
  40a318:	tst	w0, #0x100
  40a31c:	mov	w8, #0x72                  	// #114
  40a320:	mov	w9, #0x2d                  	// #45
  40a324:	mov	w10, #0x77                  	// #119
  40a328:	csel	w14, w9, w8, eq  // eq = none
  40a32c:	tst	w0, #0x80
  40a330:	mov	w11, #0x53                  	// #83
  40a334:	mov	w12, #0x73                  	// #115
  40a338:	mov	w13, #0x78                  	// #120
  40a33c:	strb	w14, [x1, #1]
  40a340:	csel	w14, w9, w10, eq  // eq = none
  40a344:	tst	w0, #0x40
  40a348:	strb	w14, [x1, #2]
  40a34c:	csel	w14, w12, w11, ne  // ne = any
  40a350:	csel	w15, w13, w9, ne  // ne = any
  40a354:	tst	w0, #0x800
  40a358:	csel	w14, w15, w14, eq  // eq = none
  40a35c:	tst	w0, #0x20
  40a360:	strb	w14, [x1, #3]
  40a364:	csel	w14, w9, w8, eq  // eq = none
  40a368:	tst	w0, #0x10
  40a36c:	strb	w14, [x1, #4]
  40a370:	csel	w14, w9, w10, eq  // eq = none
  40a374:	tst	w0, #0x8
  40a378:	csel	w11, w12, w11, ne  // ne = any
  40a37c:	csel	w12, w13, w9, ne  // ne = any
  40a380:	tst	w0, #0x400
  40a384:	csel	w11, w12, w11, eq  // eq = none
  40a388:	tst	w0, #0x4
  40a38c:	csel	w8, w9, w8, eq  // eq = none
  40a390:	tst	w0, #0x2
  40a394:	mov	w15, #0x54                  	// #84
  40a398:	strb	w14, [x1, #5]
  40a39c:	mov	w14, #0x74                  	// #116
  40a3a0:	strb	w8, [x1, #7]
  40a3a4:	csel	w8, w9, w10, eq  // eq = none
  40a3a8:	tst	w0, #0x1
  40a3ac:	strb	w8, [x1, #8]
  40a3b0:	csel	w8, w14, w15, ne  // ne = any
  40a3b4:	csel	w9, w13, w9, ne  // ne = any
  40a3b8:	tst	w0, #0x200
  40a3bc:	mov	w12, #0x20                  	// #32
  40a3c0:	csel	w8, w9, w8, eq  // eq = none
  40a3c4:	strb	w11, [x1, #6]
  40a3c8:	strb	w8, [x1, #9]
  40a3cc:	strh	w12, [x1, #10]
  40a3d0:	ret
  40a3d4:	ldr	w0, [x0, #16]
  40a3d8:	b	40a2b0 <__fxstatat@plt+0x6ec0>
  40a3dc:	stp	x29, x30, [sp, #-16]!
  40a3e0:	mov	x29, sp
  40a3e4:	bl	40a3f8 <__fxstatat@plt+0x7008>
  40a3e8:	cbz	x0, 40a3f4 <__fxstatat@plt+0x7004>
  40a3ec:	ldp	x29, x30, [sp], #16
  40a3f0:	ret
  40a3f4:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40a3f8:	stp	x29, x30, [sp, #-80]!
  40a3fc:	stp	x26, x25, [sp, #16]
  40a400:	stp	x24, x23, [sp, #32]
  40a404:	stp	x22, x21, [sp, #48]
  40a408:	stp	x20, x19, [sp, #64]
  40a40c:	mov	x29, sp
  40a410:	mov	x20, x2
  40a414:	mov	x19, x1
  40a418:	mov	x21, x0
  40a41c:	bl	40a084 <__fxstatat@plt+0x6c94>
  40a420:	mov	x22, x0
  40a424:	bl	40a0d0 <__fxstatat@plt+0x6ce0>
  40a428:	sub	x8, x22, x21
  40a42c:	mov	x24, x0
  40a430:	add	x23, x8, x0
  40a434:	mov	x0, x19
  40a438:	bl	402b80 <strlen@plt>
  40a43c:	mov	x22, x0
  40a440:	cbz	x24, 40a45c <__fxstatat@plt+0x706c>
  40a444:	add	x8, x23, x21
  40a448:	ldurb	w8, [x8, #-1]
  40a44c:	cmp	w8, #0x2f
  40a450:	b.ne	40a470 <__fxstatat@plt+0x7080>  // b.any
  40a454:	mov	w25, wzr
  40a458:	b	40a480 <__fxstatat@plt+0x7090>
  40a45c:	ldrb	w8, [x19]
  40a460:	cmp	w8, #0x2f
  40a464:	mov	w8, #0x2e                  	// #46
  40a468:	csel	w25, w8, wzr, eq  // eq = none
  40a46c:	b	40a480 <__fxstatat@plt+0x7090>
  40a470:	ldrb	w8, [x19]
  40a474:	cmp	w8, #0x2f
  40a478:	mov	w8, #0x2f                  	// #47
  40a47c:	csel	w25, wzr, w8, eq  // eq = none
  40a480:	cmp	w25, #0x0
  40a484:	add	x8, x22, x23
  40a488:	cinc	x8, x8, ne  // ne = any
  40a48c:	add	x0, x8, #0x1
  40a490:	cset	w26, ne  // ne = any
  40a494:	bl	402db0 <malloc@plt>
  40a498:	mov	x24, x0
  40a49c:	cbz	x0, 40a4d8 <__fxstatat@plt+0x70e8>
  40a4a0:	mov	x3, #0xffffffffffffffff    	// #-1
  40a4a4:	mov	x0, x24
  40a4a8:	mov	x1, x21
  40a4ac:	mov	x2, x23
  40a4b0:	bl	403240 <__mempcpy_chk@plt>
  40a4b4:	strb	w25, [x0]
  40a4b8:	add	x0, x0, x26
  40a4bc:	cbz	x20, 40a4c4 <__fxstatat@plt+0x70d4>
  40a4c0:	str	x0, [x20]
  40a4c4:	mov	x3, #0xffffffffffffffff    	// #-1
  40a4c8:	mov	x1, x19
  40a4cc:	mov	x2, x22
  40a4d0:	bl	403240 <__mempcpy_chk@plt>
  40a4d4:	strb	wzr, [x0]
  40a4d8:	mov	x0, x24
  40a4dc:	ldp	x20, x19, [sp, #64]
  40a4e0:	ldp	x22, x21, [sp, #48]
  40a4e4:	ldp	x24, x23, [sp, #32]
  40a4e8:	ldp	x26, x25, [sp, #16]
  40a4ec:	ldp	x29, x30, [sp], #80
  40a4f0:	ret
  40a4f4:	stp	x29, x30, [sp, #-48]!
  40a4f8:	stp	x22, x21, [sp, #16]
  40a4fc:	stp	x20, x19, [sp, #32]
  40a500:	mov	x29, sp
  40a504:	cbz	x2, 40a548 <__fxstatat@plt+0x7158>
  40a508:	mov	x20, x2
  40a50c:	mov	x21, x1
  40a510:	mov	w22, w0
  40a514:	mov	x19, xzr
  40a518:	mov	w0, w22
  40a51c:	mov	x1, x21
  40a520:	mov	x2, x20
  40a524:	bl	40dcf0 <__fxstatat@plt+0xa900>
  40a528:	cmn	x0, #0x1
  40a52c:	b.eq	40a558 <__fxstatat@plt+0x7168>  // b.none
  40a530:	cbz	x0, 40a550 <__fxstatat@plt+0x7160>
  40a534:	add	x19, x0, x19
  40a538:	subs	x20, x20, x0
  40a53c:	add	x21, x21, x0
  40a540:	b.ne	40a518 <__fxstatat@plt+0x7128>  // b.any
  40a544:	b	40a558 <__fxstatat@plt+0x7168>
  40a548:	mov	x19, xzr
  40a54c:	b	40a558 <__fxstatat@plt+0x7168>
  40a550:	bl	403310 <__errno_location@plt>
  40a554:	str	wzr, [x0]
  40a558:	mov	x0, x19
  40a55c:	ldp	x20, x19, [sp, #32]
  40a560:	ldp	x22, x21, [sp, #16]
  40a564:	ldp	x29, x30, [sp], #48
  40a568:	ret
  40a56c:	stp	x29, x30, [sp, #-48]!
  40a570:	stp	x22, x21, [sp, #16]
  40a574:	stp	x20, x19, [sp, #32]
  40a578:	mov	x29, sp
  40a57c:	cbz	x2, 40a5c0 <__fxstatat@plt+0x71d0>
  40a580:	mov	x20, x2
  40a584:	mov	x21, x1
  40a588:	mov	w22, w0
  40a58c:	mov	x19, xzr
  40a590:	mov	w0, w22
  40a594:	mov	x1, x21
  40a598:	mov	x2, x20
  40a59c:	bl	40dd6c <__fxstatat@plt+0xa97c>
  40a5a0:	cmn	x0, #0x1
  40a5a4:	b.eq	40a5d4 <__fxstatat@plt+0x71e4>  // b.none
  40a5a8:	cbz	x0, 40a5c8 <__fxstatat@plt+0x71d8>
  40a5ac:	add	x19, x0, x19
  40a5b0:	subs	x20, x20, x0
  40a5b4:	add	x21, x21, x0
  40a5b8:	b.ne	40a590 <__fxstatat@plt+0x71a0>  // b.any
  40a5bc:	b	40a5d4 <__fxstatat@plt+0x71e4>
  40a5c0:	mov	x19, xzr
  40a5c4:	b	40a5d4 <__fxstatat@plt+0x71e4>
  40a5c8:	bl	403310 <__errno_location@plt>
  40a5cc:	mov	w8, #0x1c                  	// #28
  40a5d0:	str	w8, [x0]
  40a5d4:	mov	x0, x19
  40a5d8:	ldp	x20, x19, [sp, #32]
  40a5dc:	ldp	x22, x21, [sp, #16]
  40a5e0:	ldp	x29, x30, [sp], #48
  40a5e4:	ret
  40a5e8:	ldr	x0, [x0, #16]
  40a5ec:	ret
  40a5f0:	ldr	x0, [x0, #24]
  40a5f4:	ret
  40a5f8:	ldr	x0, [x0, #32]
  40a5fc:	ret
  40a600:	ldp	x8, x9, [x0]
  40a604:	cmp	x8, x9
  40a608:	b.cs	40a648 <__fxstatat@plt+0x7258>  // b.hs, b.nlast
  40a60c:	mov	x0, xzr
  40a610:	b	40a620 <__fxstatat@plt+0x7230>
  40a614:	add	x8, x8, #0x10
  40a618:	cmp	x8, x9
  40a61c:	b.cs	40a64c <__fxstatat@plt+0x725c>  // b.hs, b.nlast
  40a620:	ldr	x10, [x8]
  40a624:	cbz	x10, 40a614 <__fxstatat@plt+0x7224>
  40a628:	mov	x10, xzr
  40a62c:	mov	x11, x8
  40a630:	ldr	x11, [x11, #8]
  40a634:	add	x10, x10, #0x1
  40a638:	cbnz	x11, 40a630 <__fxstatat@plt+0x7240>
  40a63c:	cmp	x10, x0
  40a640:	csel	x0, x10, x0, hi  // hi = pmore
  40a644:	b	40a614 <__fxstatat@plt+0x7224>
  40a648:	mov	x0, xzr
  40a64c:	ret
  40a650:	ldp	x9, x10, [x0]
  40a654:	cmp	x9, x10
  40a658:	b.cs	40a694 <__fxstatat@plt+0x72a4>  // b.hs, b.nlast
  40a65c:	mov	x8, xzr
  40a660:	mov	x11, xzr
  40a664:	b	40a674 <__fxstatat@plt+0x7284>
  40a668:	add	x9, x9, #0x10
  40a66c:	cmp	x9, x10
  40a670:	b.cs	40a69c <__fxstatat@plt+0x72ac>  // b.hs, b.nlast
  40a674:	ldr	x12, [x9]
  40a678:	cbz	x12, 40a668 <__fxstatat@plt+0x7278>
  40a67c:	mov	x12, x9
  40a680:	ldr	x12, [x12, #8]
  40a684:	add	x8, x8, #0x1
  40a688:	cbnz	x12, 40a680 <__fxstatat@plt+0x7290>
  40a68c:	add	x11, x11, #0x1
  40a690:	b	40a668 <__fxstatat@plt+0x7278>
  40a694:	mov	x11, xzr
  40a698:	mov	x8, xzr
  40a69c:	ldr	x9, [x0, #24]
  40a6a0:	cmp	x11, x9
  40a6a4:	b.ne	40a6bc <__fxstatat@plt+0x72cc>  // b.any
  40a6a8:	ldr	x9, [x0, #32]
  40a6ac:	cmp	x8, x9
  40a6b0:	b.ne	40a6bc <__fxstatat@plt+0x72cc>  // b.any
  40a6b4:	mov	w0, #0x1                   	// #1
  40a6b8:	ret
  40a6bc:	mov	w0, wzr
  40a6c0:	ret
  40a6c4:	stp	x29, x30, [sp, #-48]!
  40a6c8:	stp	x22, x21, [sp, #16]
  40a6cc:	stp	x20, x19, [sp, #32]
  40a6d0:	ldp	x8, x9, [x0]
  40a6d4:	ldp	x20, x3, [x0, #24]
  40a6d8:	ldr	x22, [x0, #16]
  40a6dc:	mov	x19, x1
  40a6e0:	cmp	x8, x9
  40a6e4:	mov	x21, xzr
  40a6e8:	mov	x29, sp
  40a6ec:	b.cc	40a77c <__fxstatat@plt+0x738c>  // b.lo, b.ul, b.last
  40a6f0:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a6f4:	add	x2, x2, #0x877
  40a6f8:	mov	w1, #0x1                   	// #1
  40a6fc:	mov	x0, x19
  40a700:	bl	403050 <__fprintf_chk@plt>
  40a704:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a708:	add	x2, x2, #0x88f
  40a70c:	mov	w1, #0x1                   	// #1
  40a710:	mov	x0, x19
  40a714:	mov	x3, x22
  40a718:	bl	403050 <__fprintf_chk@plt>
  40a71c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a720:	ucvtf	d0, x20
  40a724:	fmov	d1, x8
  40a728:	fmul	d0, d0, d1
  40a72c:	ucvtf	d1, x22
  40a730:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a734:	fdiv	d0, d0, d1
  40a738:	add	x2, x2, #0x8a7
  40a73c:	mov	w1, #0x1                   	// #1
  40a740:	mov	x0, x19
  40a744:	mov	x3, x20
  40a748:	bl	403050 <__fprintf_chk@plt>
  40a74c:	mov	x0, x19
  40a750:	mov	x3, x21
  40a754:	ldp	x20, x19, [sp, #32]
  40a758:	ldp	x22, x21, [sp, #16]
  40a75c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a760:	add	x2, x2, #0x8c8
  40a764:	mov	w1, #0x1                   	// #1
  40a768:	ldp	x29, x30, [sp], #48
  40a76c:	b	403050 <__fprintf_chk@plt>
  40a770:	add	x8, x8, #0x10
  40a774:	cmp	x8, x9
  40a778:	b.cs	40a6f0 <__fxstatat@plt+0x7300>  // b.hs, b.nlast
  40a77c:	ldr	x10, [x8]
  40a780:	cbz	x10, 40a770 <__fxstatat@plt+0x7380>
  40a784:	mov	x10, xzr
  40a788:	mov	x11, x8
  40a78c:	ldr	x11, [x11, #8]
  40a790:	add	x10, x10, #0x1
  40a794:	cbnz	x11, 40a78c <__fxstatat@plt+0x739c>
  40a798:	cmp	x10, x21
  40a79c:	csel	x21, x10, x21, hi  // hi = pmore
  40a7a0:	b	40a770 <__fxstatat@plt+0x7380>
  40a7a4:	stp	x29, x30, [sp, #-48]!
  40a7a8:	stp	x20, x19, [sp, #32]
  40a7ac:	ldr	x8, [x0, #16]
  40a7b0:	ldr	x9, [x0, #48]
  40a7b4:	mov	x19, x0
  40a7b8:	mov	x20, x1
  40a7bc:	mov	x0, x1
  40a7c0:	mov	x1, x8
  40a7c4:	str	x21, [sp, #16]
  40a7c8:	mov	x29, sp
  40a7cc:	blr	x9
  40a7d0:	ldr	x8, [x19, #16]
  40a7d4:	cmp	x0, x8
  40a7d8:	b.cs	40a844 <__fxstatat@plt+0x7454>  // b.hs, b.nlast
  40a7dc:	ldr	x8, [x19]
  40a7e0:	add	x21, x8, x0, lsl #4
  40a7e4:	ldr	x1, [x21]
  40a7e8:	mov	x0, xzr
  40a7ec:	cbz	x1, 40a834 <__fxstatat@plt+0x7444>
  40a7f0:	cbz	x8, 40a834 <__fxstatat@plt+0x7444>
  40a7f4:	cmp	x1, x20
  40a7f8:	b.eq	40a820 <__fxstatat@plt+0x7430>  // b.none
  40a7fc:	ldr	x8, [x19, #56]
  40a800:	mov	x0, x20
  40a804:	blr	x8
  40a808:	tbnz	w0, #0, 40a828 <__fxstatat@plt+0x7438>
  40a80c:	ldr	x21, [x21, #8]
  40a810:	cbz	x21, 40a830 <__fxstatat@plt+0x7440>
  40a814:	ldr	x1, [x21]
  40a818:	cmp	x1, x20
  40a81c:	b.ne	40a7fc <__fxstatat@plt+0x740c>  // b.any
  40a820:	mov	x0, x20
  40a824:	b	40a834 <__fxstatat@plt+0x7444>
  40a828:	ldr	x0, [x21]
  40a82c:	b	40a834 <__fxstatat@plt+0x7444>
  40a830:	mov	x0, xzr
  40a834:	ldp	x20, x19, [sp, #32]
  40a838:	ldr	x21, [sp, #16]
  40a83c:	ldp	x29, x30, [sp], #48
  40a840:	ret
  40a844:	bl	402fb0 <abort@plt>
  40a848:	stp	x29, x30, [sp, #-16]!
  40a84c:	ldr	x8, [x0, #32]
  40a850:	mov	x29, sp
  40a854:	cbz	x8, 40a874 <__fxstatat@plt+0x7484>
  40a858:	ldp	x8, x9, [x0]
  40a85c:	cmp	x8, x9
  40a860:	b.cs	40a880 <__fxstatat@plt+0x7490>  // b.hs, b.nlast
  40a864:	ldr	x0, [x8], #16
  40a868:	cbz	x0, 40a85c <__fxstatat@plt+0x746c>
  40a86c:	ldp	x29, x30, [sp], #16
  40a870:	ret
  40a874:	mov	x0, xzr
  40a878:	ldp	x29, x30, [sp], #16
  40a87c:	ret
  40a880:	bl	402fb0 <abort@plt>
  40a884:	stp	x29, x30, [sp, #-32]!
  40a888:	stp	x20, x19, [sp, #16]
  40a88c:	ldr	x8, [x0, #16]
  40a890:	ldr	x9, [x0, #48]
  40a894:	mov	x19, x0
  40a898:	mov	x20, x1
  40a89c:	mov	x0, x1
  40a8a0:	mov	x1, x8
  40a8a4:	mov	x29, sp
  40a8a8:	blr	x9
  40a8ac:	ldr	x8, [x19, #16]
  40a8b0:	cmp	x0, x8
  40a8b4:	b.cs	40a910 <__fxstatat@plt+0x7520>  // b.hs, b.nlast
  40a8b8:	ldr	x8, [x19]
  40a8bc:	add	x9, x8, x0, lsl #4
  40a8c0:	ldp	x10, x9, [x9]
  40a8c4:	cmp	x10, x20
  40a8c8:	b.eq	40a8d4 <__fxstatat@plt+0x74e4>  // b.none
  40a8cc:	cbnz	x9, 40a8c0 <__fxstatat@plt+0x74d0>
  40a8d0:	b	40a8e0 <__fxstatat@plt+0x74f0>
  40a8d4:	cbz	x9, 40a8e0 <__fxstatat@plt+0x74f0>
  40a8d8:	ldr	x0, [x9]
  40a8dc:	b	40a904 <__fxstatat@plt+0x7514>
  40a8e0:	ldr	x9, [x19, #8]
  40a8e4:	add	x8, x8, x0, lsl #4
  40a8e8:	add	x8, x8, #0x10
  40a8ec:	cmp	x8, x9
  40a8f0:	b.cs	40a900 <__fxstatat@plt+0x7510>  // b.hs, b.nlast
  40a8f4:	ldr	x0, [x8], #16
  40a8f8:	cbz	x0, 40a8ec <__fxstatat@plt+0x74fc>
  40a8fc:	b	40a904 <__fxstatat@plt+0x7514>
  40a900:	mov	x0, xzr
  40a904:	ldp	x20, x19, [sp, #16]
  40a908:	ldp	x29, x30, [sp], #32
  40a90c:	ret
  40a910:	bl	402fb0 <abort@plt>
  40a914:	ldp	x9, x10, [x0]
  40a918:	cmp	x9, x10
  40a91c:	b.cs	40a978 <__fxstatat@plt+0x7588>  // b.hs, b.nlast
  40a920:	mov	x11, xzr
  40a924:	ldr	x8, [x9]
  40a928:	cbz	x8, 40a95c <__fxstatat@plt+0x756c>
  40a92c:	cbz	x9, 40a95c <__fxstatat@plt+0x756c>
  40a930:	mov	x10, x9
  40a934:	cmp	x11, x2
  40a938:	b.cs	40a980 <__fxstatat@plt+0x7590>  // b.hs, b.nlast
  40a93c:	ldr	x8, [x10]
  40a940:	str	x8, [x1, x11, lsl #3]
  40a944:	ldr	x10, [x10, #8]
  40a948:	add	x8, x11, #0x1
  40a94c:	mov	x11, x8
  40a950:	cbnz	x10, 40a934 <__fxstatat@plt+0x7544>
  40a954:	ldr	x10, [x0, #8]
  40a958:	b	40a960 <__fxstatat@plt+0x7570>
  40a95c:	mov	x8, x11
  40a960:	add	x9, x9, #0x10
  40a964:	cmp	x9, x10
  40a968:	mov	x11, x8
  40a96c:	b.cc	40a924 <__fxstatat@plt+0x7534>  // b.lo, b.ul, b.last
  40a970:	mov	x0, x8
  40a974:	ret
  40a978:	mov	x0, xzr
  40a97c:	ret
  40a980:	mov	x0, x11
  40a984:	ret
  40a988:	stp	x29, x30, [sp, #-64]!
  40a98c:	stp	x24, x23, [sp, #16]
  40a990:	stp	x22, x21, [sp, #32]
  40a994:	stp	x20, x19, [sp, #48]
  40a998:	ldp	x23, x8, [x0]
  40a99c:	mov	x29, sp
  40a9a0:	cmp	x23, x8
  40a9a4:	b.cs	40a9bc <__fxstatat@plt+0x75cc>  // b.hs, b.nlast
  40a9a8:	mov	x19, x2
  40a9ac:	mov	x20, x0
  40a9b0:	mov	x21, x1
  40a9b4:	mov	x22, xzr
  40a9b8:	b	40a9d4 <__fxstatat@plt+0x75e4>
  40a9bc:	mov	x22, xzr
  40a9c0:	b	40aa0c <__fxstatat@plt+0x761c>
  40a9c4:	ldr	x8, [x20, #8]
  40a9c8:	add	x23, x23, #0x10
  40a9cc:	cmp	x23, x8
  40a9d0:	b.cs	40aa0c <__fxstatat@plt+0x761c>  // b.hs, b.nlast
  40a9d4:	ldr	x0, [x23]
  40a9d8:	cbz	x0, 40a9c8 <__fxstatat@plt+0x75d8>
  40a9dc:	cbz	x23, 40a9c8 <__fxstatat@plt+0x75d8>
  40a9e0:	mov	x1, x19
  40a9e4:	blr	x21
  40a9e8:	tbz	w0, #0, 40aa0c <__fxstatat@plt+0x761c>
  40a9ec:	mov	x24, x23
  40a9f0:	ldr	x24, [x24, #8]
  40a9f4:	add	x22, x22, #0x1
  40a9f8:	cbz	x24, 40a9c4 <__fxstatat@plt+0x75d4>
  40a9fc:	ldr	x0, [x24]
  40aa00:	mov	x1, x19
  40aa04:	blr	x21
  40aa08:	tbnz	w0, #0, 40a9f0 <__fxstatat@plt+0x7600>
  40aa0c:	mov	x0, x22
  40aa10:	ldp	x20, x19, [sp, #48]
  40aa14:	ldp	x22, x21, [sp, #32]
  40aa18:	ldp	x24, x23, [sp, #16]
  40aa1c:	ldp	x29, x30, [sp], #64
  40aa20:	ret
  40aa24:	ldrb	w9, [x0]
  40aa28:	cbz	w9, 40aa58 <__fxstatat@plt+0x7668>
  40aa2c:	mov	x8, x0
  40aa30:	mov	x0, xzr
  40aa34:	add	x8, x8, #0x1
  40aa38:	lsl	x10, x0, #5
  40aa3c:	sub	x10, x10, x0
  40aa40:	add	x10, x10, w9, uxtb
  40aa44:	ldrb	w9, [x8], #1
  40aa48:	udiv	x11, x10, x1
  40aa4c:	msub	x0, x11, x1, x10
  40aa50:	cbnz	w9, 40aa38 <__fxstatat@plt+0x7648>
  40aa54:	ret
  40aa58:	mov	x0, xzr
  40aa5c:	ret
  40aa60:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40aa64:	add	x8, x8, #0x8e0
  40aa68:	ldr	w9, [x8, #16]
  40aa6c:	ldr	q0, [x8]
  40aa70:	str	w9, [x0, #16]
  40aa74:	str	q0, [x0]
  40aa78:	ret
  40aa7c:	stp	x29, x30, [sp, #-64]!
  40aa80:	adrp	x8, 40a000 <__fxstatat@plt+0x6c10>
  40aa84:	add	x8, x8, #0xc64
  40aa88:	cmp	x2, #0x0
  40aa8c:	adrp	x9, 40a000 <__fxstatat@plt+0x6c10>
  40aa90:	stp	x24, x23, [sp, #16]
  40aa94:	stp	x22, x21, [sp, #32]
  40aa98:	mov	x21, x0
  40aa9c:	add	x9, x9, #0xc74
  40aaa0:	csel	x23, x8, x2, eq  // eq = none
  40aaa4:	cmp	x3, #0x0
  40aaa8:	mov	w0, #0x50                  	// #80
  40aaac:	stp	x20, x19, [sp, #48]
  40aab0:	mov	x29, sp
  40aab4:	mov	x19, x4
  40aab8:	mov	x22, x1
  40aabc:	csel	x24, x9, x3, eq  // eq = none
  40aac0:	bl	402db0 <malloc@plt>
  40aac4:	mov	x20, x0
  40aac8:	cbz	x0, 40ac4c <__fxstatat@plt+0x785c>
  40aacc:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40aad0:	add	x9, x9, #0x8e0
  40aad4:	cmp	x22, #0x0
  40aad8:	csel	x8, x9, x22, eq  // eq = none
  40aadc:	cmp	x8, x9
  40aae0:	str	x8, [x20, #40]
  40aae4:	b.eq	40ab68 <__fxstatat@plt+0x7778>  // b.none
  40aae8:	ldr	s0, [x8, #8]
  40aaec:	mov	w9, #0xcccd                	// #52429
  40aaf0:	movk	w9, #0x3dcc, lsl #16
  40aaf4:	fmov	s1, w9
  40aaf8:	fcmp	s0, s1
  40aafc:	b.le	40ac40 <__fxstatat@plt+0x7850>
  40ab00:	mov	w9, #0x6666                	// #26214
  40ab04:	movk	w9, #0x3f66, lsl #16
  40ab08:	fmov	s1, w9
  40ab0c:	fcmp	s0, s1
  40ab10:	b.pl	40ac40 <__fxstatat@plt+0x7850>  // b.nfrst
  40ab14:	ldr	s1, [x8, #12]
  40ab18:	mov	w9, #0xcccd                	// #52429
  40ab1c:	movk	w9, #0x3f8c, lsl #16
  40ab20:	fmov	s2, w9
  40ab24:	fcmp	s1, s2
  40ab28:	b.le	40ac40 <__fxstatat@plt+0x7850>
  40ab2c:	ldr	s1, [x8]
  40ab30:	fcmp	s1, #0.0
  40ab34:	b.lt	40ac40 <__fxstatat@plt+0x7850>  // b.tstop
  40ab38:	mov	w9, #0xcccd                	// #52429
  40ab3c:	movk	w9, #0x3dcc, lsl #16
  40ab40:	fmov	s2, w9
  40ab44:	fadd	s1, s1, s2
  40ab48:	fcmp	s1, s0
  40ab4c:	b.pl	40ac40 <__fxstatat@plt+0x7850>  // b.nfrst
  40ab50:	ldr	s0, [x8, #4]
  40ab54:	fmov	s2, #1.000000000000000000e+00
  40ab58:	fcmp	s0, s2
  40ab5c:	b.hi	40ac40 <__fxstatat@plt+0x7850>  // b.pmore
  40ab60:	fcmp	s1, s0
  40ab64:	b.pl	40ac40 <__fxstatat@plt+0x7850>  // b.nfrst
  40ab68:	ldrb	w9, [x8, #16]
  40ab6c:	cbnz	w9, 40ab90 <__fxstatat@plt+0x77a0>
  40ab70:	ldr	s0, [x8, #8]
  40ab74:	ucvtf	s1, x21
  40ab78:	mov	w8, #0x5f800000            	// #1602224128
  40ab7c:	fdiv	s0, s1, s0
  40ab80:	fmov	s1, w8
  40ab84:	fcmp	s0, s1
  40ab88:	b.ge	40ac40 <__fxstatat@plt+0x7850>  // b.tcont
  40ab8c:	fcvtzu	x21, s0
  40ab90:	cmp	x21, #0xa
  40ab94:	mov	w8, #0xa                   	// #10
  40ab98:	csel	x8, x21, x8, hi  // hi = pmore
  40ab9c:	orr	x21, x8, #0x1
  40aba0:	cmn	x21, #0x1
  40aba4:	b.eq	40ac40 <__fxstatat@plt+0x7850>  // b.none
  40aba8:	cmp	x21, #0xa
  40abac:	b.cc	40abe4 <__fxstatat@plt+0x77f4>  // b.lo, b.ul, b.last
  40abb0:	mov	w9, #0xc                   	// #12
  40abb4:	mov	w10, #0x9                   	// #9
  40abb8:	mov	w8, #0x3                   	// #3
  40abbc:	udiv	x11, x21, x8
  40abc0:	msub	x11, x11, x8, x21
  40abc4:	cbz	x11, 40abe8 <__fxstatat@plt+0x77f8>
  40abc8:	add	x10, x10, x9
  40abcc:	add	x10, x10, #0x4
  40abd0:	add	x8, x8, #0x2
  40abd4:	cmp	x10, x21
  40abd8:	add	x9, x9, #0x8
  40abdc:	b.cc	40abbc <__fxstatat@plt+0x77cc>  // b.lo, b.ul, b.last
  40abe0:	b	40abe8 <__fxstatat@plt+0x77f8>
  40abe4:	mov	w8, #0x3                   	// #3
  40abe8:	udiv	x9, x21, x8
  40abec:	msub	x8, x9, x8, x21
  40abf0:	cbnz	x8, 40ac04 <__fxstatat@plt+0x7814>
  40abf4:	add	x21, x21, #0x2
  40abf8:	cmn	x21, #0x1
  40abfc:	b.ne	40aba8 <__fxstatat@plt+0x77b8>  // b.any
  40ac00:	b	40ac40 <__fxstatat@plt+0x7850>
  40ac04:	lsr	x8, x21, #60
  40ac08:	cbnz	x8, 40ac40 <__fxstatat@plt+0x7850>
  40ac0c:	str	x21, [x20, #16]
  40ac10:	cbz	x21, 40ac40 <__fxstatat@plt+0x7850>
  40ac14:	mov	w1, #0x10                  	// #16
  40ac18:	mov	x0, x21
  40ac1c:	bl	4109ec <__fxstatat@plt+0xd5fc>
  40ac20:	str	x0, [x20]
  40ac24:	cbz	x0, 40ac40 <__fxstatat@plt+0x7850>
  40ac28:	add	x8, x0, x21, lsl #4
  40ac2c:	stp	xzr, xzr, [x20, #24]
  40ac30:	stp	x23, x24, [x20, #48]
  40ac34:	str	x8, [x20, #8]
  40ac38:	stp	x19, xzr, [x20, #64]
  40ac3c:	b	40ac4c <__fxstatat@plt+0x785c>
  40ac40:	mov	x0, x20
  40ac44:	bl	4030e0 <free@plt>
  40ac48:	mov	x20, xzr
  40ac4c:	mov	x0, x20
  40ac50:	ldp	x20, x19, [sp, #48]
  40ac54:	ldp	x22, x21, [sp, #32]
  40ac58:	ldp	x24, x23, [sp, #16]
  40ac5c:	ldp	x29, x30, [sp], #64
  40ac60:	ret
  40ac64:	ror	x8, x0, #3
  40ac68:	udiv	x9, x8, x1
  40ac6c:	msub	x0, x9, x1, x8
  40ac70:	ret
  40ac74:	cmp	x0, x1
  40ac78:	cset	w0, eq  // eq = none
  40ac7c:	ret
  40ac80:	stp	x29, x30, [sp, #-48]!
  40ac84:	str	x21, [sp, #16]
  40ac88:	stp	x20, x19, [sp, #32]
  40ac8c:	ldp	x20, x8, [x0]
  40ac90:	mov	x19, x0
  40ac94:	mov	x29, sp
  40ac98:	b	40aca8 <__fxstatat@plt+0x78b8>
  40ac9c:	stp	xzr, xzr, [x20]
  40aca0:	ldr	x8, [x19, #8]
  40aca4:	add	x20, x20, #0x10
  40aca8:	cmp	x20, x8
  40acac:	b.cs	40ad14 <__fxstatat@plt+0x7924>  // b.hs, b.nlast
  40acb0:	ldr	x9, [x20]
  40acb4:	cbz	x9, 40aca4 <__fxstatat@plt+0x78b4>
  40acb8:	ldr	x8, [x19, #64]
  40acbc:	ldr	x21, [x20, #8]
  40acc0:	cmp	x8, #0x0
  40acc4:	cset	w9, ne  // ne = any
  40acc8:	cbnz	x21, 40ad00 <__fxstatat@plt+0x7910>
  40accc:	cbz	w9, 40ac9c <__fxstatat@plt+0x78ac>
  40acd0:	ldr	x0, [x20]
  40acd4:	blr	x8
  40acd8:	b	40ac9c <__fxstatat@plt+0x78ac>
  40acdc:	str	xzr, [x21]
  40ace0:	ldr	x9, [x19, #72]
  40ace4:	ldr	x10, [x21, #8]
  40ace8:	cmp	x8, #0x0
  40acec:	str	x9, [x21, #8]
  40acf0:	str	x21, [x19, #72]
  40acf4:	cset	w9, ne  // ne = any
  40acf8:	mov	x21, x10
  40acfc:	cbz	x10, 40accc <__fxstatat@plt+0x78dc>
  40ad00:	tbz	w9, #0, 40acdc <__fxstatat@plt+0x78ec>
  40ad04:	ldr	x0, [x21]
  40ad08:	blr	x8
  40ad0c:	ldr	x8, [x19, #64]
  40ad10:	b	40acdc <__fxstatat@plt+0x78ec>
  40ad14:	stp	xzr, xzr, [x19, #24]
  40ad18:	ldp	x20, x19, [sp, #32]
  40ad1c:	ldr	x21, [sp, #16]
  40ad20:	ldp	x29, x30, [sp], #48
  40ad24:	ret
  40ad28:	stp	x29, x30, [sp, #-48]!
  40ad2c:	stp	x20, x19, [sp, #32]
  40ad30:	ldr	x8, [x0, #64]
  40ad34:	mov	x19, x0
  40ad38:	str	x21, [sp, #16]
  40ad3c:	mov	x29, sp
  40ad40:	cbz	x8, 40ad98 <__fxstatat@plt+0x79a8>
  40ad44:	ldr	x8, [x19, #32]
  40ad48:	cbz	x8, 40ad98 <__fxstatat@plt+0x79a8>
  40ad4c:	ldp	x20, x8, [x19]
  40ad50:	b	40ad5c <__fxstatat@plt+0x796c>
  40ad54:	ldr	x8, [x19, #8]
  40ad58:	add	x20, x20, #0x10
  40ad5c:	cmp	x20, x8
  40ad60:	b.cs	40ad98 <__fxstatat@plt+0x79a8>  // b.hs, b.nlast
  40ad64:	ldr	x0, [x20]
  40ad68:	cbz	x0, 40ad58 <__fxstatat@plt+0x7968>
  40ad6c:	cbz	x20, 40ad58 <__fxstatat@plt+0x7968>
  40ad70:	ldr	x8, [x19, #64]
  40ad74:	blr	x8
  40ad78:	ldr	x21, [x20, #8]
  40ad7c:	cbz	x21, 40ad54 <__fxstatat@plt+0x7964>
  40ad80:	ldr	x0, [x21]
  40ad84:	ldr	x8, [x19, #64]
  40ad88:	blr	x8
  40ad8c:	ldr	x21, [x21, #8]
  40ad90:	cbnz	x21, 40ad80 <__fxstatat@plt+0x7990>
  40ad94:	b	40ad54 <__fxstatat@plt+0x7964>
  40ad98:	ldp	x20, x8, [x19]
  40ad9c:	b	40ada4 <__fxstatat@plt+0x79b4>
  40ada0:	add	x20, x20, #0x10
  40ada4:	cmp	x20, x8
  40ada8:	b.cs	40adcc <__fxstatat@plt+0x79dc>  // b.hs, b.nlast
  40adac:	ldr	x0, [x20, #8]
  40adb0:	cbz	x0, 40ada0 <__fxstatat@plt+0x79b0>
  40adb4:	ldr	x21, [x0, #8]
  40adb8:	bl	4030e0 <free@plt>
  40adbc:	mov	x0, x21
  40adc0:	cbnz	x21, 40adb4 <__fxstatat@plt+0x79c4>
  40adc4:	ldr	x8, [x19, #8]
  40adc8:	b	40ada0 <__fxstatat@plt+0x79b0>
  40adcc:	ldr	x0, [x19, #72]
  40add0:	cbz	x0, 40ade4 <__fxstatat@plt+0x79f4>
  40add4:	ldr	x20, [x0, #8]
  40add8:	bl	4030e0 <free@plt>
  40addc:	mov	x0, x20
  40ade0:	cbnz	x20, 40add4 <__fxstatat@plt+0x79e4>
  40ade4:	ldr	x0, [x19]
  40ade8:	bl	4030e0 <free@plt>
  40adec:	mov	x0, x19
  40adf0:	ldp	x20, x19, [sp, #32]
  40adf4:	ldr	x21, [sp, #16]
  40adf8:	ldp	x29, x30, [sp], #48
  40adfc:	b	4030e0 <free@plt>
  40ae00:	sub	sp, sp, #0x90
  40ae04:	stp	x29, x30, [sp, #80]
  40ae08:	stp	x24, x23, [sp, #96]
  40ae0c:	stp	x22, x21, [sp, #112]
  40ae10:	stp	x20, x19, [sp, #128]
  40ae14:	ldr	x8, [x0, #40]
  40ae18:	mov	x19, x0
  40ae1c:	add	x29, sp, #0x50
  40ae20:	ldrb	w9, [x8, #16]
  40ae24:	cbnz	w9, 40ae48 <__fxstatat@plt+0x7a58>
  40ae28:	ldr	s0, [x8, #8]
  40ae2c:	ucvtf	s1, x1
  40ae30:	mov	w8, #0x5f800000            	// #1602224128
  40ae34:	fdiv	s0, s1, s0
  40ae38:	fmov	s1, w8
  40ae3c:	fcmp	s0, s1
  40ae40:	b.ge	40aecc <__fxstatat@plt+0x7adc>  // b.tcont
  40ae44:	fcvtzu	x1, s0
  40ae48:	cmp	x1, #0xa
  40ae4c:	mov	w8, #0xa                   	// #10
  40ae50:	csel	x8, x1, x8, hi  // hi = pmore
  40ae54:	orr	x20, x8, #0x1
  40ae58:	cmn	x20, #0x1
  40ae5c:	b.eq	40aecc <__fxstatat@plt+0x7adc>  // b.none
  40ae60:	cmp	x20, #0xa
  40ae64:	b.cc	40ae9c <__fxstatat@plt+0x7aac>  // b.lo, b.ul, b.last
  40ae68:	mov	w9, #0xc                   	// #12
  40ae6c:	mov	w10, #0x9                   	// #9
  40ae70:	mov	w8, #0x3                   	// #3
  40ae74:	udiv	x11, x20, x8
  40ae78:	msub	x11, x11, x8, x20
  40ae7c:	cbz	x11, 40aea0 <__fxstatat@plt+0x7ab0>
  40ae80:	add	x10, x10, x9
  40ae84:	add	x10, x10, #0x4
  40ae88:	add	x8, x8, #0x2
  40ae8c:	cmp	x10, x20
  40ae90:	add	x9, x9, #0x8
  40ae94:	b.cc	40ae74 <__fxstatat@plt+0x7a84>  // b.lo, b.ul, b.last
  40ae98:	b	40aea0 <__fxstatat@plt+0x7ab0>
  40ae9c:	mov	w8, #0x3                   	// #3
  40aea0:	udiv	x9, x20, x8
  40aea4:	msub	x8, x9, x8, x20
  40aea8:	cbnz	x8, 40aebc <__fxstatat@plt+0x7acc>
  40aeac:	add	x20, x20, #0x2
  40aeb0:	cmn	x20, #0x1
  40aeb4:	b.ne	40ae60 <__fxstatat@plt+0x7a70>  // b.any
  40aeb8:	b	40aecc <__fxstatat@plt+0x7adc>
  40aebc:	sub	x8, x20, #0x1
  40aec0:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40aec4:	cmp	x8, x9
  40aec8:	b.ls	40aee8 <__fxstatat@plt+0x7af8>  // b.plast
  40aecc:	mov	w0, wzr
  40aed0:	ldp	x20, x19, [sp, #128]
  40aed4:	ldp	x22, x21, [sp, #112]
  40aed8:	ldp	x24, x23, [sp, #96]
  40aedc:	ldp	x29, x30, [sp, #80]
  40aee0:	add	sp, sp, #0x90
  40aee4:	ret
  40aee8:	ldr	x8, [x19, #16]
  40aeec:	cmp	x20, x8
  40aef0:	b.ne	40aefc <__fxstatat@plt+0x7b0c>  // b.any
  40aef4:	mov	w0, #0x1                   	// #1
  40aef8:	b	40aed0 <__fxstatat@plt+0x7ae0>
  40aefc:	mov	w1, #0x10                  	// #16
  40af00:	mov	x0, x20
  40af04:	bl	4109ec <__fxstatat@plt+0xd5fc>
  40af08:	str	x0, [sp]
  40af0c:	cbz	x0, 40aed0 <__fxstatat@plt+0x7ae0>
  40af10:	add	x8, x0, x20, lsl #4
  40af14:	stp	x8, x20, [sp, #8]
  40af18:	stp	xzr, xzr, [sp, #24]
  40af1c:	ldur	q0, [x19, #40]
  40af20:	mov	x21, x19
  40af24:	mov	x0, sp
  40af28:	mov	x1, x19
  40af2c:	stur	q0, [sp, #40]
  40af30:	ldur	q0, [x19, #56]
  40af34:	mov	w2, wzr
  40af38:	stur	q0, [sp, #56]
  40af3c:	ldr	x8, [x21, #72]!
  40af40:	str	x8, [sp, #72]
  40af44:	bl	40b034 <__fxstatat@plt+0x7c44>
  40af48:	tbz	w0, #0, 40af74 <__fxstatat@plt+0x7b84>
  40af4c:	ldr	x0, [x19]
  40af50:	bl	4030e0 <free@plt>
  40af54:	ldr	q0, [sp]
  40af58:	mov	w0, #0x1                   	// #1
  40af5c:	str	q0, [x19]
  40af60:	ldr	q0, [sp, #16]
  40af64:	str	q0, [x19, #16]
  40af68:	ldr	x8, [sp, #72]
  40af6c:	str	x8, [x19, #72]
  40af70:	b	40aed0 <__fxstatat@plt+0x7ae0>
  40af74:	ldr	x8, [sp, #72]
  40af78:	str	x8, [x21]
  40af7c:	ldp	x22, x23, [sp]
  40af80:	b	40af8c <__fxstatat@plt+0x7b9c>
  40af84:	str	xzr, [x22, #8]
  40af88:	add	x22, x22, #0x10
  40af8c:	cmp	x22, x23
  40af90:	b.cs	40b010 <__fxstatat@plt+0x7c20>  // b.hs, b.nlast
  40af94:	ldr	x8, [x22]
  40af98:	cbz	x8, 40af88 <__fxstatat@plt+0x7b98>
  40af9c:	ldr	x24, [x22, #8]
  40afa0:	cbz	x24, 40af84 <__fxstatat@plt+0x7b94>
  40afa4:	ldr	x1, [x19, #16]
  40afa8:	b	40afd8 <__fxstatat@plt+0x7be8>
  40afac:	str	x20, [x9]
  40afb0:	ldr	x9, [x19, #24]
  40afb4:	add	x9, x9, #0x1
  40afb8:	str	x9, [x19, #24]
  40afbc:	mov	x9, x21
  40afc0:	str	xzr, [x24]
  40afc4:	ldr	x10, [x9]
  40afc8:	str	x10, [x24, #8]
  40afcc:	str	x24, [x9]
  40afd0:	mov	x24, x8
  40afd4:	cbz	x8, 40af84 <__fxstatat@plt+0x7b94>
  40afd8:	ldr	x20, [x24]
  40afdc:	ldr	x8, [x19, #48]
  40afe0:	mov	x0, x20
  40afe4:	blr	x8
  40afe8:	ldr	x1, [x19, #16]
  40afec:	cmp	x0, x1
  40aff0:	b.cs	40b030 <__fxstatat@plt+0x7c40>  // b.hs, b.nlast
  40aff4:	ldr	x8, [x19]
  40aff8:	add	x9, x8, x0, lsl #4
  40affc:	ldr	x10, [x9]
  40b000:	ldr	x8, [x24, #8]
  40b004:	cbz	x10, 40afac <__fxstatat@plt+0x7bbc>
  40b008:	add	x9, x9, #0x8
  40b00c:	b	40afc4 <__fxstatat@plt+0x7bd4>
  40b010:	mov	x1, sp
  40b014:	mov	x0, x19
  40b018:	mov	w2, wzr
  40b01c:	bl	40b034 <__fxstatat@plt+0x7c44>
  40b020:	tbz	w0, #0, 40b030 <__fxstatat@plt+0x7c40>
  40b024:	ldr	x0, [sp]
  40b028:	bl	4030e0 <free@plt>
  40b02c:	b	40aecc <__fxstatat@plt+0x7adc>
  40b030:	bl	402fb0 <abort@plt>
  40b034:	stp	x29, x30, [sp, #-80]!
  40b038:	stp	x26, x25, [sp, #16]
  40b03c:	stp	x24, x23, [sp, #32]
  40b040:	stp	x22, x21, [sp, #48]
  40b044:	stp	x20, x19, [sp, #64]
  40b048:	ldp	x24, x8, [x1]
  40b04c:	mov	x29, sp
  40b050:	cmp	x24, x8
  40b054:	b.cs	40b18c <__fxstatat@plt+0x7d9c>  // b.hs, b.nlast
  40b058:	mov	w19, w2
  40b05c:	mov	x20, x1
  40b060:	mov	x21, x0
  40b064:	add	x25, x0, #0x48
  40b068:	b	40b09c <__fxstatat@plt+0x7cac>
  40b06c:	str	x22, [x8]
  40b070:	ldr	x8, [x21, #24]
  40b074:	add	x8, x8, #0x1
  40b078:	str	x8, [x21, #24]
  40b07c:	str	xzr, [x24]
  40b080:	ldr	x8, [x20, #24]
  40b084:	sub	x8, x8, #0x1
  40b088:	str	x8, [x20, #24]
  40b08c:	ldr	x8, [x20, #8]
  40b090:	add	x24, x24, #0x10
  40b094:	cmp	x24, x8
  40b098:	b.cs	40b18c <__fxstatat@plt+0x7d9c>  // b.hs, b.nlast
  40b09c:	ldr	x22, [x24]
  40b0a0:	cbz	x22, 40b08c <__fxstatat@plt+0x7c9c>
  40b0a4:	ldr	x23, [x24, #8]
  40b0a8:	cbz	x23, 40b11c <__fxstatat@plt+0x7d2c>
  40b0ac:	ldr	x1, [x21, #16]
  40b0b0:	b	40b0e0 <__fxstatat@plt+0x7cf0>
  40b0b4:	str	x22, [x9]
  40b0b8:	ldr	x9, [x21, #24]
  40b0bc:	add	x9, x9, #0x1
  40b0c0:	str	x9, [x21, #24]
  40b0c4:	mov	x9, x25
  40b0c8:	str	xzr, [x23]
  40b0cc:	ldr	x10, [x9]
  40b0d0:	str	x10, [x23, #8]
  40b0d4:	str	x23, [x9]
  40b0d8:	mov	x23, x8
  40b0dc:	cbz	x8, 40b118 <__fxstatat@plt+0x7d28>
  40b0e0:	ldr	x22, [x23]
  40b0e4:	ldr	x8, [x21, #48]
  40b0e8:	mov	x0, x22
  40b0ec:	blr	x8
  40b0f0:	ldr	x1, [x21, #16]
  40b0f4:	cmp	x0, x1
  40b0f8:	b.cs	40b1a8 <__fxstatat@plt+0x7db8>  // b.hs, b.nlast
  40b0fc:	ldr	x8, [x21]
  40b100:	add	x9, x8, x0, lsl #4
  40b104:	ldr	x10, [x9]
  40b108:	ldr	x8, [x23, #8]
  40b10c:	cbz	x10, 40b0b4 <__fxstatat@plt+0x7cc4>
  40b110:	add	x9, x9, #0x8
  40b114:	b	40b0cc <__fxstatat@plt+0x7cdc>
  40b118:	ldr	x22, [x24]
  40b11c:	str	xzr, [x24, #8]
  40b120:	tbnz	w19, #0, 40b08c <__fxstatat@plt+0x7c9c>
  40b124:	ldr	x8, [x21, #48]
  40b128:	ldr	x1, [x21, #16]
  40b12c:	mov	x0, x22
  40b130:	blr	x8
  40b134:	ldr	x8, [x21, #16]
  40b138:	cmp	x0, x8
  40b13c:	b.cs	40b1a8 <__fxstatat@plt+0x7db8>  // b.hs, b.nlast
  40b140:	ldr	x26, [x21]
  40b144:	mov	x23, x0
  40b148:	add	x8, x26, x0, lsl #4
  40b14c:	ldr	x9, [x8]
  40b150:	cbz	x9, 40b06c <__fxstatat@plt+0x7c7c>
  40b154:	ldr	x0, [x25]
  40b158:	cbz	x0, 40b168 <__fxstatat@plt+0x7d78>
  40b15c:	ldr	x8, [x0, #8]
  40b160:	str	x8, [x25]
  40b164:	b	40b174 <__fxstatat@plt+0x7d84>
  40b168:	mov	w0, #0x10                  	// #16
  40b16c:	bl	402db0 <malloc@plt>
  40b170:	cbz	x0, 40b190 <__fxstatat@plt+0x7da0>
  40b174:	str	x22, [x0]
  40b178:	add	x8, x26, x23, lsl #4
  40b17c:	ldr	x9, [x8, #8]
  40b180:	str	x9, [x0, #8]
  40b184:	str	x0, [x8, #8]
  40b188:	b	40b07c <__fxstatat@plt+0x7c8c>
  40b18c:	mov	w0, #0x1                   	// #1
  40b190:	ldp	x20, x19, [sp, #64]
  40b194:	ldp	x22, x21, [sp, #48]
  40b198:	ldp	x24, x23, [sp, #32]
  40b19c:	ldp	x26, x25, [sp, #16]
  40b1a0:	ldp	x29, x30, [sp], #80
  40b1a4:	ret
  40b1a8:	bl	402fb0 <abort@plt>
  40b1ac:	stp	x29, x30, [sp, #-80]!
  40b1b0:	str	x25, [sp, #16]
  40b1b4:	stp	x24, x23, [sp, #32]
  40b1b8:	stp	x22, x21, [sp, #48]
  40b1bc:	stp	x20, x19, [sp, #64]
  40b1c0:	mov	x29, sp
  40b1c4:	cbz	x1, 40b490 <__fxstatat@plt+0x80a0>
  40b1c8:	mov	x20, x1
  40b1cc:	ldr	x8, [x0, #48]
  40b1d0:	ldr	x1, [x0, #16]
  40b1d4:	mov	x19, x0
  40b1d8:	mov	x0, x20
  40b1dc:	mov	x21, x2
  40b1e0:	blr	x8
  40b1e4:	ldr	x8, [x19, #16]
  40b1e8:	cmp	x0, x8
  40b1ec:	b.cs	40b490 <__fxstatat@plt+0x80a0>  // b.hs, b.nlast
  40b1f0:	ldr	x25, [x19]
  40b1f4:	mov	x22, x0
  40b1f8:	add	x23, x25, x0, lsl #4
  40b1fc:	ldr	x1, [x23]
  40b200:	cbz	x1, 40b228 <__fxstatat@plt+0x7e38>
  40b204:	cmp	x1, x20
  40b208:	b.eq	40b39c <__fxstatat@plt+0x7fac>  // b.none
  40b20c:	ldr	x8, [x19, #56]
  40b210:	mov	x0, x20
  40b214:	blr	x8
  40b218:	mov	x24, x23
  40b21c:	tbz	w0, #0, 40b3b0 <__fxstatat@plt+0x7fc0>
  40b220:	ldr	x8, [x24]
  40b224:	cbnz	x8, 40b3a0 <__fxstatat@plt+0x7fb0>
  40b228:	ldr	x8, [x19, #40]
  40b22c:	ldp	x10, x9, [x19, #16]
  40b230:	ldr	s1, [x8, #8]
  40b234:	ucvtf	s0, x10
  40b238:	ucvtf	s2, x9
  40b23c:	fmul	s3, s1, s0
  40b240:	fcmp	s3, s2
  40b244:	b.pl	40b380 <__fxstatat@plt+0x7f90>  // b.nfrst
  40b248:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40b24c:	add	x9, x9, #0x8e0
  40b250:	cmp	x8, x9
  40b254:	b.eq	40b2e4 <__fxstatat@plt+0x7ef4>  // b.none
  40b258:	mov	w10, #0xcccd                	// #52429
  40b25c:	movk	w10, #0x3dcc, lsl #16
  40b260:	fmov	s3, w10
  40b264:	fcmp	s1, s3
  40b268:	b.le	40b2d4 <__fxstatat@plt+0x7ee4>
  40b26c:	mov	w10, #0x6666                	// #26214
  40b270:	movk	w10, #0x3f66, lsl #16
  40b274:	fmov	s3, w10
  40b278:	fcmp	s1, s3
  40b27c:	b.pl	40b2d4 <__fxstatat@plt+0x7ee4>  // b.nfrst
  40b280:	ldr	s3, [x8, #12]
  40b284:	mov	w10, #0xcccd                	// #52429
  40b288:	movk	w10, #0x3f8c, lsl #16
  40b28c:	fmov	s4, w10
  40b290:	fcmp	s3, s4
  40b294:	b.le	40b2d4 <__fxstatat@plt+0x7ee4>
  40b298:	ldr	s3, [x8]
  40b29c:	fcmp	s3, #0.0
  40b2a0:	b.lt	40b2d4 <__fxstatat@plt+0x7ee4>  // b.tstop
  40b2a4:	mov	w10, #0xcccd                	// #52429
  40b2a8:	movk	w10, #0x3dcc, lsl #16
  40b2ac:	fmov	s4, w10
  40b2b0:	fadd	s3, s3, s4
  40b2b4:	fcmp	s3, s1
  40b2b8:	b.pl	40b2d4 <__fxstatat@plt+0x7ee4>  // b.nfrst
  40b2bc:	ldr	s4, [x8, #4]
  40b2c0:	fmov	s5, #1.000000000000000000e+00
  40b2c4:	fcmp	s4, s5
  40b2c8:	b.hi	40b2d4 <__fxstatat@plt+0x7ee4>  // b.pmore
  40b2cc:	fcmp	s3, s4
  40b2d0:	b.mi	40b2e8 <__fxstatat@plt+0x7ef8>  // b.first
  40b2d4:	mov	w8, #0xcccd                	// #52429
  40b2d8:	movk	w8, #0x3f4c, lsl #16
  40b2dc:	fmov	s1, w8
  40b2e0:	str	x9, [x19, #40]
  40b2e4:	mov	x8, x9
  40b2e8:	fmul	s3, s1, s0
  40b2ec:	fcmp	s3, s2
  40b2f0:	b.pl	40b380 <__fxstatat@plt+0x7f90>  // b.nfrst
  40b2f4:	ldr	s2, [x8, #12]
  40b2f8:	ldrb	w8, [x8, #16]
  40b2fc:	fmul	s0, s2, s0
  40b300:	cmp	w8, #0x0
  40b304:	fmul	s1, s1, s0
  40b308:	mov	w8, #0x5f800000            	// #1602224128
  40b30c:	fcsel	s0, s1, s0, eq  // eq = none
  40b310:	fmov	s1, w8
  40b314:	fcmp	s0, s1
  40b318:	b.ge	40b42c <__fxstatat@plt+0x803c>  // b.tcont
  40b31c:	fcvtzu	x1, s0
  40b320:	mov	x0, x19
  40b324:	bl	40ae00 <__fxstatat@plt+0x7a10>
  40b328:	tbz	w0, #0, 40b42c <__fxstatat@plt+0x803c>
  40b32c:	ldr	x8, [x19, #48]
  40b330:	ldr	x1, [x19, #16]
  40b334:	mov	x0, x20
  40b338:	blr	x8
  40b33c:	ldr	x8, [x19, #16]
  40b340:	cmp	x0, x8
  40b344:	b.cs	40b490 <__fxstatat@plt+0x80a0>  // b.hs, b.nlast
  40b348:	ldr	x22, [x19]
  40b34c:	mov	x21, x0
  40b350:	add	x23, x22, x0, lsl #4
  40b354:	ldr	x1, [x23]
  40b358:	cbz	x1, 40b380 <__fxstatat@plt+0x7f90>
  40b35c:	cmp	x1, x20
  40b360:	mov	x8, x20
  40b364:	b.eq	40b37c <__fxstatat@plt+0x7f8c>  // b.none
  40b368:	ldr	x8, [x19, #56]
  40b36c:	mov	x0, x20
  40b370:	blr	x8
  40b374:	tbz	w0, #0, 40b454 <__fxstatat@plt+0x8064>
  40b378:	ldr	x8, [x23]
  40b37c:	cbnz	x8, 40b490 <__fxstatat@plt+0x80a0>
  40b380:	ldr	x8, [x23]
  40b384:	cbz	x8, 40b3e0 <__fxstatat@plt+0x7ff0>
  40b388:	ldr	x0, [x19, #72]
  40b38c:	cbz	x0, 40b3fc <__fxstatat@plt+0x800c>
  40b390:	ldr	x8, [x0, #8]
  40b394:	str	x8, [x19, #72]
  40b398:	b	40b408 <__fxstatat@plt+0x8018>
  40b39c:	mov	x8, x20
  40b3a0:	mov	w0, wzr
  40b3a4:	cbz	x21, 40b430 <__fxstatat@plt+0x8040>
  40b3a8:	str	x8, [x21]
  40b3ac:	b	40b430 <__fxstatat@plt+0x8040>
  40b3b0:	add	x24, x25, x22, lsl #4
  40b3b4:	ldr	x8, [x24, #8]!
  40b3b8:	cbz	x8, 40b228 <__fxstatat@plt+0x7e38>
  40b3bc:	ldr	x1, [x8]
  40b3c0:	cmp	x1, x20
  40b3c4:	b.eq	40b448 <__fxstatat@plt+0x8058>  // b.none
  40b3c8:	ldr	x8, [x19, #56]
  40b3cc:	mov	x0, x20
  40b3d0:	blr	x8
  40b3d4:	ldr	x24, [x24]
  40b3d8:	tbz	w0, #0, 40b3b4 <__fxstatat@plt+0x7fc4>
  40b3dc:	b	40b220 <__fxstatat@plt+0x7e30>
  40b3e0:	str	x20, [x23]
  40b3e4:	ldur	q0, [x19, #24]
  40b3e8:	mov	w0, #0x1                   	// #1
  40b3ec:	dup	v1.2d, x0
  40b3f0:	add	v0.2d, v0.2d, v1.2d
  40b3f4:	stur	q0, [x19, #24]
  40b3f8:	b	40b430 <__fxstatat@plt+0x8040>
  40b3fc:	mov	w0, #0x10                  	// #16
  40b400:	bl	402db0 <malloc@plt>
  40b404:	cbz	x0, 40b42c <__fxstatat@plt+0x803c>
  40b408:	str	x20, [x0]
  40b40c:	ldr	x8, [x23, #8]
  40b410:	str	x8, [x0, #8]
  40b414:	str	x0, [x23, #8]
  40b418:	ldr	x8, [x19, #32]
  40b41c:	mov	w0, #0x1                   	// #1
  40b420:	add	x8, x8, #0x1
  40b424:	str	x8, [x19, #32]
  40b428:	b	40b430 <__fxstatat@plt+0x8040>
  40b42c:	mov	w0, #0xffffffff            	// #-1
  40b430:	ldp	x20, x19, [sp, #64]
  40b434:	ldp	x22, x21, [sp, #48]
  40b438:	ldp	x24, x23, [sp, #32]
  40b43c:	ldr	x25, [sp, #16]
  40b440:	ldp	x29, x30, [sp], #80
  40b444:	ret
  40b448:	mov	x8, x20
  40b44c:	cbnz	x8, 40b3a0 <__fxstatat@plt+0x7fb0>
  40b450:	b	40b228 <__fxstatat@plt+0x7e38>
  40b454:	add	x21, x22, x21, lsl #4
  40b458:	ldr	x8, [x21, #8]!
  40b45c:	cbz	x8, 40b380 <__fxstatat@plt+0x7f90>
  40b460:	ldr	x1, [x8]
  40b464:	cmp	x1, x20
  40b468:	b.eq	40b488 <__fxstatat@plt+0x8098>  // b.none
  40b46c:	ldr	x8, [x19, #56]
  40b470:	mov	x0, x20
  40b474:	blr	x8
  40b478:	ldr	x21, [x21]
  40b47c:	tbz	w0, #0, 40b458 <__fxstatat@plt+0x8068>
  40b480:	ldr	x8, [x21]
  40b484:	b	40b37c <__fxstatat@plt+0x7f8c>
  40b488:	mov	x8, x20
  40b48c:	b	40b37c <__fxstatat@plt+0x7f8c>
  40b490:	bl	402fb0 <abort@plt>
  40b494:	stp	x29, x30, [sp, #-32]!
  40b498:	mov	x29, sp
  40b49c:	add	x2, x29, #0x18
  40b4a0:	str	x19, [sp, #16]
  40b4a4:	mov	x19, x1
  40b4a8:	bl	40b1ac <__fxstatat@plt+0x7dbc>
  40b4ac:	ldr	x8, [x29, #24]
  40b4b0:	cmp	w0, #0x0
  40b4b4:	csel	x8, x8, x19, eq  // eq = none
  40b4b8:	ldr	x19, [sp, #16]
  40b4bc:	cmn	w0, #0x1
  40b4c0:	csel	x0, xzr, x8, eq  // eq = none
  40b4c4:	ldp	x29, x30, [sp], #32
  40b4c8:	ret
  40b4cc:	stp	x29, x30, [sp, #-64]!
  40b4d0:	stp	x22, x21, [sp, #32]
  40b4d4:	stp	x20, x19, [sp, #48]
  40b4d8:	ldr	x8, [x0, #16]
  40b4dc:	ldr	x9, [x0, #48]
  40b4e0:	mov	x20, x0
  40b4e4:	mov	x19, x1
  40b4e8:	mov	x0, x1
  40b4ec:	mov	x1, x8
  40b4f0:	str	x23, [sp, #16]
  40b4f4:	mov	x29, sp
  40b4f8:	blr	x9
  40b4fc:	ldr	x8, [x20, #16]
  40b500:	cmp	x0, x8
  40b504:	b.cs	40b700 <__fxstatat@plt+0x8310>  // b.hs, b.nlast
  40b508:	ldr	x23, [x20]
  40b50c:	mov	x21, x0
  40b510:	add	x22, x23, x0, lsl #4
  40b514:	ldr	x1, [x22]
  40b518:	cbz	x1, 40b588 <__fxstatat@plt+0x8198>
  40b51c:	cmp	x1, x19
  40b520:	b.eq	40b538 <__fxstatat@plt+0x8148>  // b.none
  40b524:	ldr	x8, [x20, #56]
  40b528:	mov	x0, x19
  40b52c:	blr	x8
  40b530:	tbz	w0, #0, 40b550 <__fxstatat@plt+0x8160>
  40b534:	ldr	x19, [x22]
  40b538:	add	x8, x23, x21, lsl #4
  40b53c:	ldr	x8, [x8, #8]
  40b540:	cbz	x8, 40b590 <__fxstatat@plt+0x81a0>
  40b544:	ldr	q0, [x8]
  40b548:	str	q0, [x22]
  40b54c:	b	40b5b0 <__fxstatat@plt+0x81c0>
  40b550:	add	x21, x23, x21, lsl #4
  40b554:	ldr	x9, [x21, #8]!
  40b558:	cbz	x9, 40b588 <__fxstatat@plt+0x8198>
  40b55c:	ldr	x1, [x9]
  40b560:	cmp	x1, x19
  40b564:	b.eq	40b59c <__fxstatat@plt+0x81ac>  // b.none
  40b568:	ldr	x8, [x20, #56]
  40b56c:	mov	x0, x19
  40b570:	blr	x8
  40b574:	ldr	x8, [x21]
  40b578:	tbnz	w0, #0, 40b5a4 <__fxstatat@plt+0x81b4>
  40b57c:	ldr	x9, [x8, #8]!
  40b580:	mov	x21, x8
  40b584:	cbnz	x9, 40b55c <__fxstatat@plt+0x816c>
  40b588:	mov	x19, xzr
  40b58c:	b	40b6e8 <__fxstatat@plt+0x82f8>
  40b590:	str	xzr, [x22]
  40b594:	cbnz	x19, 40b5c4 <__fxstatat@plt+0x81d4>
  40b598:	b	40b6e8 <__fxstatat@plt+0x82f8>
  40b59c:	mov	x8, x9
  40b5a0:	b	40b5a8 <__fxstatat@plt+0x81b8>
  40b5a4:	ldr	x19, [x8]
  40b5a8:	ldr	x9, [x8, #8]
  40b5ac:	str	x9, [x21]
  40b5b0:	str	xzr, [x8]
  40b5b4:	ldr	x9, [x20, #72]
  40b5b8:	str	x9, [x8, #8]
  40b5bc:	str	x8, [x20, #72]
  40b5c0:	cbz	x19, 40b6e8 <__fxstatat@plt+0x82f8>
  40b5c4:	ldr	x8, [x20, #32]
  40b5c8:	sub	x8, x8, #0x1
  40b5cc:	str	x8, [x20, #32]
  40b5d0:	ldr	x8, [x22]
  40b5d4:	cbnz	x8, 40b6e8 <__fxstatat@plt+0x82f8>
  40b5d8:	ldp	x10, x9, [x20, #16]
  40b5dc:	ldr	x8, [x20, #40]
  40b5e0:	sub	x9, x9, #0x1
  40b5e4:	str	x9, [x20, #24]
  40b5e8:	ldr	s2, [x8]
  40b5ec:	ucvtf	s0, x10
  40b5f0:	ucvtf	s1, x9
  40b5f4:	fmul	s3, s2, s0
  40b5f8:	fcmp	s3, s1
  40b5fc:	b.le	40b6e8 <__fxstatat@plt+0x82f8>
  40b600:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40b604:	add	x9, x9, #0x8e0
  40b608:	cmp	x8, x9
  40b60c:	b.eq	40b694 <__fxstatat@plt+0x82a4>  // b.none
  40b610:	ldr	s3, [x8, #8]
  40b614:	mov	w10, #0xcccd                	// #52429
  40b618:	movk	w10, #0x3dcc, lsl #16
  40b61c:	fmov	s4, w10
  40b620:	fcmp	s3, s4
  40b624:	b.le	40b68c <__fxstatat@plt+0x829c>
  40b628:	mov	w10, #0x6666                	// #26214
  40b62c:	movk	w10, #0x3f66, lsl #16
  40b630:	fmov	s4, w10
  40b634:	fcmp	s3, s4
  40b638:	b.pl	40b68c <__fxstatat@plt+0x829c>  // b.nfrst
  40b63c:	fcmp	s2, #0.0
  40b640:	b.lt	40b68c <__fxstatat@plt+0x829c>  // b.tstop
  40b644:	ldr	s4, [x8, #12]
  40b648:	mov	w10, #0xcccd                	// #52429
  40b64c:	movk	w10, #0x3f8c, lsl #16
  40b650:	fmov	s5, w10
  40b654:	fcmp	s4, s5
  40b658:	b.le	40b68c <__fxstatat@plt+0x829c>
  40b65c:	mov	w10, #0xcccd                	// #52429
  40b660:	movk	w10, #0x3dcc, lsl #16
  40b664:	fmov	s4, w10
  40b668:	fadd	s4, s2, s4
  40b66c:	fcmp	s4, s3
  40b670:	b.pl	40b68c <__fxstatat@plt+0x829c>  // b.nfrst
  40b674:	ldr	s3, [x8, #4]
  40b678:	fmov	s5, #1.000000000000000000e+00
  40b67c:	fcmp	s3, s5
  40b680:	b.hi	40b68c <__fxstatat@plt+0x829c>  // b.pmore
  40b684:	fcmp	s4, s3
  40b688:	b.mi	40b698 <__fxstatat@plt+0x82a8>  // b.first
  40b68c:	fmov	s2, wzr
  40b690:	str	x9, [x20, #40]
  40b694:	mov	x8, x9
  40b698:	fmul	s2, s2, s0
  40b69c:	fcmp	s2, s1
  40b6a0:	b.le	40b6e8 <__fxstatat@plt+0x82f8>
  40b6a4:	ldr	s1, [x8, #4]
  40b6a8:	ldrb	w9, [x8, #16]
  40b6ac:	fmul	s0, s1, s0
  40b6b0:	cbnz	w9, 40b6bc <__fxstatat@plt+0x82cc>
  40b6b4:	ldr	s1, [x8, #8]
  40b6b8:	fmul	s0, s0, s1
  40b6bc:	fcvtzu	x1, s0
  40b6c0:	mov	x0, x20
  40b6c4:	bl	40ae00 <__fxstatat@plt+0x7a10>
  40b6c8:	tbnz	w0, #0, 40b6e8 <__fxstatat@plt+0x82f8>
  40b6cc:	ldr	x0, [x20, #72]
  40b6d0:	cbz	x0, 40b6e4 <__fxstatat@plt+0x82f4>
  40b6d4:	ldr	x21, [x0, #8]
  40b6d8:	bl	4030e0 <free@plt>
  40b6dc:	mov	x0, x21
  40b6e0:	cbnz	x21, 40b6d4 <__fxstatat@plt+0x82e4>
  40b6e4:	str	xzr, [x20, #72]
  40b6e8:	mov	x0, x19
  40b6ec:	ldp	x20, x19, [sp, #48]
  40b6f0:	ldp	x22, x21, [sp, #32]
  40b6f4:	ldr	x23, [sp, #16]
  40b6f8:	ldp	x29, x30, [sp], #64
  40b6fc:	ret
  40b700:	bl	402fb0 <abort@plt>
  40b704:	stp	x29, x30, [sp, #-32]!
  40b708:	stp	x20, x19, [sp, #16]
  40b70c:	mov	x19, x0
  40b710:	ldr	x0, [x0]
  40b714:	mov	x29, sp
  40b718:	mov	x20, x1
  40b71c:	bl	4116c8 <__fxstatat@plt+0xe2d8>
  40b720:	ldr	x8, [x19, #8]
  40b724:	eor	x8, x8, x0
  40b728:	udiv	x9, x8, x20
  40b72c:	msub	x0, x9, x20, x8
  40b730:	ldp	x20, x19, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #32
  40b738:	ret
  40b73c:	ldr	x8, [x0, #8]
  40b740:	udiv	x9, x8, x1
  40b744:	msub	x0, x9, x1, x8
  40b748:	ret
  40b74c:	ldr	x8, [x0, #8]
  40b750:	ldr	x9, [x1, #8]
  40b754:	cmp	x8, x9
  40b758:	b.ne	40b778 <__fxstatat@plt+0x8388>  // b.any
  40b75c:	ldr	x8, [x0, #16]
  40b760:	ldr	x9, [x1, #16]
  40b764:	cmp	x8, x9
  40b768:	b.ne	40b778 <__fxstatat@plt+0x8388>  // b.any
  40b76c:	ldr	x0, [x0]
  40b770:	ldr	x1, [x1]
  40b774:	b	40dde8 <__fxstatat@plt+0xa9f8>
  40b778:	mov	w0, wzr
  40b77c:	ret
  40b780:	stp	x29, x30, [sp, #-16]!
  40b784:	ldr	x8, [x0, #8]
  40b788:	ldr	x9, [x1, #8]
  40b78c:	mov	x29, sp
  40b790:	cmp	x8, x9
  40b794:	b.ne	40b7c4 <__fxstatat@plt+0x83d4>  // b.any
  40b798:	ldr	x8, [x0, #16]
  40b79c:	ldr	x9, [x1, #16]
  40b7a0:	cmp	x8, x9
  40b7a4:	b.ne	40b7c4 <__fxstatat@plt+0x83d4>  // b.any
  40b7a8:	ldr	x0, [x0]
  40b7ac:	ldr	x1, [x1]
  40b7b0:	bl	403060 <strcmp@plt>
  40b7b4:	cmp	w0, #0x0
  40b7b8:	cset	w0, eq  // eq = none
  40b7bc:	ldp	x29, x30, [sp], #16
  40b7c0:	ret
  40b7c4:	mov	w0, wzr
  40b7c8:	ldp	x29, x30, [sp], #16
  40b7cc:	ret
  40b7d0:	stp	x29, x30, [sp, #-32]!
  40b7d4:	str	x19, [sp, #16]
  40b7d8:	mov	x19, x0
  40b7dc:	ldr	x0, [x0]
  40b7e0:	mov	x29, sp
  40b7e4:	bl	4030e0 <free@plt>
  40b7e8:	mov	x0, x19
  40b7ec:	ldr	x19, [sp, #16]
  40b7f0:	ldp	x29, x30, [sp], #32
  40b7f4:	b	4030e0 <free@plt>
  40b7f8:	stp	x29, x30, [sp, #-96]!
  40b7fc:	stp	x28, x27, [sp, #16]
  40b800:	stp	x26, x25, [sp, #32]
  40b804:	stp	x24, x23, [sp, #48]
  40b808:	stp	x22, x21, [sp, #64]
  40b80c:	stp	x20, x19, [sp, #80]
  40b810:	ldrb	w9, [x0]
  40b814:	mov	x20, x0
  40b818:	mov	x24, x0
  40b81c:	mov	x29, sp
  40b820:	cbz	w9, 40b93c <__fxstatat@plt+0x854c>
  40b824:	mov	x19, x3
  40b828:	mov	x21, x2
  40b82c:	mov	x22, x1
  40b830:	mov	w23, wzr
  40b834:	mov	x26, xzr
  40b838:	add	x27, x20, #0x1
  40b83c:	mov	x24, x20
  40b840:	b	40b860 <__fxstatat@plt+0x8470>
  40b844:	and	w8, w9, #0xff
  40b848:	cmp	w8, #0x2f
  40b84c:	csel	x26, x26, x27, eq  // eq = none
  40b850:	mov	w8, #0x2f                  	// #47
  40b854:	add	x27, x27, #0x1
  40b858:	mov	w9, w8
  40b85c:	cbz	w8, 40b93c <__fxstatat@plt+0x854c>
  40b860:	ldrb	w8, [x27]
  40b864:	cmp	w8, #0x2f
  40b868:	b.eq	40b844 <__fxstatat@plt+0x8454>  // b.none
  40b86c:	and	w9, w9, #0xff
  40b870:	cmp	w9, #0x2f
  40b874:	b.ne	40b854 <__fxstatat@plt+0x8464>  // b.any
  40b878:	cbz	x26, 40b934 <__fxstatat@plt+0x8544>
  40b87c:	cbz	w8, 40b934 <__fxstatat@plt+0x8544>
  40b880:	sub	x8, x26, x24
  40b884:	cmp	x8, #0x1
  40b888:	b.ne	40b8a0 <__fxstatat@plt+0x84b0>  // b.any
  40b88c:	ldrb	w8, [x24]
  40b890:	cmp	w8, #0x2e
  40b894:	b.ne	40b8cc <__fxstatat@plt+0x84dc>  // b.any
  40b898:	mov	x24, x27
  40b89c:	b	40b934 <__fxstatat@plt+0x8544>
  40b8a0:	cmp	x8, #0x2
  40b8a4:	strb	wzr, [x26]
  40b8a8:	b.ne	40b8d0 <__fxstatat@plt+0x84e0>  // b.any
  40b8ac:	ldrb	w8, [x24]
  40b8b0:	cmp	w8, #0x2e
  40b8b4:	b.ne	40b8d0 <__fxstatat@plt+0x84e0>  // b.any
  40b8b8:	ldrb	w8, [x24, #1]
  40b8bc:	cmp	w8, #0x2e
  40b8c0:	b.ne	40b8d0 <__fxstatat@plt+0x84e0>  // b.any
  40b8c4:	mov	w28, wzr
  40b8c8:	b	40b900 <__fxstatat@plt+0x8510>
  40b8cc:	strb	wzr, [x26]
  40b8d0:	mov	x0, x20
  40b8d4:	mov	x1, x24
  40b8d8:	mov	x2, x19
  40b8dc:	blr	x21
  40b8e0:	tbnz	w0, #31, 40b8ec <__fxstatat@plt+0x84fc>
  40b8e4:	mov	w28, wzr
  40b8e8:	b	40b8f8 <__fxstatat@plt+0x8508>
  40b8ec:	bl	403310 <__errno_location@plt>
  40b8f0:	ldr	w28, [x0]
  40b8f4:	tbz	w23, #0, 40b900 <__fxstatat@plt+0x8510>
  40b8f8:	mov	w23, #0x1                   	// #1
  40b8fc:	b	40b904 <__fxstatat@plt+0x8514>
  40b900:	mov	w23, wzr
  40b904:	mov	x0, x22
  40b908:	mov	x1, x24
  40b90c:	mov	w2, w23
  40b910:	mov	x3, xzr
  40b914:	bl	40e2f0 <__fxstatat@plt+0xaf00>
  40b918:	mov	w25, w0
  40b91c:	cmn	w0, #0x1
  40b920:	b.eq	40b95c <__fxstatat@plt+0x856c>  // b.none
  40b924:	mov	w8, #0x2f                  	// #47
  40b928:	mov	x24, x27
  40b92c:	strb	w8, [x26]
  40b930:	cbnz	w25, 40b95c <__fxstatat@plt+0x856c>
  40b934:	ldrb	w8, [x27]
  40b938:	b	40b854 <__fxstatat@plt+0x8464>
  40b93c:	sub	x0, x24, x20
  40b940:	ldp	x20, x19, [sp, #80]
  40b944:	ldp	x22, x21, [sp, #64]
  40b948:	ldp	x24, x23, [sp, #48]
  40b94c:	ldp	x26, x25, [sp, #32]
  40b950:	ldp	x28, x27, [sp, #16]
  40b954:	ldp	x29, x30, [sp], #96
  40b958:	ret
  40b95c:	cbz	w28, 40b974 <__fxstatat@plt+0x8584>
  40b960:	bl	403310 <__errno_location@plt>
  40b964:	ldr	w8, [x0]
  40b968:	cmp	w8, #0x2
  40b96c:	b.ne	40b974 <__fxstatat@plt+0x8584>  // b.any
  40b970:	str	w28, [x0]
  40b974:	sxtw	x0, w25
  40b978:	b	40b940 <__fxstatat@plt+0x8550>
  40b97c:	sub	sp, sp, #0xf0
  40b980:	stp	x29, x30, [sp, #144]
  40b984:	stp	x28, x27, [sp, #160]
  40b988:	stp	x26, x25, [sp, #176]
  40b98c:	stp	x24, x23, [sp, #192]
  40b990:	stp	x22, x21, [sp, #208]
  40b994:	stp	x20, x19, [sp, #224]
  40b998:	ldrb	w8, [x0]
  40b99c:	mov	w23, w7
  40b9a0:	mov	w22, w6
  40b9a4:	mov	x28, x5
  40b9a8:	mov	w24, w4
  40b9ac:	mov	x20, x3
  40b9b0:	mov	x21, x2
  40b9b4:	mov	x19, x0
  40b9b8:	cmp	w8, #0x2f
  40b9bc:	mov	x25, x1
  40b9c0:	add	x29, sp, #0x90
  40b9c4:	b.eq	40b9dc <__fxstatat@plt+0x85ec>  // b.none
  40b9c8:	ldr	w8, [x25]
  40b9cc:	cmp	w8, #0x4
  40b9d0:	b.ne	40b9dc <__fxstatat@plt+0x85ec>  // b.any
  40b9d4:	ldr	w26, [x25, #4]
  40b9d8:	cbnz	w26, 40bbdc <__fxstatat@plt+0x87ec>
  40b9dc:	cbz	x21, 40ba0c <__fxstatat@plt+0x861c>
  40b9e0:	mov	x0, x19
  40b9e4:	mov	x1, x25
  40b9e8:	mov	x2, x21
  40b9ec:	mov	x3, x20
  40b9f0:	bl	40b7f8 <__fxstatat@plt+0x8408>
  40b9f4:	tbz	x0, #63, 40ba10 <__fxstatat@plt+0x8620>
  40b9f8:	cmn	x0, #0x1
  40b9fc:	b.ne	40bbd4 <__fxstatat@plt+0x87e4>  // b.any
  40ba00:	bl	403310 <__errno_location@plt>
  40ba04:	ldr	w26, [x0]
  40ba08:	b	40bbdc <__fxstatat@plt+0x87ec>
  40ba0c:	mov	x0, xzr
  40ba10:	ldr	w12, [x29, #96]
  40ba14:	and	w8, w22, #0xc00
  40ba18:	and	w9, w24, #0x200
  40ba1c:	mov	w11, #0xffffffed            	// #-19
  40ba20:	orr	w26, w8, w9
  40ba24:	and	w8, w24, w11
  40ba28:	cmp	w26, #0x0
  40ba2c:	and	w9, w12, w23
  40ba30:	and	w10, w24, #0xffffffc0
  40ba34:	csel	w8, w24, w8, eq  // eq = none
  40ba38:	cmn	w9, #0x1
  40ba3c:	stp	w12, w23, [sp]
  40ba40:	csel	w23, w8, w10, eq  // eq = none
  40ba44:	add	x27, x19, x0
  40ba48:	mov	x0, x27
  40ba4c:	mov	w1, w23
  40ba50:	str	w9, [sp, #12]
  40ba54:	bl	4033a0 <mkdir@plt>
  40ba58:	str	w22, [sp, #8]
  40ba5c:	cbz	w0, 40bac0 <__fxstatat@plt+0x86d0>
  40ba60:	ldrb	w22, [x29, #104]
  40ba64:	bl	403310 <__errno_location@plt>
  40ba68:	ldr	w26, [x0]
  40ba6c:	tbz	w22, #0, 40baf8 <__fxstatat@plt+0x8708>
  40ba70:	cbz	w26, 40bbd4 <__fxstatat@plt+0x87e4>
  40ba74:	cbz	x21, 40bbdc <__fxstatat@plt+0x87ec>
  40ba78:	cmp	w26, #0x2
  40ba7c:	b.eq	40bbdc <__fxstatat@plt+0x87ec>  // b.none
  40ba80:	mov	x20, x0
  40ba84:	add	x2, sp, #0x10
  40ba88:	mov	w0, wzr
  40ba8c:	mov	x1, x27
  40ba90:	bl	403340 <__xstat@plt>
  40ba94:	cbz	w0, 40bbc4 <__fxstatat@plt+0x87d4>
  40ba98:	cmp	w26, #0x11
  40ba9c:	b.ne	40bbdc <__fxstatat@plt+0x87ec>  // b.any
  40baa0:	ldr	w20, [x20]
  40baa4:	cmp	w20, #0x2
  40baa8:	b.eq	40bbdc <__fxstatat@plt+0x87ec>  // b.none
  40baac:	cmp	w20, #0x14
  40bab0:	b.eq	40bbdc <__fxstatat@plt+0x87ec>  // b.none
  40bab4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40bab8:	add	x1, x1, #0xe11
  40babc:	b	40bb98 <__fxstatat@plt+0x87a8>
  40bac0:	and	w8, w24, w22
  40bac4:	mov	x0, x19
  40bac8:	mov	x1, x20
  40bacc:	and	w22, w8, #0x1ff
  40bad0:	blr	x28
  40bad4:	mov	w9, wzr
  40bad8:	orr	w8, w26, w22
  40badc:	mov	w2, #0x3                   	// #3
  40bae0:	cbnz	w8, 40bb04 <__fxstatat@plt+0x8714>
  40bae4:	ldr	w8, [sp, #12]
  40bae8:	mov	w26, w9
  40baec:	cmn	w8, #0x1
  40baf0:	b.eq	40bbd4 <__fxstatat@plt+0x87e4>  // b.none
  40baf4:	b	40bb08 <__fxstatat@plt+0x8718>
  40baf8:	mov	w2, #0x2                   	// #2
  40bafc:	mov	w23, #0xffffffff            	// #-1
  40bb00:	b	40bb08 <__fxstatat@plt+0x8718>
  40bb04:	mov	w26, w9
  40bb08:	add	x3, sp, #0x10
  40bb0c:	mov	x0, x25
  40bb10:	mov	x1, x27
  40bb14:	bl	40e2f0 <__fxstatat@plt+0xaf00>
  40bb18:	cmn	w0, #0x2
  40bb1c:	b.le	40bbd4 <__fxstatat@plt+0x87e4>
  40bb20:	ldr	w8, [sp, #16]
  40bb24:	ldp	w4, w3, [sp]
  40bb28:	ldr	w6, [sp, #8]
  40bb2c:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40bb30:	add	x9, x9, #0x2c4
  40bb34:	cmp	w0, #0x0
  40bb38:	csel	x1, x9, x27, eq  // eq = none
  40bb3c:	mov	w0, w8
  40bb40:	mov	w2, w23
  40bb44:	mov	w5, w24
  40bb48:	bl	411738 <__fxstatat@plt+0xe348>
  40bb4c:	cbz	w0, 40bbd4 <__fxstatat@plt+0x87e4>
  40bb50:	cbz	w26, 40bb74 <__fxstatat@plt+0x8784>
  40bb54:	cbz	x21, 40bbdc <__fxstatat@plt+0x87ec>
  40bb58:	cmp	w26, #0x2
  40bb5c:	b.eq	40bbdc <__fxstatat@plt+0x87ec>  // b.none
  40bb60:	bl	403310 <__errno_location@plt>
  40bb64:	ldr	w8, [x0]
  40bb68:	cmp	w8, #0x14
  40bb6c:	b.eq	40bbdc <__fxstatat@plt+0x87ec>  // b.none
  40bb70:	b	40bb78 <__fxstatat@plt+0x8788>
  40bb74:	bl	403310 <__errno_location@plt>
  40bb78:	ldr	w10, [sp, #12]
  40bb7c:	ldr	w20, [x0]
  40bb80:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40bb84:	adrp	x9, 413000 <__fxstatat@plt+0xfc10>
  40bb88:	add	x8, x8, #0x8f4
  40bb8c:	add	x9, x9, #0xec8
  40bb90:	cmn	w10, #0x1
  40bb94:	csel	x1, x9, x8, eq  // eq = none
  40bb98:	mov	w2, #0x5                   	// #5
  40bb9c:	mov	x0, xzr
  40bba0:	bl	403270 <dcgettext@plt>
  40bba4:	mov	x21, x0
  40bba8:	mov	x0, x19
  40bbac:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  40bbb0:	mov	x3, x0
  40bbb4:	mov	w0, wzr
  40bbb8:	mov	w1, w20
  40bbbc:	mov	x2, x21
  40bbc0:	b	40bc0c <__fxstatat@plt+0x881c>
  40bbc4:	ldr	w8, [sp, #32]
  40bbc8:	and	w8, w8, #0xf000
  40bbcc:	cmp	w8, #0x4, lsl #12
  40bbd0:	b.ne	40bbdc <__fxstatat@plt+0x87ec>  // b.any
  40bbd4:	mov	w0, #0x1                   	// #1
  40bbd8:	b	40bc14 <__fxstatat@plt+0x8824>
  40bbdc:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40bbe0:	add	x1, x1, #0xdf6
  40bbe4:	mov	w2, #0x5                   	// #5
  40bbe8:	mov	x0, xzr
  40bbec:	bl	403270 <dcgettext@plt>
  40bbf0:	mov	x20, x0
  40bbf4:	mov	x0, x19
  40bbf8:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  40bbfc:	mov	x3, x0
  40bc00:	mov	w0, wzr
  40bc04:	mov	w1, w26
  40bc08:	mov	x2, x20
  40bc0c:	bl	402bc0 <error@plt>
  40bc10:	mov	w0, wzr
  40bc14:	ldp	x20, x19, [sp, #224]
  40bc18:	ldp	x22, x21, [sp, #208]
  40bc1c:	ldp	x24, x23, [sp, #192]
  40bc20:	ldp	x26, x25, [sp, #176]
  40bc24:	ldp	x28, x27, [sp, #160]
  40bc28:	ldp	x29, x30, [sp, #144]
  40bc2c:	add	sp, sp, #0xf0
  40bc30:	ret
  40bc34:	stp	x29, x30, [sp, #-48]!
  40bc38:	stp	x20, x19, [sp, #32]
  40bc3c:	ldrb	w10, [x0]
  40bc40:	mov	x19, x0
  40bc44:	str	x21, [sp, #16]
  40bc48:	mov	x29, sp
  40bc4c:	and	w8, w10, #0xf8
  40bc50:	cmp	w8, #0x30
  40bc54:	b.ne	40bcc8 <__fxstatat@plt+0x88d8>  // b.any
  40bc58:	mov	w20, wzr
  40bc5c:	mov	x8, x19
  40bc60:	lsl	w9, w20, #3
  40bc64:	add	w9, w9, w10, uxtb
  40bc68:	sub	w20, w9, #0x30
  40bc6c:	cmp	w20, #0xfff
  40bc70:	b.hi	40bf58 <__fxstatat@plt+0x8b68>  // b.pmore
  40bc74:	ldrb	w10, [x8, #1]
  40bc78:	add	x9, x8, #0x1
  40bc7c:	and	w8, w10, #0xf8
  40bc80:	cmp	w8, #0x30
  40bc84:	mov	x8, x9
  40bc88:	b.eq	40bc60 <__fxstatat@plt+0x8870>  // b.none
  40bc8c:	cbnz	w10, 40bf58 <__fxstatat@plt+0x8b68>
  40bc90:	sub	x8, x9, x19
  40bc94:	and	w9, w20, #0xc00
  40bc98:	orr	w9, w9, #0x3ff
  40bc9c:	cmp	x8, #0x5
  40bca0:	mov	w19, #0xfff                 	// #4095
  40bca4:	mov	w0, #0x20                  	// #32
  40bca8:	csel	w21, w9, w19, lt  // lt = tstop
  40bcac:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40bcb0:	mov	w8, #0x13d                 	// #317
  40bcb4:	stp	w19, w20, [x0, #4]
  40bcb8:	str	w21, [x0, #12]
  40bcbc:	strh	w8, [x0]
  40bcc0:	strb	wzr, [x0, #17]
  40bcc4:	b	40bf5c <__fxstatat@plt+0x8b6c>
  40bcc8:	mov	w9, #0x1                   	// #1
  40bccc:	mov	w8, #0x1                   	// #1
  40bcd0:	b	40bce4 <__fxstatat@plt+0x88f4>
  40bcd4:	mov	w11, #0x1                   	// #1
  40bcd8:	ldrb	w10, [x19, x9]
  40bcdc:	add	x8, x11, x8
  40bce0:	add	x9, x9, #0x1
  40bce4:	and	w10, w10, #0xff
  40bce8:	cmp	w10, #0x2c
  40bcec:	b.le	40bd08 <__fxstatat@plt+0x8918>
  40bcf0:	cmp	w10, #0x2d
  40bcf4:	b.eq	40bcd4 <__fxstatat@plt+0x88e4>  // b.none
  40bcf8:	cmp	w10, #0x3d
  40bcfc:	mov	w11, #0x1                   	// #1
  40bd00:	b.eq	40bcd8 <__fxstatat@plt+0x88e8>  // b.none
  40bd04:	b	40bd18 <__fxstatat@plt+0x8928>
  40bd08:	cmp	w10, #0x2b
  40bd0c:	mov	w11, #0x1                   	// #1
  40bd10:	b.eq	40bcd8 <__fxstatat@plt+0x88e8>  // b.none
  40bd14:	cbz	w10, 40bd20 <__fxstatat@plt+0x8930>
  40bd18:	mov	x11, xzr
  40bd1c:	b	40bcd8 <__fxstatat@plt+0x88e8>
  40bd20:	lsr	x9, x8, #59
  40bd24:	cbnz	x9, 40bf6c <__fxstatat@plt+0x8b7c>
  40bd28:	lsl	x0, x8, #4
  40bd2c:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40bd30:	mov	x9, #0x280000000000        	// #43980465111040
  40bd34:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  40bd38:	adrp	x11, 414000 <__fxstatat@plt+0x10c10>
  40bd3c:	adrp	x15, 414000 <__fxstatat@plt+0x10c10>
  40bd40:	mov	x16, xzr
  40bd44:	mov	w8, #0x1                   	// #1
  40bd48:	movk	x9, #0x2000, lsl #48
  40bd4c:	add	x10, x10, #0x954
  40bd50:	add	x11, x11, #0x933
  40bd54:	mov	w12, #0x124                 	// #292
  40bd58:	mov	w13, #0x92                  	// #146
  40bd5c:	mov	w14, #0x49                  	// #73
  40bd60:	add	x15, x15, #0x91e
  40bd64:	mov	w17, wzr
  40bd68:	b	40bd78 <__fxstatat@plt+0x8988>
  40bd6c:	mov	w18, #0xfff                 	// #4095
  40bd70:	orr	w17, w17, w18
  40bd74:	add	x19, x19, #0x1
  40bd78:	ldrb	w18, [x19]
  40bd7c:	sub	w1, w18, #0x61
  40bd80:	cmp	w1, #0x14
  40bd84:	b.hi	40bdac <__fxstatat@plt+0x89bc>  // b.pmore
  40bd88:	adr	x2, 40bd6c <__fxstatat@plt+0x897c>
  40bd8c:	ldrb	w18, [x15, x1]
  40bd90:	add	x2, x2, x18, lsl #2
  40bd94:	mov	w18, #0x9c0                 	// #2496
  40bd98:	br	x2
  40bd9c:	mov	w18, #0x438                 	// #1080
  40bda0:	b	40bd70 <__fxstatat@plt+0x8980>
  40bda4:	mov	w18, #0x207                 	// #519
  40bda8:	b	40bd70 <__fxstatat@plt+0x8980>
  40bdac:	cmp	w18, #0x3d
  40bdb0:	b.hi	40bf54 <__fxstatat@plt+0x8b64>  // b.pmore
  40bdb4:	lsl	x1, x8, x18
  40bdb8:	tst	x1, x9
  40bdbc:	b.eq	40bf54 <__fxstatat@plt+0x8b64>  // b.none
  40bdc0:	mov	x4, x19
  40bdc4:	ldrb	w3, [x4, #1]!
  40bdc8:	sub	w1, w3, #0x30
  40bdcc:	cmp	w1, #0x8
  40bdd0:	b.cs	40be24 <__fxstatat@plt+0x8a34>  // b.hs, b.nlast
  40bdd4:	mov	w1, wzr
  40bdd8:	lsl	w1, w1, #3
  40bddc:	add	w1, w1, w3, uxtb
  40bde0:	sub	w1, w1, #0x30
  40bde4:	cmp	w1, #0xfff
  40bde8:	b.hi	40bf54 <__fxstatat@plt+0x8b64>  // b.pmore
  40bdec:	ldrb	w3, [x4, #1]
  40bdf0:	add	x19, x4, #0x1
  40bdf4:	mov	x4, x19
  40bdf8:	and	w2, w3, #0xf8
  40bdfc:	cmp	w2, #0x30
  40be00:	b.eq	40bdd8 <__fxstatat@plt+0x89e8>  // b.none
  40be04:	cbnz	w17, 40bf54 <__fxstatat@plt+0x8b64>
  40be08:	mov	w2, #0x1                   	// #1
  40be0c:	mov	w17, #0xfff                 	// #4095
  40be10:	cbz	w3, 40be50 <__fxstatat@plt+0x8a60>
  40be14:	cmp	w3, #0x2c
  40be18:	mov	w3, #0xfff                 	// #4095
  40be1c:	b.eq	40bee8 <__fxstatat@plt+0x8af8>  // b.none
  40be20:	b	40bf54 <__fxstatat@plt+0x8b64>
  40be24:	cmp	w3, #0x67
  40be28:	b.eq	40be58 <__fxstatat@plt+0x8a68>  // b.none
  40be2c:	cmp	w3, #0x6f
  40be30:	b.eq	40be6c <__fxstatat@plt+0x8a7c>  // b.none
  40be34:	cmp	w3, #0x75
  40be38:	b.ne	40be80 <__fxstatat@plt+0x8a90>  // b.any
  40be3c:	mov	w3, wzr
  40be40:	add	x19, x19, #0x2
  40be44:	mov	w2, #0x3                   	// #3
  40be48:	mov	w1, #0x1c0                 	// #448
  40be4c:	b	40bee8 <__fxstatat@plt+0x8af8>
  40be50:	mov	w3, #0xfff                 	// #4095
  40be54:	b	40bee8 <__fxstatat@plt+0x8af8>
  40be58:	mov	w3, wzr
  40be5c:	add	x19, x19, #0x2
  40be60:	mov	w2, #0x3                   	// #3
  40be64:	mov	w1, #0x38                  	// #56
  40be68:	b	40bee8 <__fxstatat@plt+0x8af8>
  40be6c:	mov	w3, wzr
  40be70:	add	x19, x19, #0x2
  40be74:	mov	w2, #0x3                   	// #3
  40be78:	mov	w1, #0x7                   	// #7
  40be7c:	b	40bee8 <__fxstatat@plt+0x8af8>
  40be80:	mov	w1, wzr
  40be84:	mov	w2, #0x1                   	// #1
  40be88:	mov	x19, x4
  40be8c:	b	40bea0 <__fxstatat@plt+0x8ab0>
  40be90:	orr	w1, w1, w14
  40be94:	mov	w4, w2
  40be98:	ldrb	w3, [x19, #1]!
  40be9c:	mov	w2, w4
  40bea0:	and	w3, w3, #0xff
  40bea4:	sub	w3, w3, #0x58
  40bea8:	cmp	w3, #0x20
  40beac:	b.hi	40bee4 <__fxstatat@plt+0x8af4>  // b.pmore
  40beb0:	adr	x5, 40be90 <__fxstatat@plt+0x8aa0>
  40beb4:	ldrb	w4, [x11, x3]
  40beb8:	add	x5, x5, x4, lsl #2
  40bebc:	mov	w4, #0x2                   	// #2
  40bec0:	br	x5
  40bec4:	orr	w1, w1, w12
  40bec8:	b	40be94 <__fxstatat@plt+0x8aa4>
  40becc:	orr	w1, w1, #0x200
  40bed0:	b	40be94 <__fxstatat@plt+0x8aa4>
  40bed4:	orr	w1, w1, #0xc00
  40bed8:	b	40be94 <__fxstatat@plt+0x8aa4>
  40bedc:	orr	w1, w1, w13
  40bee0:	b	40be94 <__fxstatat@plt+0x8aa4>
  40bee4:	mov	w3, wzr
  40bee8:	add	x4, x0, x16, lsl #4
  40beec:	cmp	w17, #0x0
  40bef0:	strb	w18, [x4]
  40bef4:	csinv	w18, w17, wzr, ne  // ne = any
  40bef8:	and	w18, w18, w1
  40befc:	cmp	w3, #0x0
  40bf00:	csel	w18, w18, w3, eq  // eq = none
  40bf04:	strb	w2, [x4, #1]
  40bf08:	stp	w17, w1, [x4, #4]
  40bf0c:	str	w18, [x4, #12]
  40bf10:	ldrb	w18, [x19]
  40bf14:	add	x1, x16, #0x1
  40bf18:	sub	w2, w18, #0x2b
  40bf1c:	cmp	w2, #0x12
  40bf20:	b.hi	40bf44 <__fxstatat@plt+0x8b54>  // b.pmore
  40bf24:	adr	x3, 40bdc0 <__fxstatat@plt+0x89d0>
  40bf28:	ldrb	w16, [x10, x2]
  40bf2c:	add	x3, x3, x16, lsl #2
  40bf30:	mov	x16, x1
  40bf34:	br	x3
  40bf38:	add	x19, x19, #0x1
  40bf3c:	mov	x16, x1
  40bf40:	b	40bd64 <__fxstatat@plt+0x8974>
  40bf44:	cbnz	w18, 40bf54 <__fxstatat@plt+0x8b64>
  40bf48:	add	x8, x0, x1, lsl #4
  40bf4c:	strb	wzr, [x8, #1]
  40bf50:	b	40bf5c <__fxstatat@plt+0x8b6c>
  40bf54:	bl	4030e0 <free@plt>
  40bf58:	mov	x0, xzr
  40bf5c:	ldp	x20, x19, [sp, #32]
  40bf60:	ldr	x21, [sp, #16]
  40bf64:	ldp	x29, x30, [sp], #48
  40bf68:	ret
  40bf6c:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40bf70:	sub	sp, sp, #0xa0
  40bf74:	mov	x1, x0
  40bf78:	mov	x2, sp
  40bf7c:	mov	w0, wzr
  40bf80:	stp	x29, x30, [sp, #128]
  40bf84:	str	x19, [sp, #144]
  40bf88:	add	x29, sp, #0x80
  40bf8c:	bl	403340 <__xstat@plt>
  40bf90:	cbz	w0, 40bf9c <__fxstatat@plt+0x8bac>
  40bf94:	mov	x0, xzr
  40bf98:	b	40bfc0 <__fxstatat@plt+0x8bd0>
  40bf9c:	ldr	w19, [sp, #16]
  40bfa0:	mov	w0, #0x20                  	// #32
  40bfa4:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40bfa8:	mov	w8, #0x13d                 	// #317
  40bfac:	mov	w9, #0xfff                 	// #4095
  40bfb0:	strh	w8, [x0]
  40bfb4:	stp	w9, w19, [x0, #4]
  40bfb8:	str	w9, [x0, #12]
  40bfbc:	strb	wzr, [x0, #17]
  40bfc0:	ldr	x19, [sp, #144]
  40bfc4:	ldp	x29, x30, [sp, #128]
  40bfc8:	add	sp, sp, #0xa0
  40bfcc:	ret
  40bfd0:	ldrb	w17, [x3, #1]
  40bfd4:	and	w0, w0, #0xfff
  40bfd8:	mov	w8, wzr
  40bfdc:	cbz	w17, 40c0d8 <__fxstatat@plt+0x8ce8>
  40bfe0:	tst	w1, #0x1
  40bfe4:	mov	w14, #0xc00                 	// #3072
  40bfe8:	and	w9, w1, #0x1
  40bfec:	mvn	w10, w2
  40bff0:	add	x11, x3, #0x8
  40bff4:	mov	w12, #0x49                  	// #73
  40bff8:	mov	w13, #0x124                 	// #292
  40bffc:	csel	w14, w14, wzr, ne  // ne = any
  40c000:	mov	w15, #0x92                  	// #146
  40c004:	b	40c01c <__fxstatat@plt+0x8c2c>
  40c008:	orr	w8, w18, w8
  40c00c:	bic	w0, w0, w18
  40c010:	ldrb	w17, [x11, #9]
  40c014:	add	x11, x11, #0x10
  40c018:	cbz	w17, 40c0d8 <__fxstatat@plt+0x8ce8>
  40c01c:	ldr	w2, [x11, #4]
  40c020:	ldp	w16, w18, [x11, #-4]
  40c024:	and	w1, w17, #0xff
  40c028:	cmp	w1, #0x2
  40c02c:	bic	w17, w14, w2
  40c030:	b.eq	40c068 <__fxstatat@plt+0x8c78>  // b.none
  40c034:	cmp	w1, #0x3
  40c038:	b.ne	40c07c <__fxstatat@plt+0x8c8c>  // b.any
  40c03c:	and	w18, w18, w0
  40c040:	tst	w18, w13
  40c044:	csel	w1, wzr, w13, eq  // eq = none
  40c048:	tst	w18, w15
  40c04c:	csel	w2, wzr, w15, eq  // eq = none
  40c050:	tst	w18, w12
  40c054:	orr	w18, w2, w18
  40c058:	csel	w3, wzr, w12, eq  // eq = none
  40c05c:	orr	w18, w18, w1
  40c060:	orr	w18, w18, w3
  40c064:	b	40c07c <__fxstatat@plt+0x8c8c>
  40c068:	and	w1, w0, w12
  40c06c:	orr	w1, w1, w9
  40c070:	orr	w2, w18, w12
  40c074:	cmp	w1, #0x0
  40c078:	csel	w18, w18, w2, eq  // eq = none
  40c07c:	ldurb	w1, [x11, #-8]
  40c080:	cmp	w16, #0x0
  40c084:	csel	w2, w16, w10, ne  // ne = any
  40c088:	bic	w2, w2, w17
  40c08c:	cmp	w1, #0x2b
  40c090:	and	w18, w2, w18
  40c094:	b.eq	40c0cc <__fxstatat@plt+0x8cdc>  // b.none
  40c098:	cmp	w1, #0x2d
  40c09c:	b.eq	40c008 <__fxstatat@plt+0x8c18>  // b.none
  40c0a0:	cmp	w1, #0x3d
  40c0a4:	b.ne	40c010 <__fxstatat@plt+0x8c20>  // b.any
  40c0a8:	cmp	w16, #0x0
  40c0ac:	csinv	w16, wzr, w16, eq  // eq = none
  40c0b0:	orr	w16, w16, w17
  40c0b4:	mvn	w17, w16
  40c0b8:	and	w16, w16, w0
  40c0bc:	and	w17, w17, #0xfff
  40c0c0:	orr	w8, w17, w8
  40c0c4:	orr	w0, w18, w16
  40c0c8:	b	40c010 <__fxstatat@plt+0x8c20>
  40c0cc:	orr	w8, w18, w8
  40c0d0:	orr	w0, w18, w0
  40c0d4:	b	40c010 <__fxstatat@plt+0x8c20>
  40c0d8:	cbz	x4, 40c0e0 <__fxstatat@plt+0x8cf0>
  40c0dc:	str	w8, [x4]
  40c0e0:	ret
  40c0e4:	stp	x29, x30, [sp, #-48]!
  40c0e8:	mov	w8, #0x4900                	// #18688
  40c0ec:	movk	w8, #0x8, lsl #16
  40c0f0:	orr	w2, w2, w8
  40c0f4:	str	x21, [sp, #16]
  40c0f8:	stp	x20, x19, [sp, #32]
  40c0fc:	mov	x29, sp
  40c100:	mov	x19, x3
  40c104:	bl	4118e8 <__fxstatat@plt+0xe4f8>
  40c108:	tbnz	w0, #31, 40c120 <__fxstatat@plt+0x8d30>
  40c10c:	mov	w20, w0
  40c110:	bl	402f90 <fdopendir@plt>
  40c114:	cbz	x0, 40c128 <__fxstatat@plt+0x8d38>
  40c118:	str	w20, [x19]
  40c11c:	b	40c144 <__fxstatat@plt+0x8d54>
  40c120:	mov	x0, xzr
  40c124:	b	40c144 <__fxstatat@plt+0x8d54>
  40c128:	bl	403310 <__errno_location@plt>
  40c12c:	ldr	w21, [x0]
  40c130:	mov	x19, x0
  40c134:	mov	w0, w20
  40c138:	bl	402f60 <close@plt>
  40c13c:	mov	x0, xzr
  40c140:	str	w21, [x19]
  40c144:	ldp	x20, x19, [sp, #32]
  40c148:	ldr	x21, [sp, #16]
  40c14c:	ldp	x29, x30, [sp], #48
  40c150:	ret
  40c154:	stp	x29, x30, [sp, #-32]!
  40c158:	stp	x20, x19, [sp, #16]
  40c15c:	mov	x29, sp
  40c160:	cbz	x0, 40c1e0 <__fxstatat@plt+0x8df0>
  40c164:	mov	w1, #0x2f                  	// #47
  40c168:	mov	x19, x0
  40c16c:	bl	402f70 <strrchr@plt>
  40c170:	cmp	x0, #0x0
  40c174:	csinc	x20, x19, x0, eq  // eq = none
  40c178:	sub	x8, x20, x19
  40c17c:	cmp	x8, #0x7
  40c180:	b.lt	40c1c4 <__fxstatat@plt+0x8dd4>  // b.tstop
  40c184:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40c188:	sub	x0, x20, #0x7
  40c18c:	add	x1, x1, #0x99f
  40c190:	mov	w2, #0x7                   	// #7
  40c194:	bl	402e20 <strncmp@plt>
  40c198:	cbnz	w0, 40c1c4 <__fxstatat@plt+0x8dd4>
  40c19c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40c1a0:	add	x1, x1, #0x9a7
  40c1a4:	mov	w2, #0x3                   	// #3
  40c1a8:	mov	x0, x20
  40c1ac:	bl	402e20 <strncmp@plt>
  40c1b0:	mov	x19, x20
  40c1b4:	cbnz	w0, 40c1c4 <__fxstatat@plt+0x8dd4>
  40c1b8:	add	x19, x20, #0x3
  40c1bc:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40c1c0:	str	x19, [x8, #1320]
  40c1c4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c1c8:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  40c1cc:	str	x19, [x8, #2464]
  40c1d0:	str	x19, [x9, #1272]
  40c1d4:	ldp	x20, x19, [sp, #16]
  40c1d8:	ldp	x29, x30, [sp], #32
  40c1dc:	ret
  40c1e0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40c1e4:	ldr	x3, [x8, #1280]
  40c1e8:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40c1ec:	add	x0, x0, #0x967
  40c1f0:	mov	w1, #0x37                  	// #55
  40c1f4:	mov	w2, #0x1                   	// #1
  40c1f8:	bl	403190 <fwrite@plt>
  40c1fc:	bl	402fb0 <abort@plt>
  40c200:	sub	sp, sp, #0x40
  40c204:	stp	x20, x19, [sp, #48]
  40c208:	mov	w19, w3
  40c20c:	mov	x20, x2
  40c210:	mov	x3, sp
  40c214:	mov	w2, w4
  40c218:	stp	x29, x30, [sp, #32]
  40c21c:	add	x29, sp, #0x20
  40c220:	bl	410d10 <__fxstatat@plt+0xd920>
  40c224:	cbz	w0, 40c230 <__fxstatat@plt+0x8e40>
  40c228:	mov	w19, #0xfffffffe            	// #-2
  40c22c:	b	40c24c <__fxstatat@plt+0x8e5c>
  40c230:	mov	x0, sp
  40c234:	mov	x1, x20
  40c238:	mov	w2, w19
  40c23c:	bl	410dd0 <__fxstatat@plt+0xd9e0>
  40c240:	mov	w19, w0
  40c244:	mov	x0, sp
  40c248:	bl	410cd4 <__fxstatat@plt+0xd8e4>
  40c24c:	mov	w0, w19
  40c250:	ldp	x20, x19, [sp, #48]
  40c254:	ldp	x29, x30, [sp, #32]
  40c258:	add	sp, sp, #0x40
  40c25c:	ret
  40c260:	sub	sp, sp, #0x40
  40c264:	mov	w8, w1
  40c268:	movi	v0.2d, #0x0
  40c26c:	mov	x1, x0
  40c270:	stp	q0, q0, [sp]
  40c274:	str	w2, [sp]
  40c278:	mov	x0, sp
  40c27c:	mov	w2, w8
  40c280:	stp	x29, x30, [sp, #32]
  40c284:	str	x19, [sp, #48]
  40c288:	add	x29, sp, #0x20
  40c28c:	bl	410dd0 <__fxstatat@plt+0xd9e0>
  40c290:	mov	w19, w0
  40c294:	mov	x0, sp
  40c298:	bl	410cd4 <__fxstatat@plt+0xd8e4>
  40c29c:	mov	w0, w19
  40c2a0:	ldr	x19, [sp, #48]
  40c2a4:	ldp	x29, x30, [sp, #32]
  40c2a8:	add	sp, sp, #0x40
  40c2ac:	ret
  40c2b0:	stp	x29, x30, [sp, #-48]!
  40c2b4:	str	x21, [sp, #16]
  40c2b8:	stp	x20, x19, [sp, #32]
  40c2bc:	mov	x29, sp
  40c2c0:	mov	x19, x0
  40c2c4:	bl	403310 <__errno_location@plt>
  40c2c8:	ldr	w21, [x0]
  40c2cc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c2d0:	add	x8, x8, #0x9a8
  40c2d4:	cmp	x19, #0x0
  40c2d8:	mov	x20, x0
  40c2dc:	csel	x0, x8, x19, eq  // eq = none
  40c2e0:	mov	w1, #0x38                  	// #56
  40c2e4:	bl	410320 <__fxstatat@plt+0xcf30>
  40c2e8:	str	w21, [x20]
  40c2ec:	ldp	x20, x19, [sp, #32]
  40c2f0:	ldr	x21, [sp, #16]
  40c2f4:	ldp	x29, x30, [sp], #48
  40c2f8:	ret
  40c2fc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c300:	add	x8, x8, #0x9a8
  40c304:	cmp	x0, #0x0
  40c308:	csel	x8, x8, x0, eq  // eq = none
  40c30c:	ldr	w0, [x8]
  40c310:	ret
  40c314:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c318:	add	x8, x8, #0x9a8
  40c31c:	cmp	x0, #0x0
  40c320:	csel	x8, x8, x0, eq  // eq = none
  40c324:	str	w1, [x8]
  40c328:	ret
  40c32c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c330:	add	x8, x8, #0x9a8
  40c334:	cmp	x0, #0x0
  40c338:	ubfx	w9, w1, #5, #3
  40c33c:	csel	x8, x8, x0, eq  // eq = none
  40c340:	add	x8, x8, w9, uxtw #2
  40c344:	ldr	w9, [x8, #8]
  40c348:	lsr	w10, w9, w1
  40c34c:	and	w0, w10, #0x1
  40c350:	and	w10, w2, #0x1
  40c354:	eor	w10, w0, w10
  40c358:	lsl	w10, w10, w1
  40c35c:	eor	w9, w10, w9
  40c360:	str	w9, [x8, #8]
  40c364:	ret
  40c368:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c36c:	add	x8, x8, #0x9a8
  40c370:	cmp	x0, #0x0
  40c374:	csel	x8, x8, x0, eq  // eq = none
  40c378:	ldr	w0, [x8, #4]
  40c37c:	str	w1, [x8, #4]
  40c380:	ret
  40c384:	stp	x29, x30, [sp, #-16]!
  40c388:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c38c:	add	x8, x8, #0x9a8
  40c390:	cmp	x0, #0x0
  40c394:	csel	x8, x8, x0, eq  // eq = none
  40c398:	mov	w9, #0xa                   	// #10
  40c39c:	mov	x29, sp
  40c3a0:	str	w9, [x8]
  40c3a4:	cbz	x1, 40c3b8 <__fxstatat@plt+0x8fc8>
  40c3a8:	cbz	x2, 40c3b8 <__fxstatat@plt+0x8fc8>
  40c3ac:	stp	x1, x2, [x8, #40]
  40c3b0:	ldp	x29, x30, [sp], #16
  40c3b4:	ret
  40c3b8:	bl	402fb0 <abort@plt>
  40c3bc:	sub	sp, sp, #0x60
  40c3c0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40c3c4:	add	x8, x8, #0x9a8
  40c3c8:	cmp	x4, #0x0
  40c3cc:	stp	x29, x30, [sp, #16]
  40c3d0:	str	x25, [sp, #32]
  40c3d4:	stp	x24, x23, [sp, #48]
  40c3d8:	stp	x22, x21, [sp, #64]
  40c3dc:	stp	x20, x19, [sp, #80]
  40c3e0:	add	x29, sp, #0x10
  40c3e4:	mov	x19, x3
  40c3e8:	mov	x20, x2
  40c3ec:	mov	x21, x1
  40c3f0:	mov	x22, x0
  40c3f4:	csel	x24, x8, x4, eq  // eq = none
  40c3f8:	bl	403310 <__errno_location@plt>
  40c3fc:	ldp	w4, w5, [x24]
  40c400:	ldp	x7, x8, [x24, #40]
  40c404:	ldr	w25, [x0]
  40c408:	mov	x23, x0
  40c40c:	add	x6, x24, #0x8
  40c410:	mov	x0, x22
  40c414:	mov	x1, x21
  40c418:	mov	x2, x20
  40c41c:	mov	x3, x19
  40c420:	str	x8, [sp]
  40c424:	bl	40c448 <__fxstatat@plt+0x9058>
  40c428:	str	w25, [x23]
  40c42c:	ldp	x20, x19, [sp, #80]
  40c430:	ldp	x22, x21, [sp, #64]
  40c434:	ldp	x24, x23, [sp, #48]
  40c438:	ldr	x25, [sp, #32]
  40c43c:	ldp	x29, x30, [sp, #16]
  40c440:	add	sp, sp, #0x60
  40c444:	ret
  40c448:	sub	sp, sp, #0x120
  40c44c:	stp	x29, x30, [sp, #192]
  40c450:	add	x29, sp, #0xc0
  40c454:	ldr	x8, [x29, #96]
  40c458:	stp	x28, x27, [sp, #208]
  40c45c:	stp	x26, x25, [sp, #224]
  40c460:	stp	x24, x23, [sp, #240]
  40c464:	stp	x22, x21, [sp, #256]
  40c468:	stp	x20, x19, [sp, #272]
  40c46c:	str	x7, [sp, #88]
  40c470:	stur	x6, [x29, #-40]
  40c474:	mov	w19, w5
  40c478:	mov	w22, w4
  40c47c:	mov	x28, x3
  40c480:	mov	x20, x2
  40c484:	mov	x24, x1
  40c488:	stur	x8, [x29, #-88]
  40c48c:	mov	x21, x0
  40c490:	bl	403100 <__ctype_get_mb_cur_max@plt>
  40c494:	mov	w4, w22
  40c498:	mov	w8, wzr
  40c49c:	mov	w14, wzr
  40c4a0:	str	w19, [sp, #80]
  40c4a4:	ubfx	w19, w19, #1, #1
  40c4a8:	add	x9, x20, #0x1
  40c4ac:	mov	w25, #0x1                   	// #1
  40c4b0:	str	x0, [sp, #48]
  40c4b4:	str	xzr, [sp, #64]
  40c4b8:	stur	xzr, [x29, #-64]
  40c4bc:	stur	xzr, [x29, #-32]
  40c4c0:	str	wzr, [sp, #72]
  40c4c4:	stur	x20, [x29, #-80]
  40c4c8:	str	x9, [sp, #96]
  40c4cc:	cmp	w4, #0xa
  40c4d0:	b.hi	40d09c <__fxstatat@plt+0x9cac>  // b.pmore
  40c4d4:	adrp	x12, 414000 <__fxstatat@plt+0x10c10>
  40c4d8:	mov	w9, w4
  40c4dc:	add	x12, x12, #0x9b0
  40c4e0:	mov	x22, x24
  40c4e4:	adr	x10, 40c504 <__fxstatat@plt+0x9114>
  40c4e8:	ldrb	w11, [x12, x9]
  40c4ec:	add	x10, x10, x11, lsl #2
  40c4f0:	ldur	x24, [x29, #-80]
  40c4f4:	mov	x20, xzr
  40c4f8:	mov	w16, wzr
  40c4fc:	mov	w9, #0x1                   	// #1
  40c500:	br	x10
  40c504:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40c508:	add	x0, x0, #0xb0c
  40c50c:	mov	w1, w4
  40c510:	mov	w20, w4
  40c514:	mov	w23, w14
  40c518:	bl	40d9e8 <__fxstatat@plt+0xa5f8>
  40c51c:	str	x0, [sp, #88]
  40c520:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40c524:	add	x0, x0, #0xb0e
  40c528:	mov	w1, w20
  40c52c:	bl	40d9e8 <__fxstatat@plt+0xa5f8>
  40c530:	mov	w14, w23
  40c534:	mov	w4, w20
  40c538:	stur	x0, [x29, #-88]
  40c53c:	tbnz	w19, #0, 40c580 <__fxstatat@plt+0x9190>
  40c540:	ldr	x8, [sp, #88]
  40c544:	ldrb	w9, [x8]
  40c548:	cbz	w9, 40c580 <__fxstatat@plt+0x9190>
  40c54c:	mov	w27, w14
  40c550:	mov	w26, w4
  40c554:	mov	x10, xzr
  40c558:	add	x8, x8, #0x1
  40c55c:	b	40c570 <__fxstatat@plt+0x9180>
  40c560:	ldrb	w9, [x8, x10]
  40c564:	add	x20, x10, #0x1
  40c568:	mov	x10, x20
  40c56c:	cbz	w9, 40c58c <__fxstatat@plt+0x919c>
  40c570:	cmp	x10, x22
  40c574:	b.cs	40c560 <__fxstatat@plt+0x9170>  // b.hs, b.nlast
  40c578:	strb	w9, [x21, x10]
  40c57c:	b	40c560 <__fxstatat@plt+0x9170>
  40c580:	mov	w27, w14
  40c584:	mov	w26, w4
  40c588:	mov	x20, xzr
  40c58c:	ldur	x23, [x29, #-88]
  40c590:	mov	x0, x23
  40c594:	bl	402b80 <strlen@plt>
  40c598:	stur	x0, [x29, #-32]
  40c59c:	stur	x23, [x29, #-64]
  40c5a0:	mov	w9, #0x1                   	// #1
  40c5a4:	mov	w16, w19
  40c5a8:	mov	w4, w26
  40c5ac:	mov	w14, w27
  40c5b0:	b	40c658 <__fxstatat@plt+0x9268>
  40c5b4:	mov	w8, #0x1                   	// #1
  40c5b8:	b	40c634 <__fxstatat@plt+0x9244>
  40c5bc:	mov	w4, wzr
  40c5c0:	mov	x20, xzr
  40c5c4:	mov	w16, wzr
  40c5c8:	mov	w9, w8
  40c5cc:	b	40c658 <__fxstatat@plt+0x9268>
  40c5d0:	tbnz	w19, #0, 40c634 <__fxstatat@plt+0x9244>
  40c5d4:	mov	w9, w8
  40c5d8:	mov	w16, wzr
  40c5dc:	cbz	x22, 40c5e8 <__fxstatat@plt+0x91f8>
  40c5e0:	mov	w8, #0x27                  	// #39
  40c5e4:	strb	w8, [x21]
  40c5e8:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40c5ec:	add	x8, x8, #0xb0e
  40c5f0:	stur	x8, [x29, #-64]
  40c5f4:	mov	w8, #0x1                   	// #1
  40c5f8:	mov	w4, #0x2                   	// #2
  40c5fc:	mov	w20, #0x1                   	// #1
  40c600:	stur	x8, [x29, #-32]
  40c604:	b	40c658 <__fxstatat@plt+0x9268>
  40c608:	tbz	w19, #0, 40cf34 <__fxstatat@plt+0x9b44>
  40c60c:	mov	w8, #0x1                   	// #1
  40c610:	stur	x8, [x29, #-32]
  40c614:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40c618:	add	x8, x8, #0xcae
  40c61c:	mov	x20, xzr
  40c620:	mov	w4, #0x5                   	// #5
  40c624:	stur	x8, [x29, #-64]
  40c628:	mov	w9, #0x1                   	// #1
  40c62c:	b	40c654 <__fxstatat@plt+0x9264>
  40c630:	tbz	w19, #0, 40cf68 <__fxstatat@plt+0x9b78>
  40c634:	mov	w9, #0x1                   	// #1
  40c638:	stur	x9, [x29, #-32]
  40c63c:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40c640:	add	x9, x9, #0xb0e
  40c644:	mov	x20, xzr
  40c648:	mov	w4, #0x2                   	// #2
  40c64c:	stur	x9, [x29, #-64]
  40c650:	mov	w9, w8
  40c654:	mov	w16, #0x1                   	// #1
  40c658:	mov	w15, w9
  40c65c:	ldp	x8, x9, [x29, #-40]
  40c660:	eor	w17, w16, #0x1
  40c664:	stur	w17, [x29, #-68]
  40c668:	mov	x23, xzr
  40c66c:	cmp	x8, #0x0
  40c670:	cset	w8, eq  // eq = none
  40c674:	cmp	x9, #0x0
  40c678:	cset	w9, ne  // ne = any
  40c67c:	cmp	w4, #0x2
  40c680:	cset	w10, ne  // ne = any
  40c684:	and	w13, w10, w15
  40c688:	and	w12, w9, w16
  40c68c:	orr	w10, w10, w17
  40c690:	and	w17, w9, w13
  40c694:	orr	w9, w13, w16
  40c698:	eor	w9, w9, #0x1
  40c69c:	cset	w11, eq  // eq = none
  40c6a0:	orr	w8, w8, w9
  40c6a4:	and	w12, w15, w12
  40c6a8:	str	w10, [sp, #84]
  40c6ac:	and	w10, w11, w16
  40c6b0:	stur	w8, [x29, #-24]
  40c6b4:	eor	w8, w15, #0x1
  40c6b8:	str	w12, [sp, #56]
  40c6bc:	str	w10, [sp, #76]
  40c6c0:	stur	w15, [x29, #-72]
  40c6c4:	str	w8, [sp, #60]
  40c6c8:	stp	w16, w4, [x29, #-48]
  40c6cc:	stur	w17, [x29, #-52]
  40c6d0:	cmn	x28, #0x1
  40c6d4:	b.eq	40c6e4 <__fxstatat@plt+0x92f4>  // b.none
  40c6d8:	cmp	x23, x28
  40c6dc:	b.ne	40c6ec <__fxstatat@plt+0x92fc>  // b.any
  40c6e0:	b	40cec4 <__fxstatat@plt+0x9ad4>
  40c6e4:	ldrb	w8, [x24, x23]
  40c6e8:	cbz	w8, 40cecc <__fxstatat@plt+0x9adc>
  40c6ec:	cbz	w17, 40c72c <__fxstatat@plt+0x933c>
  40c6f0:	ldur	x8, [x29, #-32]
  40c6f4:	cmp	x8, #0x2
  40c6f8:	add	x19, x23, x8
  40c6fc:	b.cc	40c724 <__fxstatat@plt+0x9334>  // b.lo, b.ul, b.last
  40c700:	cmn	x28, #0x1
  40c704:	b.ne	40c724 <__fxstatat@plt+0x9334>  // b.any
  40c708:	mov	x0, x24
  40c70c:	mov	w26, w14
  40c710:	bl	402b80 <strlen@plt>
  40c714:	ldp	w17, w16, [x29, #-52]
  40c718:	ldur	w4, [x29, #-44]
  40c71c:	mov	w14, w26
  40c720:	mov	x28, x0
  40c724:	cmp	x19, x28
  40c728:	b.ls	40c734 <__fxstatat@plt+0x9344>  // b.plast
  40c72c:	mov	w27, wzr
  40c730:	b	40c76c <__fxstatat@plt+0x937c>
  40c734:	ldur	x1, [x29, #-64]
  40c738:	ldur	x2, [x29, #-32]
  40c73c:	add	x0, x24, x23
  40c740:	mov	w19, w14
  40c744:	bl	402ee0 <bcmp@plt>
  40c748:	ldur	w9, [x29, #-68]
  40c74c:	cmp	w0, #0x0
  40c750:	cset	w8, ne  // ne = any
  40c754:	cset	w27, eq  // eq = none
  40c758:	orr	w8, w8, w9
  40c75c:	tbz	w8, #0, 40cfa0 <__fxstatat@plt+0x9bb0>
  40c760:	ldp	w16, w4, [x29, #-48]
  40c764:	ldur	w17, [x29, #-52]
  40c768:	mov	w14, w19
  40c76c:	ldrb	w19, [x24, x23]
  40c770:	cmp	w19, #0x7e
  40c774:	b.hi	40c9b4 <__fxstatat@plt+0x95c4>  // b.pmore
  40c778:	adrp	x13, 414000 <__fxstatat@plt+0x10c10>
  40c77c:	add	x13, x13, #0x9bb
  40c780:	adr	x12, 40c7a4 <__fxstatat@plt+0x93b4>
  40c784:	ldrb	w9, [x13, x19]
  40c788:	add	x12, x12, x9, lsl #2
  40c78c:	mov	w10, wzr
  40c790:	mov	w8, wzr
  40c794:	mov	w26, #0x1                   	// #1
  40c798:	mov	w11, #0x6e                  	// #110
  40c79c:	mov	w9, #0x61                  	// #97
  40c7a0:	br	x12
  40c7a4:	ldur	w9, [x29, #-24]
  40c7a8:	tbnz	w9, #0, 40c7c8 <__fxstatat@plt+0x93d8>
  40c7ac:	ldur	x10, [x29, #-40]
  40c7b0:	lsr	w9, w19, #5
  40c7b4:	ldr	w9, [x10, w9, uxtw #2]
  40c7b8:	lsr	w9, w9, w19
  40c7bc:	tbz	w9, #0, 40c7c8 <__fxstatat@plt+0x93d8>
  40c7c0:	mov	w9, w19
  40c7c4:	b	40c7d0 <__fxstatat@plt+0x93e0>
  40c7c8:	mov	w9, w19
  40c7cc:	cbz	w27, 40ca18 <__fxstatat@plt+0x9628>
  40c7d0:	tbnz	w16, #0, 40cf78 <__fxstatat@plt+0x9b88>
  40c7d4:	cmp	w4, #0x2
  40c7d8:	cset	w8, ne  // ne = any
  40c7dc:	orr	w8, w8, w14
  40c7e0:	tbnz	w8, #0, 40c824 <__fxstatat@plt+0x9434>
  40c7e4:	cmp	x20, x22
  40c7e8:	b.cs	40c7f4 <__fxstatat@plt+0x9404>  // b.hs, b.nlast
  40c7ec:	mov	w8, #0x27                  	// #39
  40c7f0:	strb	w8, [x21, x20]
  40c7f4:	add	x8, x20, #0x1
  40c7f8:	cmp	x8, x22
  40c7fc:	b.cs	40c808 <__fxstatat@plt+0x9418>  // b.hs, b.nlast
  40c800:	mov	w10, #0x24                  	// #36
  40c804:	strb	w10, [x21, x8]
  40c808:	add	x8, x20, #0x2
  40c80c:	cmp	x8, x22
  40c810:	b.cs	40c81c <__fxstatat@plt+0x942c>  // b.hs, b.nlast
  40c814:	mov	w10, #0x27                  	// #39
  40c818:	strb	w10, [x21, x8]
  40c81c:	add	x20, x20, #0x3
  40c820:	mov	w14, #0x1                   	// #1
  40c824:	cmp	x20, x22
  40c828:	b.cs	40c834 <__fxstatat@plt+0x9444>  // b.hs, b.nlast
  40c82c:	mov	w8, #0x5c                  	// #92
  40c830:	strb	w8, [x21, x20]
  40c834:	add	x20, x20, #0x1
  40c838:	cmp	x20, x22
  40c83c:	b.cs	40c844 <__fxstatat@plt+0x9454>  // b.hs, b.nlast
  40c840:	strb	w9, [x21, x20]
  40c844:	add	x20, x20, #0x1
  40c848:	and	w25, w25, w26
  40c84c:	add	x23, x23, #0x1
  40c850:	cmn	x28, #0x1
  40c854:	b.ne	40c6d8 <__fxstatat@plt+0x92e8>  // b.any
  40c858:	b	40c6e4 <__fxstatat@plt+0x92f4>
  40c85c:	cmp	x28, #0x1
  40c860:	b.eq	40c884 <__fxstatat@plt+0x9494>  // b.none
  40c864:	cmn	x28, #0x1
  40c868:	b.ne	40c888 <__fxstatat@plt+0x9498>  // b.any
  40c86c:	ldrb	w8, [x24, #1]
  40c870:	cbz	w8, 40c884 <__fxstatat@plt+0x9494>
  40c874:	mov	w8, wzr
  40c878:	mov	w26, wzr
  40c87c:	mov	x28, #0xffffffffffffffff    	// #-1
  40c880:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40c884:	cbz	x23, 40c894 <__fxstatat@plt+0x94a4>
  40c888:	mov	w8, wzr
  40c88c:	mov	w26, wzr
  40c890:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40c894:	mov	w10, #0x1                   	// #1
  40c898:	cmp	w4, #0x2
  40c89c:	b.ne	40c8a4 <__fxstatat@plt+0x94b4>  // b.any
  40c8a0:	tbnz	w16, #0, 40cf78 <__fxstatat@plt+0x9b88>
  40c8a4:	mov	w8, wzr
  40c8a8:	mov	w26, w10
  40c8ac:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40c8b0:	cmp	w4, #0x2
  40c8b4:	b.ne	40ca00 <__fxstatat@plt+0x9610>  // b.any
  40c8b8:	tbz	w16, #0, 40ca0c <__fxstatat@plt+0x961c>
  40c8bc:	b	40cf78 <__fxstatat@plt+0x9b88>
  40c8c0:	mov	w9, #0x66                  	// #102
  40c8c4:	b	40ca5c <__fxstatat@plt+0x966c>
  40c8c8:	mov	w11, #0x74                  	// #116
  40c8cc:	b	40c8dc <__fxstatat@plt+0x94ec>
  40c8d0:	mov	w9, #0x62                  	// #98
  40c8d4:	b	40ca5c <__fxstatat@plt+0x966c>
  40c8d8:	mov	w11, #0x72                  	// #114
  40c8dc:	ldr	w8, [sp, #84]
  40c8e0:	mov	w9, w11
  40c8e4:	tbnz	w8, #0, 40ca5c <__fxstatat@plt+0x966c>
  40c8e8:	b	40cf78 <__fxstatat@plt+0x9b88>
  40c8ec:	ldur	w8, [x29, #-72]
  40c8f0:	tbz	w8, #0, 40ca70 <__fxstatat@plt+0x9680>
  40c8f4:	cmp	w4, #0x2
  40c8f8:	tbnz	w16, #0, 40d090 <__fxstatat@plt+0x9ca0>
  40c8fc:	cset	w8, ne  // ne = any
  40c900:	orr	w8, w8, w14
  40c904:	tbz	w8, #0, 40cda0 <__fxstatat@plt+0x99b0>
  40c908:	mov	x8, x20
  40c90c:	cmp	x8, x22
  40c910:	b.cc	40cde8 <__fxstatat@plt+0x99f8>  // b.lo, b.ul, b.last
  40c914:	b	40cdf0 <__fxstatat@plt+0x9a00>
  40c918:	cmp	w4, #0x5
  40c91c:	b.eq	40cb9c <__fxstatat@plt+0x97ac>  // b.none
  40c920:	cmp	w4, #0x2
  40c924:	b.ne	40cc4c <__fxstatat@plt+0x985c>  // b.any
  40c928:	tbz	w16, #0, 40cc4c <__fxstatat@plt+0x985c>
  40c92c:	b	40cf78 <__fxstatat@plt+0x9b88>
  40c930:	mov	w9, #0x76                  	// #118
  40c934:	b	40ca5c <__fxstatat@plt+0x966c>
  40c938:	cmp	w4, #0x2
  40c93c:	b.ne	40ca80 <__fxstatat@plt+0x9690>  // b.any
  40c940:	tbnz	w16, #0, 40cf78 <__fxstatat@plt+0x9b88>
  40c944:	ldr	x10, [sp, #64]
  40c948:	cmp	x22, #0x0
  40c94c:	cset	w8, eq  // eq = none
  40c950:	cmp	x10, #0x0
  40c954:	cset	w9, ne  // ne = any
  40c958:	orr	w8, w9, w8
  40c95c:	cmp	w8, #0x0
  40c960:	csel	x10, x10, x22, ne  // ne = any
  40c964:	csel	x22, x22, xzr, ne  // ne = any
  40c968:	cmp	x20, x22
  40c96c:	str	x10, [sp, #64]
  40c970:	b.cs	40c97c <__fxstatat@plt+0x958c>  // b.hs, b.nlast
  40c974:	mov	w8, #0x27                  	// #39
  40c978:	strb	w8, [x21, x20]
  40c97c:	add	x8, x20, #0x1
  40c980:	cmp	x8, x22
  40c984:	b.cs	40c990 <__fxstatat@plt+0x95a0>  // b.hs, b.nlast
  40c988:	mov	w9, #0x5c                  	// #92
  40c98c:	strb	w9, [x21, x8]
  40c990:	add	x8, x20, #0x2
  40c994:	cmp	x8, x22
  40c998:	b.cs	40c9a4 <__fxstatat@plt+0x95b4>  // b.hs, b.nlast
  40c99c:	mov	w9, #0x27                  	// #39
  40c9a0:	strb	w9, [x21, x8]
  40c9a4:	mov	w14, wzr
  40c9a8:	mov	w8, wzr
  40c9ac:	add	x20, x20, #0x3
  40c9b0:	b	40ca84 <__fxstatat@plt+0x9694>
  40c9b4:	ldr	x8, [sp, #48]
  40c9b8:	str	w14, [sp, #28]
  40c9bc:	cmp	x8, #0x1
  40c9c0:	b.ne	40ca98 <__fxstatat@plt+0x96a8>  // b.any
  40c9c4:	bl	403070 <__ctype_b_loc@plt>
  40c9c8:	ldr	x8, [x0]
  40c9cc:	mov	w11, #0x1                   	// #1
  40c9d0:	ldrh	w8, [x8, x19, lsl #1]
  40c9d4:	ubfx	w26, w8, #14, #1
  40c9d8:	ldr	w8, [sp, #60]
  40c9dc:	ldp	w16, w4, [x29, #-48]
  40c9e0:	ldr	w14, [sp, #28]
  40c9e4:	ldur	w17, [x29, #-52]
  40c9e8:	cmp	x11, #0x1
  40c9ec:	orr	w8, w26, w8
  40c9f0:	b.hi	40cc5c <__fxstatat@plt+0x986c>  // b.pmore
  40c9f4:	tbz	w8, #0, 40cc5c <__fxstatat@plt+0x986c>
  40c9f8:	mov	w8, wzr
  40c9fc:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40ca00:	ldr	w8, [sp, #56]
  40ca04:	mov	w9, #0x5c                  	// #92
  40ca08:	tbz	w8, #0, 40ca5c <__fxstatat@plt+0x966c>
  40ca0c:	mov	w8, wzr
  40ca10:	mov	w26, wzr
  40ca14:	mov	w19, #0x5c                  	// #92
  40ca18:	tbnz	w8, #0, 40ca4c <__fxstatat@plt+0x965c>
  40ca1c:	tbz	w14, #0, 40ca4c <__fxstatat@plt+0x965c>
  40ca20:	cmp	x20, x22
  40ca24:	b.cs	40ca30 <__fxstatat@plt+0x9640>  // b.hs, b.nlast
  40ca28:	mov	w8, #0x27                  	// #39
  40ca2c:	strb	w8, [x21, x20]
  40ca30:	add	x8, x20, #0x1
  40ca34:	cmp	x8, x22
  40ca38:	b.cs	40ca44 <__fxstatat@plt+0x9654>  // b.hs, b.nlast
  40ca3c:	mov	w9, #0x27                  	// #39
  40ca40:	strb	w9, [x21, x8]
  40ca44:	mov	w14, wzr
  40ca48:	add	x20, x20, #0x2
  40ca4c:	mov	w9, w19
  40ca50:	cmp	x20, x22
  40ca54:	b.cc	40c840 <__fxstatat@plt+0x9450>  // b.lo, b.ul, b.last
  40ca58:	b	40c844 <__fxstatat@plt+0x9454>
  40ca5c:	ldur	w10, [x29, #-72]
  40ca60:	mov	w8, wzr
  40ca64:	mov	w26, wzr
  40ca68:	tbz	w10, #0, 40c7a4 <__fxstatat@plt+0x93b4>
  40ca6c:	b	40c7d0 <__fxstatat@plt+0x93e0>
  40ca70:	ldr	w8, [sp, #80]
  40ca74:	tbnz	w8, #0, 40c84c <__fxstatat@plt+0x945c>
  40ca78:	mov	w19, wzr
  40ca7c:	b	40c888 <__fxstatat@plt+0x9498>
  40ca80:	mov	w8, wzr
  40ca84:	mov	w9, #0x1                   	// #1
  40ca88:	mov	w19, #0x27                  	// #39
  40ca8c:	str	w9, [sp, #72]
  40ca90:	mov	w26, #0x1                   	// #1
  40ca94:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40ca98:	cmn	x28, #0x1
  40ca9c:	stur	xzr, [x29, #-16]
  40caa0:	b.ne	40cab0 <__fxstatat@plt+0x96c0>  // b.any
  40caa4:	mov	x0, x24
  40caa8:	bl	402b80 <strlen@plt>
  40caac:	mov	x28, x0
  40cab0:	ldr	x8, [sp, #96]
  40cab4:	mov	x11, xzr
  40cab8:	mov	w26, #0x1                   	// #1
  40cabc:	str	x21, [sp, #32]
  40cac0:	add	x8, x8, x23
  40cac4:	str	x8, [sp, #16]
  40cac8:	b	40cb00 <__fxstatat@plt+0x9710>
  40cacc:	ldur	w0, [x29, #-20]
  40cad0:	bl	4032d0 <iswprint@plt>
  40cad4:	ldr	x21, [sp, #40]
  40cad8:	cmp	w0, #0x0
  40cadc:	cset	w8, ne  // ne = any
  40cae0:	sub	x0, x29, #0x10
  40cae4:	and	w26, w26, w8
  40cae8:	add	x21, x24, x21
  40caec:	bl	402fd0 <mbsinit@plt>
  40caf0:	mov	x11, x21
  40caf4:	ldr	x21, [sp, #32]
  40caf8:	ldur	x24, [x29, #-80]
  40cafc:	cbnz	w0, 40c9d8 <__fxstatat@plt+0x95e8>
  40cb00:	add	x21, x11, x23
  40cb04:	add	x1, x24, x21
  40cb08:	sub	x2, x28, x21
  40cb0c:	sub	x0, x29, #0x14
  40cb10:	sub	x3, x29, #0x10
  40cb14:	str	x11, [sp, #40]
  40cb18:	bl	410b5c <__fxstatat@plt+0xd76c>
  40cb1c:	cbz	x0, 40cea4 <__fxstatat@plt+0x9ab4>
  40cb20:	mov	x24, x0
  40cb24:	cmn	x0, #0x1
  40cb28:	b.eq	40cea0 <__fxstatat@plt+0x9ab0>  // b.none
  40cb2c:	cmn	x24, #0x2
  40cb30:	b.eq	40ce64 <__fxstatat@plt+0x9a74>  // b.none
  40cb34:	ldr	w9, [sp, #76]
  40cb38:	ldr	x21, [sp, #32]
  40cb3c:	cmp	x24, #0x2
  40cb40:	cset	w8, cc  // cc = lo, ul, last
  40cb44:	eor	w9, w9, #0x1
  40cb48:	mov	x12, #0x2b                  	// #43
  40cb4c:	orr	w8, w9, w8
  40cb50:	mov	w11, #0x1                   	// #1
  40cb54:	movk	x12, #0x2, lsl #32
  40cb58:	tbnz	w8, #0, 40cacc <__fxstatat@plt+0x96dc>
  40cb5c:	ldr	x9, [sp, #40]
  40cb60:	ldr	x10, [sp, #16]
  40cb64:	sub	x8, x24, #0x1
  40cb68:	add	x9, x10, x9
  40cb6c:	b	40cb7c <__fxstatat@plt+0x978c>
  40cb70:	subs	x8, x8, #0x1
  40cb74:	add	x9, x9, #0x1
  40cb78:	b.eq	40cacc <__fxstatat@plt+0x96dc>  // b.none
  40cb7c:	ldrb	w10, [x9]
  40cb80:	sub	w10, w10, #0x5b
  40cb84:	cmp	w10, #0x21
  40cb88:	b.hi	40cb70 <__fxstatat@plt+0x9780>  // b.pmore
  40cb8c:	lsl	x10, x11, x10
  40cb90:	tst	x10, x12
  40cb94:	b.eq	40cb70 <__fxstatat@plt+0x9780>  // b.none
  40cb98:	b	40cfac <__fxstatat@plt+0x9bbc>
  40cb9c:	ldr	w8, [sp, #80]
  40cba0:	tbz	w8, #2, 40cc4c <__fxstatat@plt+0x985c>
  40cba4:	add	x9, x23, #0x2
  40cba8:	cmp	x9, x28
  40cbac:	b.cs	40cc4c <__fxstatat@plt+0x985c>  // b.hs, b.nlast
  40cbb0:	add	x8, x23, x24
  40cbb4:	ldrb	w8, [x8, #1]
  40cbb8:	cmp	w8, #0x3f
  40cbbc:	b.ne	40cc4c <__fxstatat@plt+0x985c>  // b.any
  40cbc0:	ldrb	w19, [x24, x9]
  40cbc4:	mov	w8, wzr
  40cbc8:	cmp	w19, #0x3e
  40cbcc:	b.hi	40ceb8 <__fxstatat@plt+0x9ac8>  // b.pmore
  40cbd0:	mov	w10, #0x1                   	// #1
  40cbd4:	mov	x11, #0xa38200000000        	// #179778741075968
  40cbd8:	lsl	x10, x10, x19
  40cbdc:	movk	x11, #0x7000, lsl #48
  40cbe0:	tst	x10, x11
  40cbe4:	b.eq	40ceb8 <__fxstatat@plt+0x9ac8>  // b.none
  40cbe8:	tbnz	w16, #0, 40cf78 <__fxstatat@plt+0x9b88>
  40cbec:	cmp	x20, x22
  40cbf0:	b.cs	40cbfc <__fxstatat@plt+0x980c>  // b.hs, b.nlast
  40cbf4:	mov	w8, #0x3f                  	// #63
  40cbf8:	strb	w8, [x21, x20]
  40cbfc:	add	x8, x20, #0x1
  40cc00:	cmp	x8, x22
  40cc04:	b.cs	40cc10 <__fxstatat@plt+0x9820>  // b.hs, b.nlast
  40cc08:	mov	w10, #0x22                  	// #34
  40cc0c:	strb	w10, [x21, x8]
  40cc10:	add	x8, x20, #0x2
  40cc14:	cmp	x8, x22
  40cc18:	b.cs	40cc24 <__fxstatat@plt+0x9834>  // b.hs, b.nlast
  40cc1c:	mov	w10, #0x22                  	// #34
  40cc20:	strb	w10, [x21, x8]
  40cc24:	add	x8, x20, #0x3
  40cc28:	cmp	x8, x22
  40cc2c:	b.cs	40cc38 <__fxstatat@plt+0x9848>  // b.hs, b.nlast
  40cc30:	mov	w10, #0x3f                  	// #63
  40cc34:	strb	w10, [x21, x8]
  40cc38:	mov	w8, wzr
  40cc3c:	mov	w26, wzr
  40cc40:	add	x20, x20, #0x4
  40cc44:	mov	x23, x9
  40cc48:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40cc4c:	mov	w8, wzr
  40cc50:	mov	w26, wzr
  40cc54:	mov	w19, #0x3f                  	// #63
  40cc58:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40cc5c:	mov	w10, wzr
  40cc60:	add	x9, x11, x23
  40cc64:	b	40cc78 <__fxstatat@plt+0x9888>
  40cc68:	ldr	x12, [sp, #96]
  40cc6c:	add	x20, x20, #0x1
  40cc70:	ldrb	w19, [x12, x23]
  40cc74:	mov	x23, x11
  40cc78:	tbz	w8, #0, 40cc9c <__fxstatat@plt+0x98ac>
  40cc7c:	tbz	w27, #0, 40cd48 <__fxstatat@plt+0x9958>
  40cc80:	cmp	x20, x22
  40cc84:	b.cs	40cc90 <__fxstatat@plt+0x98a0>  // b.hs, b.nlast
  40cc88:	mov	w11, #0x5c                  	// #92
  40cc8c:	strb	w11, [x21, x20]
  40cc90:	mov	w27, wzr
  40cc94:	add	x20, x20, #0x1
  40cc98:	b	40cd4c <__fxstatat@plt+0x995c>
  40cc9c:	tbnz	w16, #0, 40cf78 <__fxstatat@plt+0x9b88>
  40cca0:	cmp	w4, #0x2
  40cca4:	cset	w10, ne  // ne = any
  40cca8:	orr	w10, w10, w14
  40ccac:	tbnz	w10, #0, 40ccf0 <__fxstatat@plt+0x9900>
  40ccb0:	cmp	x20, x22
  40ccb4:	b.cs	40ccc0 <__fxstatat@plt+0x98d0>  // b.hs, b.nlast
  40ccb8:	mov	w10, #0x27                  	// #39
  40ccbc:	strb	w10, [x21, x20]
  40ccc0:	add	x10, x20, #0x1
  40ccc4:	cmp	x10, x22
  40ccc8:	b.cs	40ccd4 <__fxstatat@plt+0x98e4>  // b.hs, b.nlast
  40cccc:	mov	w11, #0x24                  	// #36
  40ccd0:	strb	w11, [x21, x10]
  40ccd4:	add	x10, x20, #0x2
  40ccd8:	cmp	x10, x22
  40ccdc:	b.cs	40cce8 <__fxstatat@plt+0x98f8>  // b.hs, b.nlast
  40cce0:	mov	w11, #0x27                  	// #39
  40cce4:	strb	w11, [x21, x10]
  40cce8:	add	x20, x20, #0x3
  40ccec:	mov	w14, #0x1                   	// #1
  40ccf0:	cmp	x20, x22
  40ccf4:	b.cs	40cd00 <__fxstatat@plt+0x9910>  // b.hs, b.nlast
  40ccf8:	mov	w10, #0x5c                  	// #92
  40ccfc:	strb	w10, [x21, x20]
  40cd00:	add	x10, x20, #0x1
  40cd04:	cmp	x10, x22
  40cd08:	b.cs	40cd18 <__fxstatat@plt+0x9928>  // b.hs, b.nlast
  40cd0c:	mov	w11, #0x30                  	// #48
  40cd10:	bfxil	w11, w19, #6, #2
  40cd14:	strb	w11, [x21, x10]
  40cd18:	add	x10, x20, #0x2
  40cd1c:	cmp	x10, x22
  40cd20:	b.cs	40cd30 <__fxstatat@plt+0x9940>  // b.hs, b.nlast
  40cd24:	mov	w11, #0x30                  	// #48
  40cd28:	bfxil	w11, w19, #3, #3
  40cd2c:	strb	w11, [x21, x10]
  40cd30:	mov	w11, #0x30                  	// #48
  40cd34:	bfxil	w11, w19, #0, #3
  40cd38:	add	x20, x20, #0x3
  40cd3c:	mov	w10, #0x1                   	// #1
  40cd40:	mov	w19, w11
  40cd44:	b	40cd4c <__fxstatat@plt+0x995c>
  40cd48:	mov	w27, wzr
  40cd4c:	add	x11, x23, #0x1
  40cd50:	cmp	x9, x11
  40cd54:	b.ls	40ce58 <__fxstatat@plt+0x9a68>  // b.plast
  40cd58:	and	w12, w10, #0x1
  40cd5c:	orn	w12, w12, w14
  40cd60:	tbnz	w12, #0, 40cd90 <__fxstatat@plt+0x99a0>
  40cd64:	cmp	x20, x22
  40cd68:	b.cs	40cd74 <__fxstatat@plt+0x9984>  // b.hs, b.nlast
  40cd6c:	mov	w12, #0x27                  	// #39
  40cd70:	strb	w12, [x21, x20]
  40cd74:	add	x12, x20, #0x1
  40cd78:	cmp	x12, x22
  40cd7c:	b.cs	40cd88 <__fxstatat@plt+0x9998>  // b.hs, b.nlast
  40cd80:	mov	w13, #0x27                  	// #39
  40cd84:	strb	w13, [x21, x12]
  40cd88:	mov	w14, wzr
  40cd8c:	add	x20, x20, #0x2
  40cd90:	cmp	x20, x22
  40cd94:	b.cs	40cc68 <__fxstatat@plt+0x9878>  // b.hs, b.nlast
  40cd98:	strb	w19, [x21, x20]
  40cd9c:	b	40cc68 <__fxstatat@plt+0x9878>
  40cda0:	cmp	x20, x22
  40cda4:	b.cs	40cdb0 <__fxstatat@plt+0x99c0>  // b.hs, b.nlast
  40cda8:	mov	w8, #0x27                  	// #39
  40cdac:	strb	w8, [x21, x20]
  40cdb0:	add	x8, x20, #0x1
  40cdb4:	cmp	x8, x22
  40cdb8:	b.cs	40cdc4 <__fxstatat@plt+0x99d4>  // b.hs, b.nlast
  40cdbc:	mov	w9, #0x24                  	// #36
  40cdc0:	strb	w9, [x21, x8]
  40cdc4:	add	x8, x20, #0x2
  40cdc8:	cmp	x8, x22
  40cdcc:	b.cs	40cdd8 <__fxstatat@plt+0x99e8>  // b.hs, b.nlast
  40cdd0:	mov	w9, #0x27                  	// #39
  40cdd4:	strb	w9, [x21, x8]
  40cdd8:	add	x8, x20, #0x3
  40cddc:	mov	w14, #0x1                   	// #1
  40cde0:	cmp	x8, x22
  40cde4:	b.cs	40cdf0 <__fxstatat@plt+0x9a00>  // b.hs, b.nlast
  40cde8:	mov	w9, #0x5c                  	// #92
  40cdec:	strb	w9, [x21, x8]
  40cdf0:	cmp	w4, #0x2
  40cdf4:	add	x20, x8, #0x1
  40cdf8:	b.eq	40ce48 <__fxstatat@plt+0x9a58>  // b.none
  40cdfc:	add	x9, x23, #0x1
  40ce00:	cmp	x9, x28
  40ce04:	b.cs	40ce48 <__fxstatat@plt+0x9a58>  // b.hs, b.nlast
  40ce08:	ldrb	w9, [x24, x9]
  40ce0c:	sub	w9, w9, #0x30
  40ce10:	cmp	w9, #0x9
  40ce14:	b.hi	40ce48 <__fxstatat@plt+0x9a58>  // b.pmore
  40ce18:	cmp	x20, x22
  40ce1c:	b.cs	40ce28 <__fxstatat@plt+0x9a38>  // b.hs, b.nlast
  40ce20:	mov	w9, #0x30                  	// #48
  40ce24:	strb	w9, [x21, x20]
  40ce28:	add	x9, x8, #0x2
  40ce2c:	cmp	x9, x22
  40ce30:	b.cs	40ce3c <__fxstatat@plt+0x9a4c>  // b.hs, b.nlast
  40ce34:	mov	w10, #0x30                  	// #48
  40ce38:	strb	w10, [x21, x9]
  40ce3c:	mov	w26, wzr
  40ce40:	add	x20, x8, #0x3
  40ce44:	b	40ce4c <__fxstatat@plt+0x9a5c>
  40ce48:	mov	w26, wzr
  40ce4c:	mov	w8, #0x1                   	// #1
  40ce50:	mov	w19, #0x30                  	// #48
  40ce54:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40ce58:	and	w8, w10, #0x1
  40ce5c:	tbz	w8, #0, 40ca1c <__fxstatat@plt+0x962c>
  40ce60:	b	40ca4c <__fxstatat@plt+0x965c>
  40ce64:	cmp	x28, x21
  40ce68:	b.ls	40cea0 <__fxstatat@plt+0x9ab0>  // b.plast
  40ce6c:	ldur	x24, [x29, #-80]
  40ce70:	ldp	x21, x11, [sp, #32]
  40ce74:	sub	x8, x28, x23
  40ce78:	add	x9, x24, x23
  40ce7c:	ldrb	w10, [x9, x11]
  40ce80:	cbz	w10, 40ceb0 <__fxstatat@plt+0x9ac0>
  40ce84:	add	x11, x11, #0x1
  40ce88:	add	x10, x23, x11
  40ce8c:	cmp	x10, x28
  40ce90:	b.cc	40ce7c <__fxstatat@plt+0x9a8c>  // b.lo, b.ul, b.last
  40ce94:	mov	w26, wzr
  40ce98:	mov	x11, x8
  40ce9c:	b	40c9d8 <__fxstatat@plt+0x95e8>
  40cea0:	mov	w26, wzr
  40cea4:	ldp	x21, x11, [sp, #32]
  40cea8:	ldur	x24, [x29, #-80]
  40ceac:	b	40c9d8 <__fxstatat@plt+0x95e8>
  40ceb0:	mov	w26, wzr
  40ceb4:	b	40c9d8 <__fxstatat@plt+0x95e8>
  40ceb8:	mov	w19, #0x3f                  	// #63
  40cebc:	mov	w26, w8
  40cec0:	b	40c7a4 <__fxstatat@plt+0x93b4>
  40cec4:	mov	x28, x23
  40cec8:	b	40ced0 <__fxstatat@plt+0x9ae0>
  40cecc:	mov	x28, #0xffffffffffffffff    	// #-1
  40ced0:	cmp	w4, #0x2
  40ced4:	ldur	w10, [x29, #-72]
  40ced8:	cset	w8, eq  // eq = none
  40cedc:	cmp	x20, #0x0
  40cee0:	cset	w9, eq  // eq = none
  40cee4:	and	w8, w8, w9
  40cee8:	and	w8, w16, w8
  40ceec:	tbnz	w8, #0, 40cf7c <__fxstatat@plt+0x9b8c>
  40cef0:	cmp	w4, #0x2
  40cef4:	cset	w8, ne  // ne = any
  40cef8:	orr	w8, w16, w8
  40cefc:	tbnz	w8, #0, 40d048 <__fxstatat@plt+0x9c58>
  40cf00:	ldr	w8, [sp, #72]
  40cf04:	eor	w8, w8, #0x1
  40cf08:	tbnz	w8, #0, 40d048 <__fxstatat@plt+0x9c58>
  40cf0c:	tbnz	w25, #0, 40d018 <__fxstatat@plt+0x9c28>
  40cf10:	ldr	x24, [sp, #64]
  40cf14:	mov	w19, wzr
  40cf18:	cbz	x24, 40d044 <__fxstatat@plt+0x9c54>
  40cf1c:	mov	w4, #0x2                   	// #2
  40cf20:	mov	w8, w10
  40cf24:	mov	w25, w19
  40cf28:	mov	w16, w19
  40cf2c:	cbz	x22, 40c4cc <__fxstatat@plt+0x90dc>
  40cf30:	b	40d048 <__fxstatat@plt+0x9c58>
  40cf34:	mov	w16, wzr
  40cf38:	cbz	x22, 40cf44 <__fxstatat@plt+0x9b54>
  40cf3c:	mov	w8, #0x22                  	// #34
  40cf40:	strb	w8, [x21]
  40cf44:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40cf48:	add	x8, x8, #0xcae
  40cf4c:	stur	x8, [x29, #-64]
  40cf50:	mov	w8, #0x1                   	// #1
  40cf54:	mov	w20, #0x1                   	// #1
  40cf58:	mov	w4, #0x5                   	// #5
  40cf5c:	stur	x8, [x29, #-32]
  40cf60:	mov	w9, #0x1                   	// #1
  40cf64:	b	40c658 <__fxstatat@plt+0x9268>
  40cf68:	mov	w9, #0x1                   	// #1
  40cf6c:	mov	w16, wzr
  40cf70:	cbnz	x22, 40c5e0 <__fxstatat@plt+0x91f0>
  40cf74:	b	40c5e8 <__fxstatat@plt+0x91f8>
  40cf78:	ldur	w10, [x29, #-72]
  40cf7c:	tst	w10, #0x1
  40cf80:	mov	w8, #0x2                   	// #2
  40cf84:	mov	w9, #0x4                   	// #4
  40cf88:	csel	w8, w9, w8, ne  // ne = any
  40cf8c:	cmp	w4, #0x2
  40cf90:	b.ne	40cf98 <__fxstatat@plt+0x9ba8>  // b.any
  40cf94:	mov	w4, w8
  40cf98:	ldr	x7, [sp, #88]
  40cf9c:	b	40cfc8 <__fxstatat@plt+0x9bd8>
  40cfa0:	ldr	x7, [sp, #88]
  40cfa4:	ldur	w4, [x29, #-44]
  40cfa8:	b	40cfc8 <__fxstatat@plt+0x9bd8>
  40cfac:	ldur	w8, [x29, #-72]
  40cfb0:	ldr	x7, [sp, #88]
  40cfb4:	ldur	x24, [x29, #-80]
  40cfb8:	mov	w9, #0x4                   	// #4
  40cfbc:	tst	w8, #0x1
  40cfc0:	mov	w8, #0x2                   	// #2
  40cfc4:	csel	w4, w9, w8, ne  // ne = any
  40cfc8:	ldr	w8, [sp, #80]
  40cfcc:	mov	x0, x21
  40cfd0:	mov	x1, x22
  40cfd4:	mov	x2, x24
  40cfd8:	and	w5, w8, #0xfffffffd
  40cfdc:	ldur	x8, [x29, #-88]
  40cfe0:	mov	x3, x28
  40cfe4:	mov	x6, xzr
  40cfe8:	str	x8, [sp]
  40cfec:	bl	40c448 <__fxstatat@plt+0x9058>
  40cff0:	mov	x20, x0
  40cff4:	mov	x0, x20
  40cff8:	ldp	x20, x19, [sp, #272]
  40cffc:	ldp	x22, x21, [sp, #256]
  40d000:	ldp	x24, x23, [sp, #240]
  40d004:	ldp	x26, x25, [sp, #224]
  40d008:	ldp	x28, x27, [sp, #208]
  40d00c:	ldp	x29, x30, [sp, #192]
  40d010:	add	sp, sp, #0x120
  40d014:	ret
  40d018:	ldur	x8, [x29, #-88]
  40d01c:	ldr	x1, [sp, #64]
  40d020:	ldur	x2, [x29, #-80]
  40d024:	ldr	w5, [sp, #80]
  40d028:	ldur	x6, [x29, #-40]
  40d02c:	ldr	x7, [sp, #88]
  40d030:	mov	w4, #0x5                   	// #5
  40d034:	str	x8, [sp]
  40d038:	mov	x0, x21
  40d03c:	mov	x3, x28
  40d040:	b	40cfec <__fxstatat@plt+0x9bfc>
  40d044:	mov	w16, w19
  40d048:	ldur	x8, [x29, #-64]
  40d04c:	cbz	x8, 40d080 <__fxstatat@plt+0x9c90>
  40d050:	tbnz	w16, #0, 40d080 <__fxstatat@plt+0x9c90>
  40d054:	ldrb	w9, [x8]
  40d058:	cbz	w9, 40d080 <__fxstatat@plt+0x9c90>
  40d05c:	add	x8, x8, #0x1
  40d060:	b	40d070 <__fxstatat@plt+0x9c80>
  40d064:	ldrb	w9, [x8], #1
  40d068:	add	x20, x20, #0x1
  40d06c:	cbz	w9, 40d080 <__fxstatat@plt+0x9c90>
  40d070:	cmp	x20, x22
  40d074:	b.cs	40d064 <__fxstatat@plt+0x9c74>  // b.hs, b.nlast
  40d078:	strb	w9, [x21, x20]
  40d07c:	b	40d064 <__fxstatat@plt+0x9c74>
  40d080:	cmp	x20, x22
  40d084:	b.cs	40cff4 <__fxstatat@plt+0x9c04>  // b.hs, b.nlast
  40d088:	strb	wzr, [x21, x20]
  40d08c:	b	40cff4 <__fxstatat@plt+0x9c04>
  40d090:	b.ne	40cf98 <__fxstatat@plt+0x9ba8>  // b.any
  40d094:	mov	w4, #0x4                   	// #4
  40d098:	b	40cf98 <__fxstatat@plt+0x9ba8>
  40d09c:	bl	402fb0 <abort@plt>
  40d0a0:	sub	sp, sp, #0x60
  40d0a4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d0a8:	add	x8, x8, #0x9a8
  40d0ac:	cmp	x2, #0x0
  40d0b0:	stp	x29, x30, [sp, #16]
  40d0b4:	stp	x26, x25, [sp, #32]
  40d0b8:	stp	x24, x23, [sp, #48]
  40d0bc:	stp	x22, x21, [sp, #64]
  40d0c0:	stp	x20, x19, [sp, #80]
  40d0c4:	add	x29, sp, #0x10
  40d0c8:	mov	x19, x1
  40d0cc:	mov	x20, x0
  40d0d0:	csel	x25, x8, x2, eq  // eq = none
  40d0d4:	bl	403310 <__errno_location@plt>
  40d0d8:	ldp	w4, w8, [x25]
  40d0dc:	ldp	x7, x9, [x25, #40]
  40d0e0:	ldr	w26, [x0]
  40d0e4:	add	x23, x25, #0x8
  40d0e8:	orr	w22, w8, #0x1
  40d0ec:	mov	x21, x0
  40d0f0:	mov	x0, xzr
  40d0f4:	mov	x1, xzr
  40d0f8:	mov	x2, x20
  40d0fc:	mov	x3, x19
  40d100:	mov	w5, w22
  40d104:	mov	x6, x23
  40d108:	str	x9, [sp]
  40d10c:	bl	40c448 <__fxstatat@plt+0x9058>
  40d110:	add	x24, x0, #0x1
  40d114:	mov	x0, x24
  40d118:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40d11c:	ldr	w4, [x25]
  40d120:	ldp	x7, x8, [x25, #40]
  40d124:	mov	x1, x24
  40d128:	mov	x2, x20
  40d12c:	mov	x3, x19
  40d130:	mov	w5, w22
  40d134:	mov	x6, x23
  40d138:	mov	x25, x0
  40d13c:	str	x8, [sp]
  40d140:	bl	40c448 <__fxstatat@plt+0x9058>
  40d144:	str	w26, [x21]
  40d148:	mov	x0, x25
  40d14c:	ldp	x20, x19, [sp, #80]
  40d150:	ldp	x22, x21, [sp, #64]
  40d154:	ldp	x24, x23, [sp, #48]
  40d158:	ldp	x26, x25, [sp, #32]
  40d15c:	ldp	x29, x30, [sp, #16]
  40d160:	add	sp, sp, #0x60
  40d164:	ret
  40d168:	sub	sp, sp, #0x70
  40d16c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d170:	add	x8, x8, #0x9a8
  40d174:	cmp	x3, #0x0
  40d178:	stp	x29, x30, [sp, #16]
  40d17c:	stp	x28, x27, [sp, #32]
  40d180:	stp	x26, x25, [sp, #48]
  40d184:	stp	x24, x23, [sp, #64]
  40d188:	stp	x22, x21, [sp, #80]
  40d18c:	stp	x20, x19, [sp, #96]
  40d190:	add	x29, sp, #0x10
  40d194:	mov	x19, x2
  40d198:	mov	x22, x1
  40d19c:	mov	x23, x0
  40d1a0:	csel	x21, x8, x3, eq  // eq = none
  40d1a4:	bl	403310 <__errno_location@plt>
  40d1a8:	ldp	w4, w8, [x21]
  40d1ac:	cmp	x19, #0x0
  40d1b0:	ldp	x7, x9, [x21, #40]
  40d1b4:	ldr	w28, [x0]
  40d1b8:	cset	w10, eq  // eq = none
  40d1bc:	orr	w25, w8, w10
  40d1c0:	add	x26, x21, #0x8
  40d1c4:	mov	x24, x0
  40d1c8:	mov	x0, xzr
  40d1cc:	mov	x1, xzr
  40d1d0:	mov	x2, x23
  40d1d4:	mov	x3, x22
  40d1d8:	mov	w5, w25
  40d1dc:	mov	x6, x26
  40d1e0:	str	x9, [sp]
  40d1e4:	bl	40c448 <__fxstatat@plt+0x9058>
  40d1e8:	add	x27, x0, #0x1
  40d1ec:	mov	x20, x0
  40d1f0:	mov	x0, x27
  40d1f4:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40d1f8:	ldr	w4, [x21]
  40d1fc:	ldp	x7, x8, [x21, #40]
  40d200:	mov	x1, x27
  40d204:	mov	x2, x23
  40d208:	mov	x3, x22
  40d20c:	mov	w5, w25
  40d210:	mov	x6, x26
  40d214:	mov	x21, x0
  40d218:	str	x8, [sp]
  40d21c:	bl	40c448 <__fxstatat@plt+0x9058>
  40d220:	str	w28, [x24]
  40d224:	cbz	x19, 40d22c <__fxstatat@plt+0x9e3c>
  40d228:	str	x20, [x19]
  40d22c:	mov	x0, x21
  40d230:	ldp	x20, x19, [sp, #96]
  40d234:	ldp	x22, x21, [sp, #80]
  40d238:	ldp	x24, x23, [sp, #64]
  40d23c:	ldp	x26, x25, [sp, #48]
  40d240:	ldp	x28, x27, [sp, #32]
  40d244:	ldp	x29, x30, [sp, #16]
  40d248:	add	sp, sp, #0x70
  40d24c:	ret
  40d250:	stp	x29, x30, [sp, #-64]!
  40d254:	stp	x20, x19, [sp, #48]
  40d258:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  40d25c:	stp	x22, x21, [sp, #32]
  40d260:	ldr	w8, [x20, #1184]
  40d264:	adrp	x21, 426000 <__fxstatat@plt+0x22c10>
  40d268:	ldr	x19, [x21, #1176]
  40d26c:	str	x23, [sp, #16]
  40d270:	cmp	w8, #0x2
  40d274:	mov	x29, sp
  40d278:	b.lt	40d29c <__fxstatat@plt+0x9eac>  // b.tstop
  40d27c:	add	x22, x19, #0x18
  40d280:	mov	w23, #0x1                   	// #1
  40d284:	ldr	x0, [x22], #16
  40d288:	bl	4030e0 <free@plt>
  40d28c:	ldrsw	x8, [x20, #1184]
  40d290:	add	x23, x23, #0x1
  40d294:	cmp	x23, x8
  40d298:	b.lt	40d284 <__fxstatat@plt+0x9e94>  // b.tstop
  40d29c:	ldr	x0, [x19, #8]
  40d2a0:	adrp	x23, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d2a4:	add	x23, x23, #0x9e0
  40d2a8:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  40d2ac:	cmp	x0, x23
  40d2b0:	add	x22, x22, #0x4a8
  40d2b4:	b.eq	40d2c4 <__fxstatat@plt+0x9ed4>  // b.none
  40d2b8:	bl	4030e0 <free@plt>
  40d2bc:	mov	w8, #0x100                 	// #256
  40d2c0:	stp	x8, x23, [x22]
  40d2c4:	cmp	x19, x22
  40d2c8:	b.eq	40d2d8 <__fxstatat@plt+0x9ee8>  // b.none
  40d2cc:	mov	x0, x19
  40d2d0:	bl	4030e0 <free@plt>
  40d2d4:	str	x22, [x21, #1176]
  40d2d8:	mov	w8, #0x1                   	// #1
  40d2dc:	str	w8, [x20, #1184]
  40d2e0:	ldp	x20, x19, [sp, #48]
  40d2e4:	ldp	x22, x21, [sp, #32]
  40d2e8:	ldr	x23, [sp, #16]
  40d2ec:	ldp	x29, x30, [sp], #64
  40d2f0:	ret
  40d2f4:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d2f8:	add	x3, x3, #0x9a8
  40d2fc:	mov	x2, #0xffffffffffffffff    	// #-1
  40d300:	b	40d304 <__fxstatat@plt+0x9f14>
  40d304:	sub	sp, sp, #0x80
  40d308:	stp	x29, x30, [sp, #32]
  40d30c:	add	x29, sp, #0x20
  40d310:	stp	x28, x27, [sp, #48]
  40d314:	stp	x26, x25, [sp, #64]
  40d318:	stp	x24, x23, [sp, #80]
  40d31c:	stp	x22, x21, [sp, #96]
  40d320:	stp	x20, x19, [sp, #112]
  40d324:	mov	x22, x3
  40d328:	stur	x2, [x29, #-8]
  40d32c:	mov	x21, x1
  40d330:	mov	w23, w0
  40d334:	bl	403310 <__errno_location@plt>
  40d338:	tbnz	w23, #31, 40d488 <__fxstatat@plt+0xa098>
  40d33c:	adrp	x25, 426000 <__fxstatat@plt+0x22c10>
  40d340:	ldr	w8, [x25, #1184]
  40d344:	adrp	x28, 426000 <__fxstatat@plt+0x22c10>
  40d348:	ldr	w20, [x0]
  40d34c:	ldr	x27, [x28, #1176]
  40d350:	mov	x19, x0
  40d354:	cmp	w8, w23
  40d358:	b.gt	40d3c4 <__fxstatat@plt+0x9fd4>
  40d35c:	mov	w8, #0x7fffffff            	// #2147483647
  40d360:	cmp	w23, w8
  40d364:	stur	w20, [x29, #-12]
  40d368:	b.eq	40d48c <__fxstatat@plt+0xa09c>  // b.none
  40d36c:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  40d370:	add	x20, x20, #0x4a8
  40d374:	add	w26, w23, #0x1
  40d378:	cmp	x27, x20
  40d37c:	csel	x0, xzr, x27, eq  // eq = none
  40d380:	sbfiz	x1, x26, #4, #32
  40d384:	bl	410138 <__fxstatat@plt+0xcd48>
  40d388:	mov	x24, x0
  40d38c:	cmp	x27, x20
  40d390:	str	x0, [x28, #1176]
  40d394:	b.ne	40d3a0 <__fxstatat@plt+0x9fb0>  // b.any
  40d398:	ldr	q0, [x20]
  40d39c:	str	q0, [x24]
  40d3a0:	ldrsw	x8, [x25, #1184]
  40d3a4:	mov	w1, wzr
  40d3a8:	add	x0, x24, x8, lsl #4
  40d3ac:	sub	w8, w26, w8
  40d3b0:	sbfiz	x2, x8, #4, #32
  40d3b4:	bl	402e70 <memset@plt>
  40d3b8:	ldur	w20, [x29, #-12]
  40d3bc:	mov	x27, x24
  40d3c0:	str	w26, [x25, #1184]
  40d3c4:	add	x28, x27, w23, uxtw #4
  40d3c8:	mov	x27, x28
  40d3cc:	ldr	x26, [x28]
  40d3d0:	ldr	x23, [x27, #8]!
  40d3d4:	ldp	w4, w8, [x22]
  40d3d8:	ldp	x7, x9, [x22, #40]
  40d3dc:	ldur	x3, [x29, #-8]
  40d3e0:	add	x24, x22, #0x8
  40d3e4:	orr	w25, w8, #0x1
  40d3e8:	mov	x0, x23
  40d3ec:	mov	x1, x26
  40d3f0:	mov	x2, x21
  40d3f4:	mov	w5, w25
  40d3f8:	mov	x6, x24
  40d3fc:	str	x9, [sp]
  40d400:	bl	40c448 <__fxstatat@plt+0x9058>
  40d404:	cmp	x26, x0
  40d408:	b.hi	40d460 <__fxstatat@plt+0xa070>  // b.pmore
  40d40c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d410:	add	x8, x8, #0x9e0
  40d414:	add	x26, x0, #0x1
  40d418:	cmp	x23, x8
  40d41c:	str	x26, [x28]
  40d420:	b.eq	40d42c <__fxstatat@plt+0xa03c>  // b.none
  40d424:	mov	x0, x23
  40d428:	bl	4030e0 <free@plt>
  40d42c:	mov	x0, x26
  40d430:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40d434:	str	x0, [x27]
  40d438:	ldr	w4, [x22]
  40d43c:	ldp	x7, x8, [x22, #40]
  40d440:	ldur	x3, [x29, #-8]
  40d444:	mov	x1, x26
  40d448:	mov	x2, x21
  40d44c:	mov	w5, w25
  40d450:	mov	x6, x24
  40d454:	mov	x23, x0
  40d458:	str	x8, [sp]
  40d45c:	bl	40c448 <__fxstatat@plt+0x9058>
  40d460:	str	w20, [x19]
  40d464:	mov	x0, x23
  40d468:	ldp	x20, x19, [sp, #112]
  40d46c:	ldp	x22, x21, [sp, #96]
  40d470:	ldp	x24, x23, [sp, #80]
  40d474:	ldp	x26, x25, [sp, #64]
  40d478:	ldp	x28, x27, [sp, #48]
  40d47c:	ldp	x29, x30, [sp, #32]
  40d480:	add	sp, sp, #0x80
  40d484:	ret
  40d488:	bl	402fb0 <abort@plt>
  40d48c:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40d490:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d494:	add	x3, x3, #0x9a8
  40d498:	b	40d304 <__fxstatat@plt+0x9f14>
  40d49c:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d4a0:	add	x3, x3, #0x9a8
  40d4a4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d4a8:	mov	x1, x0
  40d4ac:	mov	w0, wzr
  40d4b0:	b	40d304 <__fxstatat@plt+0x9f14>
  40d4b4:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d4b8:	mov	x2, x1
  40d4bc:	add	x3, x3, #0x9a8
  40d4c0:	mov	x1, x0
  40d4c4:	mov	w0, wzr
  40d4c8:	b	40d304 <__fxstatat@plt+0x9f14>
  40d4cc:	sub	sp, sp, #0x50
  40d4d0:	movi	v0.2d, #0x0
  40d4d4:	cmp	w1, #0xa
  40d4d8:	stp	x29, x30, [sp, #64]
  40d4dc:	add	x29, sp, #0x40
  40d4e0:	str	xzr, [sp, #48]
  40d4e4:	stp	q0, q0, [sp, #16]
  40d4e8:	str	q0, [sp]
  40d4ec:	b.eq	40d514 <__fxstatat@plt+0xa124>  // b.none
  40d4f0:	mov	x8, x2
  40d4f4:	str	w1, [sp]
  40d4f8:	mov	x3, sp
  40d4fc:	mov	x2, #0xffffffffffffffff    	// #-1
  40d500:	mov	x1, x8
  40d504:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d508:	ldp	x29, x30, [sp, #64]
  40d50c:	add	sp, sp, #0x50
  40d510:	ret
  40d514:	bl	402fb0 <abort@plt>
  40d518:	sub	sp, sp, #0x50
  40d51c:	movi	v0.2d, #0x0
  40d520:	cmp	w1, #0xa
  40d524:	stp	x29, x30, [sp, #64]
  40d528:	add	x29, sp, #0x40
  40d52c:	str	xzr, [sp, #48]
  40d530:	stp	q0, q0, [sp, #16]
  40d534:	str	q0, [sp]
  40d538:	b.eq	40d560 <__fxstatat@plt+0xa170>  // b.none
  40d53c:	mov	x8, x3
  40d540:	str	w1, [sp]
  40d544:	mov	x3, sp
  40d548:	mov	x1, x2
  40d54c:	mov	x2, x8
  40d550:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d554:	ldp	x29, x30, [sp, #64]
  40d558:	add	sp, sp, #0x50
  40d55c:	ret
  40d560:	bl	402fb0 <abort@plt>
  40d564:	sub	sp, sp, #0x50
  40d568:	movi	v0.2d, #0x0
  40d56c:	cmp	w0, #0xa
  40d570:	stp	x29, x30, [sp, #64]
  40d574:	add	x29, sp, #0x40
  40d578:	str	xzr, [sp, #48]
  40d57c:	stp	q0, q0, [sp, #16]
  40d580:	str	q0, [sp]
  40d584:	b.eq	40d5a8 <__fxstatat@plt+0xa1b8>  // b.none
  40d588:	str	w0, [sp]
  40d58c:	mov	x3, sp
  40d590:	mov	x2, #0xffffffffffffffff    	// #-1
  40d594:	mov	w0, wzr
  40d598:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d59c:	ldp	x29, x30, [sp, #64]
  40d5a0:	add	sp, sp, #0x50
  40d5a4:	ret
  40d5a8:	bl	402fb0 <abort@plt>
  40d5ac:	sub	sp, sp, #0x50
  40d5b0:	movi	v0.2d, #0x0
  40d5b4:	cmp	w0, #0xa
  40d5b8:	stp	x29, x30, [sp, #64]
  40d5bc:	add	x29, sp, #0x40
  40d5c0:	str	xzr, [sp, #48]
  40d5c4:	stp	q0, q0, [sp, #16]
  40d5c8:	str	q0, [sp]
  40d5cc:	b.eq	40d5ec <__fxstatat@plt+0xa1fc>  // b.none
  40d5d0:	str	w0, [sp]
  40d5d4:	mov	x3, sp
  40d5d8:	mov	w0, wzr
  40d5dc:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d5e0:	ldp	x29, x30, [sp, #64]
  40d5e4:	add	sp, sp, #0x50
  40d5e8:	ret
  40d5ec:	bl	402fb0 <abort@plt>
  40d5f0:	sub	sp, sp, #0x50
  40d5f4:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d5f8:	add	x9, x9, #0x9a8
  40d5fc:	ldp	q0, q1, [x9]
  40d600:	ubfx	w10, w2, #5, #3
  40d604:	mov	x11, sp
  40d608:	mov	x8, x1
  40d60c:	stp	q0, q1, [sp]
  40d610:	ldr	q0, [x9, #32]
  40d614:	ldr	x9, [x9, #48]
  40d618:	mov	x1, x0
  40d61c:	mov	x3, sp
  40d620:	str	q0, [sp, #32]
  40d624:	str	x9, [sp, #48]
  40d628:	add	x9, x11, w10, uxtw #2
  40d62c:	ldr	w10, [x9, #8]
  40d630:	mov	w0, wzr
  40d634:	stp	x29, x30, [sp, #64]
  40d638:	add	x29, sp, #0x40
  40d63c:	lsr	w11, w10, w2
  40d640:	mvn	w11, w11
  40d644:	and	w11, w11, #0x1
  40d648:	lsl	w11, w11, w2
  40d64c:	eor	w10, w11, w10
  40d650:	mov	x2, x8
  40d654:	str	w10, [x9, #8]
  40d658:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d65c:	ldp	x29, x30, [sp, #64]
  40d660:	add	sp, sp, #0x50
  40d664:	ret
  40d668:	sub	sp, sp, #0x50
  40d66c:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d670:	add	x9, x9, #0x9a8
  40d674:	ldp	q0, q1, [x9]
  40d678:	ubfx	w10, w1, #5, #3
  40d67c:	mov	x11, sp
  40d680:	mov	x8, x0
  40d684:	stp	q0, q1, [sp]
  40d688:	ldr	q0, [x9, #32]
  40d68c:	ldr	x9, [x9, #48]
  40d690:	mov	x3, sp
  40d694:	mov	x2, #0xffffffffffffffff    	// #-1
  40d698:	str	q0, [sp, #32]
  40d69c:	str	x9, [sp, #48]
  40d6a0:	add	x9, x11, w10, uxtw #2
  40d6a4:	ldr	w10, [x9, #8]
  40d6a8:	mov	w0, wzr
  40d6ac:	stp	x29, x30, [sp, #64]
  40d6b0:	add	x29, sp, #0x40
  40d6b4:	lsr	w11, w10, w1
  40d6b8:	mvn	w11, w11
  40d6bc:	and	w11, w11, #0x1
  40d6c0:	lsl	w11, w11, w1
  40d6c4:	eor	w10, w11, w10
  40d6c8:	mov	x1, x8
  40d6cc:	str	w10, [x9, #8]
  40d6d0:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d6d4:	ldp	x29, x30, [sp, #64]
  40d6d8:	add	sp, sp, #0x50
  40d6dc:	ret
  40d6e0:	sub	sp, sp, #0x50
  40d6e4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d6e8:	add	x8, x8, #0x9a8
  40d6ec:	ldp	q0, q1, [x8]
  40d6f0:	ldr	q2, [x8, #32]
  40d6f4:	ldr	x8, [x8, #48]
  40d6f8:	mov	x1, x0
  40d6fc:	stp	q0, q1, [sp]
  40d700:	ldr	w9, [sp, #12]
  40d704:	str	x8, [sp, #48]
  40d708:	mov	x3, sp
  40d70c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d710:	orr	w8, w9, #0x4000000
  40d714:	mov	w0, wzr
  40d718:	stp	x29, x30, [sp, #64]
  40d71c:	add	x29, sp, #0x40
  40d720:	str	q2, [sp, #32]
  40d724:	str	w8, [sp, #12]
  40d728:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d72c:	ldp	x29, x30, [sp, #64]
  40d730:	add	sp, sp, #0x50
  40d734:	ret
  40d738:	sub	sp, sp, #0x50
  40d73c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d740:	add	x8, x8, #0x9a8
  40d744:	ldp	q0, q1, [x8]
  40d748:	ldr	q2, [x8, #32]
  40d74c:	ldr	x8, [x8, #48]
  40d750:	mov	x2, x1
  40d754:	stp	q0, q1, [sp]
  40d758:	ldr	w9, [sp, #12]
  40d75c:	mov	x1, x0
  40d760:	str	x8, [sp, #48]
  40d764:	mov	x3, sp
  40d768:	orr	w8, w9, #0x4000000
  40d76c:	mov	w0, wzr
  40d770:	stp	x29, x30, [sp, #64]
  40d774:	add	x29, sp, #0x40
  40d778:	str	q2, [sp, #32]
  40d77c:	str	w8, [sp, #12]
  40d780:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d784:	ldp	x29, x30, [sp, #64]
  40d788:	add	sp, sp, #0x50
  40d78c:	ret
  40d790:	sub	sp, sp, #0x80
  40d794:	movi	v0.2d, #0x0
  40d798:	cmp	w1, #0xa
  40d79c:	stp	x29, x30, [sp, #112]
  40d7a0:	add	x29, sp, #0x70
  40d7a4:	str	wzr, [sp, #48]
  40d7a8:	stp	q0, q0, [sp, #16]
  40d7ac:	str	q0, [sp]
  40d7b0:	b.eq	40d800 <__fxstatat@plt+0xa410>  // b.none
  40d7b4:	ldp	q0, q1, [sp]
  40d7b8:	ldr	w9, [sp, #48]
  40d7bc:	ldr	q2, [sp, #32]
  40d7c0:	mov	x8, x2
  40d7c4:	stur	q0, [sp, #60]
  40d7c8:	ldr	w10, [sp, #68]
  40d7cc:	str	w1, [sp, #56]
  40d7d0:	str	w9, [sp, #108]
  40d7d4:	add	x3, sp, #0x38
  40d7d8:	orr	w9, w10, #0x4000000
  40d7dc:	mov	x2, #0xffffffffffffffff    	// #-1
  40d7e0:	mov	x1, x8
  40d7e4:	stur	q1, [sp, #76]
  40d7e8:	stur	q2, [sp, #92]
  40d7ec:	str	w9, [sp, #68]
  40d7f0:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d7f4:	ldp	x29, x30, [sp, #112]
  40d7f8:	add	sp, sp, #0x80
  40d7fc:	ret
  40d800:	bl	402fb0 <abort@plt>
  40d804:	sub	sp, sp, #0x50
  40d808:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d80c:	add	x9, x9, #0x9a8
  40d810:	ldp	q0, q1, [x9]
  40d814:	ldr	q2, [x9, #32]
  40d818:	ldr	x9, [x9, #48]
  40d81c:	mov	w10, #0xa                   	// #10
  40d820:	stp	x29, x30, [sp, #64]
  40d824:	add	x29, sp, #0x40
  40d828:	stp	q0, q1, [sp]
  40d82c:	str	q2, [sp, #32]
  40d830:	str	x9, [sp, #48]
  40d834:	str	w10, [sp]
  40d838:	cbz	x1, 40d864 <__fxstatat@plt+0xa474>
  40d83c:	cbz	x2, 40d864 <__fxstatat@plt+0xa474>
  40d840:	mov	x8, x3
  40d844:	stp	x1, x2, [sp, #40]
  40d848:	mov	x3, sp
  40d84c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d850:	mov	x1, x8
  40d854:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d858:	ldp	x29, x30, [sp, #64]
  40d85c:	add	sp, sp, #0x50
  40d860:	ret
  40d864:	bl	402fb0 <abort@plt>
  40d868:	sub	sp, sp, #0x50
  40d86c:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d870:	add	x9, x9, #0x9a8
  40d874:	ldp	q0, q1, [x9]
  40d878:	ldr	x10, [x9, #48]
  40d87c:	stp	x29, x30, [sp, #64]
  40d880:	add	x29, sp, #0x40
  40d884:	stp	q0, q1, [sp]
  40d888:	ldr	q0, [x9, #32]
  40d88c:	mov	w9, #0xa                   	// #10
  40d890:	str	x10, [sp, #48]
  40d894:	str	w9, [sp]
  40d898:	str	q0, [sp, #32]
  40d89c:	cbz	x1, 40d8c8 <__fxstatat@plt+0xa4d8>
  40d8a0:	cbz	x2, 40d8c8 <__fxstatat@plt+0xa4d8>
  40d8a4:	mov	x8, x3
  40d8a8:	stp	x1, x2, [sp, #40]
  40d8ac:	mov	x3, sp
  40d8b0:	mov	x1, x8
  40d8b4:	mov	x2, x4
  40d8b8:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d8bc:	ldp	x29, x30, [sp, #64]
  40d8c0:	add	sp, sp, #0x50
  40d8c4:	ret
  40d8c8:	bl	402fb0 <abort@plt>
  40d8cc:	sub	sp, sp, #0x50
  40d8d0:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d8d4:	add	x9, x9, #0x9a8
  40d8d8:	ldp	q0, q1, [x9]
  40d8dc:	ldr	q2, [x9, #32]
  40d8e0:	ldr	x9, [x9, #48]
  40d8e4:	mov	w10, #0xa                   	// #10
  40d8e8:	stp	x29, x30, [sp, #64]
  40d8ec:	add	x29, sp, #0x40
  40d8f0:	stp	q0, q1, [sp]
  40d8f4:	str	q2, [sp, #32]
  40d8f8:	str	x9, [sp, #48]
  40d8fc:	str	w10, [sp]
  40d900:	cbz	x0, 40d930 <__fxstatat@plt+0xa540>
  40d904:	cbz	x1, 40d930 <__fxstatat@plt+0xa540>
  40d908:	mov	x8, x2
  40d90c:	stp	x0, x1, [sp, #40]
  40d910:	mov	x3, sp
  40d914:	mov	x2, #0xffffffffffffffff    	// #-1
  40d918:	mov	w0, wzr
  40d91c:	mov	x1, x8
  40d920:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d924:	ldp	x29, x30, [sp, #64]
  40d928:	add	sp, sp, #0x50
  40d92c:	ret
  40d930:	bl	402fb0 <abort@plt>
  40d934:	sub	sp, sp, #0x50
  40d938:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40d93c:	add	x9, x9, #0x9a8
  40d940:	ldp	q0, q1, [x9]
  40d944:	ldr	q2, [x9, #32]
  40d948:	ldr	x9, [x9, #48]
  40d94c:	mov	w10, #0xa                   	// #10
  40d950:	stp	x29, x30, [sp, #64]
  40d954:	add	x29, sp, #0x40
  40d958:	stp	q0, q1, [sp]
  40d95c:	str	q2, [sp, #32]
  40d960:	str	x9, [sp, #48]
  40d964:	str	w10, [sp]
  40d968:	cbz	x0, 40d998 <__fxstatat@plt+0xa5a8>
  40d96c:	cbz	x1, 40d998 <__fxstatat@plt+0xa5a8>
  40d970:	mov	x8, x3
  40d974:	stp	x0, x1, [sp, #40]
  40d978:	mov	x3, sp
  40d97c:	mov	w0, wzr
  40d980:	mov	x1, x2
  40d984:	mov	x2, x8
  40d988:	bl	40d304 <__fxstatat@plt+0x9f14>
  40d98c:	ldp	x29, x30, [sp, #64]
  40d990:	add	sp, sp, #0x50
  40d994:	ret
  40d998:	bl	402fb0 <abort@plt>
  40d99c:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40d9a0:	add	x3, x3, #0x4b8
  40d9a4:	b	40d304 <__fxstatat@plt+0x9f14>
  40d9a8:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40d9ac:	mov	x2, x1
  40d9b0:	add	x3, x3, #0x4b8
  40d9b4:	mov	x1, x0
  40d9b8:	mov	w0, wzr
  40d9bc:	b	40d304 <__fxstatat@plt+0x9f14>
  40d9c0:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40d9c4:	add	x3, x3, #0x4b8
  40d9c8:	mov	x2, #0xffffffffffffffff    	// #-1
  40d9cc:	b	40d304 <__fxstatat@plt+0x9f14>
  40d9d0:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40d9d4:	add	x3, x3, #0x4b8
  40d9d8:	mov	x2, #0xffffffffffffffff    	// #-1
  40d9dc:	mov	x1, x0
  40d9e0:	mov	w0, wzr
  40d9e4:	b	40d304 <__fxstatat@plt+0x9f14>
  40d9e8:	stp	x29, x30, [sp, #-32]!
  40d9ec:	stp	x20, x19, [sp, #16]
  40d9f0:	mov	x20, x0
  40d9f4:	mov	w19, w1
  40d9f8:	mov	w2, #0x5                   	// #5
  40d9fc:	mov	x0, xzr
  40da00:	mov	x1, x20
  40da04:	mov	x29, sp
  40da08:	bl	403270 <dcgettext@plt>
  40da0c:	cmp	x0, x20
  40da10:	b.ne	40daf4 <__fxstatat@plt+0xa704>  // b.any
  40da14:	bl	4116fc <__fxstatat@plt+0xe30c>
  40da18:	ldrb	w8, [x0]
  40da1c:	and	w8, w8, #0xffffffdf
  40da20:	cmp	w8, #0x47
  40da24:	b.eq	40da88 <__fxstatat@plt+0xa698>  // b.none
  40da28:	cmp	w8, #0x55
  40da2c:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da30:	ldrb	w8, [x0, #1]
  40da34:	and	w8, w8, #0xffffffdf
  40da38:	cmp	w8, #0x54
  40da3c:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da40:	ldrb	w8, [x0, #2]
  40da44:	and	w8, w8, #0xffffffdf
  40da48:	cmp	w8, #0x46
  40da4c:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da50:	ldrb	w8, [x0, #3]
  40da54:	cmp	w8, #0x2d
  40da58:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da5c:	ldrb	w8, [x0, #4]
  40da60:	cmp	w8, #0x38
  40da64:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da68:	ldrb	w8, [x0, #5]
  40da6c:	cbnz	w8, 40dadc <__fxstatat@plt+0xa6ec>
  40da70:	ldrb	w8, [x20]
  40da74:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40da78:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  40da7c:	add	x9, x9, #0xb14
  40da80:	add	x10, x10, #0xb10
  40da84:	b	40db14 <__fxstatat@plt+0xa724>
  40da88:	ldrb	w8, [x0, #1]
  40da8c:	and	w8, w8, #0xffffffdf
  40da90:	cmp	w8, #0x42
  40da94:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40da98:	ldrb	w8, [x0, #2]
  40da9c:	cmp	w8, #0x31
  40daa0:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40daa4:	ldrb	w8, [x0, #3]
  40daa8:	cmp	w8, #0x38
  40daac:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40dab0:	ldrb	w8, [x0, #4]
  40dab4:	cmp	w8, #0x30
  40dab8:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40dabc:	ldrb	w8, [x0, #5]
  40dac0:	cmp	w8, #0x33
  40dac4:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40dac8:	ldrb	w8, [x0, #6]
  40dacc:	cmp	w8, #0x30
  40dad0:	b.ne	40dadc <__fxstatat@plt+0xa6ec>  // b.any
  40dad4:	ldrb	w8, [x0, #7]
  40dad8:	cbz	w8, 40db00 <__fxstatat@plt+0xa710>
  40dadc:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40dae0:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40dae4:	add	x8, x8, #0xb0e
  40dae8:	add	x9, x9, #0xcae
  40daec:	cmp	w19, #0x9
  40daf0:	csel	x0, x9, x8, eq  // eq = none
  40daf4:	ldp	x20, x19, [sp, #16]
  40daf8:	ldp	x29, x30, [sp], #32
  40dafc:	ret
  40db00:	ldrb	w8, [x20]
  40db04:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40db08:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  40db0c:	add	x9, x9, #0xb1c
  40db10:	add	x10, x10, #0xb18
  40db14:	cmp	w8, #0x60
  40db18:	csel	x0, x10, x9, eq  // eq = none
  40db1c:	b	40daf4 <__fxstatat@plt+0xa704>
  40db20:	sub	sp, sp, #0x150
  40db24:	stp	x29, x30, [sp, #256]
  40db28:	stp	x28, x25, [sp, #272]
  40db2c:	stp	x24, x23, [sp, #288]
  40db30:	stp	x22, x21, [sp, #304]
  40db34:	stp	x20, x19, [sp, #320]
  40db38:	add	x29, sp, #0x100
  40db3c:	mov	w25, w4
  40db40:	mov	x19, x3
  40db44:	mov	w20, w2
  40db48:	mov	x21, x1
  40db4c:	mov	w22, w0
  40db50:	bl	4030f0 <renameat2@plt>
  40db54:	mov	w24, w0
  40db58:	bl	403310 <__errno_location@plt>
  40db5c:	tbz	w24, #31, 40dcc0 <__fxstatat@plt+0xa8d0>
  40db60:	ldr	w8, [x0]
  40db64:	mov	x23, x0
  40db68:	cmp	w8, #0x16
  40db6c:	b.eq	40db80 <__fxstatat@plt+0xa790>  // b.none
  40db70:	cmp	w8, #0x5f
  40db74:	b.eq	40db80 <__fxstatat@plt+0xa790>  // b.none
  40db78:	cmp	w8, #0x26
  40db7c:	b.ne	40dcc0 <__fxstatat@plt+0xa8d0>  // b.any
  40db80:	cbz	w25, 40dbd8 <__fxstatat@plt+0xa7e8>
  40db84:	cmp	w25, #0x1
  40db88:	b.ne	40dbc4 <__fxstatat@plt+0xa7d4>  // b.any
  40db8c:	mov	x3, sp
  40db90:	mov	w4, #0x100                 	// #256
  40db94:	mov	w0, wzr
  40db98:	mov	w1, w20
  40db9c:	mov	x2, x19
  40dba0:	bl	4033f0 <__fxstatat@plt>
  40dba4:	cbz	w0, 40dbbc <__fxstatat@plt+0xa7cc>
  40dba8:	ldr	w8, [x23]
  40dbac:	cmp	w8, #0x2
  40dbb0:	b.eq	40dbd4 <__fxstatat@plt+0xa7e4>  // b.none
  40dbb4:	cmp	w8, #0x4b
  40dbb8:	b.ne	40dbcc <__fxstatat@plt+0xa7dc>  // b.any
  40dbbc:	mov	w8, #0x11                  	// #17
  40dbc0:	b	40dbc8 <__fxstatat@plt+0xa7d8>
  40dbc4:	mov	w8, #0x5f                  	// #95
  40dbc8:	str	w8, [x23]
  40dbcc:	mov	w24, #0xffffffff            	// #-1
  40dbd0:	b	40dcc0 <__fxstatat@plt+0xa8d0>
  40dbd4:	mov	w25, #0x1                   	// #1
  40dbd8:	mov	x0, x21
  40dbdc:	bl	402b80 <strlen@plt>
  40dbe0:	mov	x24, x0
  40dbe4:	mov	x0, x19
  40dbe8:	bl	402b80 <strlen@plt>
  40dbec:	cbz	x24, 40dca8 <__fxstatat@plt+0xa8b8>
  40dbf0:	cbz	x0, 40dca8 <__fxstatat@plt+0xa8b8>
  40dbf4:	add	x8, x24, x21
  40dbf8:	ldurb	w8, [x8, #-1]
  40dbfc:	cmp	w8, #0x2f
  40dc00:	b.eq	40dc14 <__fxstatat@plt+0xa824>  // b.none
  40dc04:	add	x8, x0, x19
  40dc08:	ldurb	w8, [x8, #-1]
  40dc0c:	cmp	w8, #0x2f
  40dc10:	b.ne	40dca8 <__fxstatat@plt+0xa8b8>  // b.any
  40dc14:	add	x3, sp, #0x80
  40dc18:	mov	w4, #0x100                 	// #256
  40dc1c:	mov	w0, wzr
  40dc20:	mov	w1, w22
  40dc24:	mov	x2, x21
  40dc28:	bl	4033f0 <__fxstatat@plt>
  40dc2c:	cbnz	w0, 40dbcc <__fxstatat@plt+0xa7dc>
  40dc30:	cbz	w25, 40dc4c <__fxstatat@plt+0xa85c>
  40dc34:	ldr	w8, [sp, #144]
  40dc38:	and	w8, w8, #0xf000
  40dc3c:	cmp	w8, #0x4, lsl #12
  40dc40:	b.eq	40dca8 <__fxstatat@plt+0xa8b8>  // b.none
  40dc44:	mov	w8, #0x2                   	// #2
  40dc48:	b	40dbc8 <__fxstatat@plt+0xa7d8>
  40dc4c:	mov	x3, sp
  40dc50:	mov	w4, #0x100                 	// #256
  40dc54:	mov	w0, wzr
  40dc58:	mov	w1, w20
  40dc5c:	mov	x2, x19
  40dc60:	bl	4033f0 <__fxstatat@plt>
  40dc64:	cbz	w0, 40dc88 <__fxstatat@plt+0xa898>
  40dc68:	ldr	w8, [x23]
  40dc6c:	cmp	w8, #0x2
  40dc70:	b.ne	40dbcc <__fxstatat@plt+0xa7dc>  // b.any
  40dc74:	ldr	w8, [sp, #144]
  40dc78:	and	w8, w8, #0xf000
  40dc7c:	cmp	w8, #0x4, lsl #12
  40dc80:	b.ne	40dbcc <__fxstatat@plt+0xa7dc>  // b.any
  40dc84:	b	40dca8 <__fxstatat@plt+0xa8b8>
  40dc88:	ldr	w8, [sp, #16]
  40dc8c:	and	w8, w8, #0xf000
  40dc90:	cmp	w8, #0x4, lsl #12
  40dc94:	b.ne	40dce0 <__fxstatat@plt+0xa8f0>  // b.any
  40dc98:	ldr	w8, [sp, #144]
  40dc9c:	and	w8, w8, #0xf000
  40dca0:	cmp	w8, #0x4, lsl #12
  40dca4:	b.ne	40dce8 <__fxstatat@plt+0xa8f8>  // b.any
  40dca8:	mov	w0, w22
  40dcac:	mov	x1, x21
  40dcb0:	mov	w2, w20
  40dcb4:	mov	x3, x19
  40dcb8:	bl	403130 <renameat@plt>
  40dcbc:	mov	w24, w0
  40dcc0:	mov	w0, w24
  40dcc4:	ldp	x20, x19, [sp, #320]
  40dcc8:	ldp	x22, x21, [sp, #304]
  40dccc:	ldp	x24, x23, [sp, #288]
  40dcd0:	ldp	x28, x25, [sp, #272]
  40dcd4:	ldp	x29, x30, [sp, #256]
  40dcd8:	add	sp, sp, #0x150
  40dcdc:	ret
  40dce0:	mov	w8, #0x14                  	// #20
  40dce4:	b	40dbc8 <__fxstatat@plt+0xa7d8>
  40dce8:	mov	w8, #0x15                  	// #21
  40dcec:	b	40dbc8 <__fxstatat@plt+0xa7d8>
  40dcf0:	stp	x29, x30, [sp, #-64]!
  40dcf4:	str	x23, [sp, #16]
  40dcf8:	mov	w23, #0x1                   	// #1
  40dcfc:	stp	x22, x21, [sp, #32]
  40dd00:	stp	x20, x19, [sp, #48]
  40dd04:	mov	x21, x2
  40dd08:	mov	x19, x1
  40dd0c:	mov	w20, w0
  40dd10:	movk	w23, #0x7ff0, lsl #16
  40dd14:	mov	x29, sp
  40dd18:	mov	w0, w20
  40dd1c:	mov	x1, x19
  40dd20:	mov	x2, x21
  40dd24:	bl	403230 <read@plt>
  40dd28:	mov	x22, x0
  40dd2c:	tbz	x0, #63, 40dd54 <__fxstatat@plt+0xa964>
  40dd30:	bl	403310 <__errno_location@plt>
  40dd34:	ldr	w8, [x0]
  40dd38:	cmp	w8, #0x4
  40dd3c:	b.eq	40dd18 <__fxstatat@plt+0xa928>  // b.none
  40dd40:	cmp	x21, x23
  40dd44:	b.cc	40dd54 <__fxstatat@plt+0xa964>  // b.lo, b.ul, b.last
  40dd48:	cmp	w8, #0x16
  40dd4c:	mov	w21, #0x7ff00000            	// #2146435072
  40dd50:	b.eq	40dd18 <__fxstatat@plt+0xa928>  // b.none
  40dd54:	mov	x0, x22
  40dd58:	ldp	x20, x19, [sp, #48]
  40dd5c:	ldp	x22, x21, [sp, #32]
  40dd60:	ldr	x23, [sp, #16]
  40dd64:	ldp	x29, x30, [sp], #64
  40dd68:	ret
  40dd6c:	stp	x29, x30, [sp, #-64]!
  40dd70:	str	x23, [sp, #16]
  40dd74:	mov	w23, #0x1                   	// #1
  40dd78:	stp	x22, x21, [sp, #32]
  40dd7c:	stp	x20, x19, [sp, #48]
  40dd80:	mov	x21, x2
  40dd84:	mov	x19, x1
  40dd88:	mov	w20, w0
  40dd8c:	movk	w23, #0x7ff0, lsl #16
  40dd90:	mov	x29, sp
  40dd94:	mov	w0, w20
  40dd98:	mov	x1, x19
  40dd9c:	mov	x2, x21
  40dda0:	bl	402fa0 <write@plt>
  40dda4:	mov	x22, x0
  40dda8:	tbz	x0, #63, 40ddd0 <__fxstatat@plt+0xa9e0>
  40ddac:	bl	403310 <__errno_location@plt>
  40ddb0:	ldr	w8, [x0]
  40ddb4:	cmp	w8, #0x4
  40ddb8:	b.eq	40dd94 <__fxstatat@plt+0xa9a4>  // b.none
  40ddbc:	cmp	x21, x23
  40ddc0:	b.cc	40ddd0 <__fxstatat@plt+0xa9e0>  // b.lo, b.ul, b.last
  40ddc4:	cmp	w8, #0x16
  40ddc8:	mov	w21, #0x7ff00000            	// #2146435072
  40ddcc:	b.eq	40dd94 <__fxstatat@plt+0xa9a4>  // b.none
  40ddd0:	mov	x0, x22
  40ddd4:	ldp	x20, x19, [sp, #48]
  40ddd8:	ldp	x22, x21, [sp, #32]
  40dddc:	ldr	x23, [sp, #16]
  40dde0:	ldp	x29, x30, [sp], #64
  40dde4:	ret
  40dde8:	mov	x8, x0
  40ddec:	mov	w0, #0xffffff9c            	// #-100
  40ddf0:	mov	w2, #0xffffff9c            	// #-100
  40ddf4:	mov	x3, x1
  40ddf8:	mov	x1, x8
  40ddfc:	b	40de00 <__fxstatat@plt+0xaa10>
  40de00:	sub	sp, sp, #0x150
  40de04:	stp	x22, x21, [sp, #304]
  40de08:	mov	w21, w0
  40de0c:	mov	x0, x1
  40de10:	stp	x29, x30, [sp, #256]
  40de14:	stp	x28, x25, [sp, #272]
  40de18:	stp	x24, x23, [sp, #288]
  40de1c:	stp	x20, x19, [sp, #320]
  40de20:	add	x29, sp, #0x100
  40de24:	mov	x20, x3
  40de28:	mov	w19, w2
  40de2c:	mov	x22, x1
  40de30:	bl	40a084 <__fxstatat@plt+0x6c94>
  40de34:	mov	x23, x0
  40de38:	mov	x0, x20
  40de3c:	bl	40a084 <__fxstatat@plt+0x6c94>
  40de40:	mov	x24, x0
  40de44:	mov	x0, x23
  40de48:	bl	40a0d0 <__fxstatat@plt+0x6ce0>
  40de4c:	mov	x25, x0
  40de50:	mov	x0, x24
  40de54:	bl	40a0d0 <__fxstatat@plt+0x6ce0>
  40de58:	cmp	x25, x0
  40de5c:	b.ne	40de74 <__fxstatat@plt+0xaa84>  // b.any
  40de60:	mov	x0, x23
  40de64:	mov	x1, x24
  40de68:	mov	x2, x25
  40de6c:	bl	402ee0 <bcmp@plt>
  40de70:	cbz	w0, 40de98 <__fxstatat@plt+0xaaa8>
  40de74:	mov	w19, wzr
  40de78:	mov	w0, w19
  40de7c:	ldp	x20, x19, [sp, #320]
  40de80:	ldp	x22, x21, [sp, #304]
  40de84:	ldp	x24, x23, [sp, #288]
  40de88:	ldp	x28, x25, [sp, #272]
  40de8c:	ldp	x29, x30, [sp, #256]
  40de90:	add	sp, sp, #0x150
  40de94:	ret
  40de98:	mov	x0, x22
  40de9c:	bl	409f78 <__fxstatat@plt+0x6b88>
  40dea0:	mov	x22, x0
  40dea4:	add	x3, sp, #0x80
  40dea8:	mov	w4, #0x100                 	// #256
  40deac:	mov	w0, wzr
  40deb0:	mov	w1, w21
  40deb4:	mov	x2, x22
  40deb8:	bl	4033f0 <__fxstatat@plt>
  40debc:	cbz	w0, 40dedc <__fxstatat@plt+0xaaec>
  40dec0:	bl	403310 <__errno_location@plt>
  40dec4:	ldr	w1, [x0]
  40dec8:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40decc:	add	x2, x2, #0x213
  40ded0:	mov	w0, #0x1                   	// #1
  40ded4:	mov	x3, x22
  40ded8:	bl	402bc0 <error@plt>
  40dedc:	mov	x0, x22
  40dee0:	bl	4030e0 <free@plt>
  40dee4:	mov	x0, x20
  40dee8:	bl	409f78 <__fxstatat@plt+0x6b88>
  40deec:	mov	x20, x0
  40def0:	mov	x3, sp
  40def4:	mov	w4, #0x100                 	// #256
  40def8:	mov	w0, wzr
  40defc:	mov	w1, w19
  40df00:	mov	x2, x20
  40df04:	bl	4033f0 <__fxstatat@plt>
  40df08:	cbz	w0, 40df28 <__fxstatat@plt+0xab38>
  40df0c:	bl	403310 <__errno_location@plt>
  40df10:	ldr	w1, [x0]
  40df14:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40df18:	add	x2, x2, #0x213
  40df1c:	mov	w0, #0x1                   	// #1
  40df20:	mov	x3, x20
  40df24:	bl	402bc0 <error@plt>
  40df28:	ldp	x11, x8, [sp]
  40df2c:	ldp	x10, x9, [sp, #128]
  40df30:	mov	x0, x20
  40df34:	cmp	x9, x8
  40df38:	cset	w8, eq  // eq = none
  40df3c:	cmp	x10, x11
  40df40:	cset	w9, eq  // eq = none
  40df44:	and	w19, w8, w9
  40df48:	bl	4030e0 <free@plt>
  40df4c:	b	40de78 <__fxstatat@plt+0xaa88>
  40df50:	sub	sp, sp, #0x90
  40df54:	stp	x29, x30, [sp, #48]
  40df58:	stp	x28, x27, [sp, #64]
  40df5c:	stp	x26, x25, [sp, #80]
  40df60:	stp	x24, x23, [sp, #96]
  40df64:	stp	x22, x21, [sp, #112]
  40df68:	stp	x20, x19, [sp, #128]
  40df6c:	add	x29, sp, #0x30
  40df70:	cbz	x0, 40e114 <__fxstatat@plt+0xad24>
  40df74:	mov	x24, x0
  40df78:	str	w1, [sp, #12]
  40df7c:	mov	w22, w1
  40df80:	bl	403310 <__errno_location@plt>
  40df84:	mov	x23, x0
  40df88:	str	wzr, [x0]
  40df8c:	mov	x0, x24
  40df90:	bl	402ef0 <readdir@plt>
  40df94:	str	x22, [sp, #16]
  40df98:	cbz	x0, 40e11c <__fxstatat@plt+0xad2c>
  40df9c:	mov	x28, x0
  40dfa0:	mov	x19, xzr
  40dfa4:	mov	x25, xzr
  40dfa8:	mov	x21, xzr
  40dfac:	mov	x20, xzr
  40dfb0:	sub	x22, x22, #0x1
  40dfb4:	stp	xzr, xzr, [x29, #-16]
  40dfb8:	str	x22, [sp, #24]
  40dfbc:	b	40e000 <__fxstatat@plt+0xac10>
  40dfc0:	cbz	x25, 40e10c <__fxstatat@plt+0xad1c>
  40dfc4:	tbnz	x25, #63, 40e234 <__fxstatat@plt+0xae44>
  40dfc8:	mov	x0, x19
  40dfcc:	mov	x1, x25
  40dfd0:	bl	410138 <__fxstatat@plt+0xcd48>
  40dfd4:	mov	x19, x0
  40dfd8:	add	x0, x19, x20
  40dfdc:	mov	x1, x27
  40dfe0:	mov	x2, x26
  40dfe4:	bl	402b50 <memcpy@plt>
  40dfe8:	add	x20, x26, x20
  40dfec:	mov	x0, x24
  40dff0:	str	wzr, [x23]
  40dff4:	bl	402ef0 <readdir@plt>
  40dff8:	mov	x28, x0
  40dffc:	cbz	x0, 40e130 <__fxstatat@plt+0xad40>
  40e000:	mov	x27, x28
  40e004:	ldrb	w8, [x27, #19]!
  40e008:	cmp	w8, #0x2e
  40e00c:	b.ne	40e028 <__fxstatat@plt+0xac38>  // b.any
  40e010:	ldrb	w8, [x28, #20]
  40e014:	cmp	w8, #0x2e
  40e018:	mov	w8, #0x1                   	// #1
  40e01c:	cinc	x8, x8, eq  // eq = none
  40e020:	add	x8, x28, x8
  40e024:	ldrb	w8, [x8, #19]
  40e028:	cbz	w8, 40dfec <__fxstatat@plt+0xabfc>
  40e02c:	mov	x0, x27
  40e030:	bl	402b80 <strlen@plt>
  40e034:	cmp	x22, #0x1
  40e038:	add	x26, x0, #0x1
  40e03c:	b.hi	40e074 <__fxstatat@plt+0xac84>  // b.pmore
  40e040:	ldur	x9, [x29, #-16]
  40e044:	cmp	x9, x21
  40e048:	b.ne	40e0a8 <__fxstatat@plt+0xacb8>  // b.any
  40e04c:	ldur	x8, [x29, #-8]
  40e050:	cbz	x8, 40e0b4 <__fxstatat@plt+0xacc4>
  40e054:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40e058:	movk	x8, #0x555, lsl #48
  40e05c:	cmp	x9, x8
  40e060:	b.cs	40e234 <__fxstatat@plt+0xae44>  // b.hs, b.nlast
  40e064:	add	x8, x9, x9, lsr #1
  40e068:	mov	x22, x19
  40e06c:	add	x9, x8, #0x1
  40e070:	b	40e0cc <__fxstatat@plt+0xacdc>
  40e074:	sub	x8, x25, x20
  40e078:	cmp	x8, x26
  40e07c:	b.hi	40dfd8 <__fxstatat@plt+0xabe8>  // b.pmore
  40e080:	adds	x25, x26, x20
  40e084:	b.cs	40e234 <__fxstatat@plt+0xae44>  // b.hs, b.nlast
  40e088:	cbz	x19, 40dfc0 <__fxstatat@plt+0xabd0>
  40e08c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40e090:	movk	x8, #0x5554
  40e094:	cmp	x25, x8
  40e098:	b.cs	40e234 <__fxstatat@plt+0xae44>  // b.hs, b.nlast
  40e09c:	add	x8, x25, x25, lsr #1
  40e0a0:	add	x25, x8, #0x1
  40e0a4:	b	40dfc8 <__fxstatat@plt+0xabd8>
  40e0a8:	mov	x22, x19
  40e0ac:	ldur	x19, [x29, #-8]
  40e0b0:	b	40e0e0 <__fxstatat@plt+0xacf0>
  40e0b4:	mov	x22, x19
  40e0b8:	cbz	x9, 40e0c8 <__fxstatat@plt+0xacd8>
  40e0bc:	lsr	x8, x9, #59
  40e0c0:	cbz	x8, 40e0cc <__fxstatat@plt+0xacdc>
  40e0c4:	b	40e234 <__fxstatat@plt+0xae44>
  40e0c8:	mov	w9, #0x8                   	// #8
  40e0cc:	ldur	x0, [x29, #-8]
  40e0d0:	lsl	x1, x9, #4
  40e0d4:	stur	x9, [x29, #-16]
  40e0d8:	bl	410138 <__fxstatat@plt+0xcd48>
  40e0dc:	mov	x19, x0
  40e0e0:	mov	x0, x27
  40e0e4:	bl	410374 <__fxstatat@plt+0xcf84>
  40e0e8:	add	x8, x19, x21, lsl #4
  40e0ec:	str	x0, [x8]
  40e0f0:	ldr	x9, [x28]
  40e0f4:	stur	x19, [x29, #-8]
  40e0f8:	mov	x19, x22
  40e0fc:	ldr	x22, [sp, #24]
  40e100:	str	x9, [x8, #8]
  40e104:	add	x21, x21, #0x1
  40e108:	b	40dfe8 <__fxstatat@plt+0xabf8>
  40e10c:	mov	w25, #0x80                  	// #128
  40e110:	b	40dfc8 <__fxstatat@plt+0xabd8>
  40e114:	mov	x19, xzr
  40e118:	b	40e210 <__fxstatat@plt+0xae20>
  40e11c:	mov	x20, xzr
  40e120:	mov	x21, xzr
  40e124:	stur	xzr, [x29, #-8]
  40e128:	mov	x25, xzr
  40e12c:	mov	x19, xzr
  40e130:	ldr	w22, [x23]
  40e134:	cbz	w22, 40e154 <__fxstatat@plt+0xad64>
  40e138:	ldur	x0, [x29, #-8]
  40e13c:	bl	4030e0 <free@plt>
  40e140:	mov	x0, x19
  40e144:	bl	4030e0 <free@plt>
  40e148:	mov	x19, xzr
  40e14c:	str	w22, [x23]
  40e150:	b	40e210 <__fxstatat@plt+0xae20>
  40e154:	ldr	x8, [sp, #16]
  40e158:	sub	x8, x8, #0x1
  40e15c:	cmp	x8, #0x1
  40e160:	b.hi	40e1d4 <__fxstatat@plt+0xade4>  // b.pmore
  40e164:	cbz	x21, 40e1f0 <__fxstatat@plt+0xae00>
  40e168:	ldr	w9, [sp, #12]
  40e16c:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40e170:	add	x8, x8, #0xb20
  40e174:	ldur	x24, [x29, #-8]
  40e178:	ldr	x3, [x8, w9, uxtw #3]
  40e17c:	mov	w2, #0x10                  	// #16
  40e180:	mov	x1, x21
  40e184:	mov	x0, x24
  40e188:	bl	402ca0 <qsort@plt>
  40e18c:	add	x0, x20, #0x1
  40e190:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40e194:	mov	x19, x0
  40e198:	mov	x20, xzr
  40e19c:	mov	x23, x24
  40e1a0:	ldr	x1, [x23]
  40e1a4:	add	x22, x19, x20
  40e1a8:	mov	x0, x22
  40e1ac:	bl	402d30 <stpcpy@plt>
  40e1b0:	ldr	x8, [x23], #16
  40e1b4:	sub	x9, x20, x22
  40e1b8:	add	x9, x9, x0
  40e1bc:	add	x20, x9, #0x1
  40e1c0:	mov	x0, x8
  40e1c4:	bl	4030e0 <free@plt>
  40e1c8:	subs	x21, x21, #0x1
  40e1cc:	b.ne	40e1a0 <__fxstatat@plt+0xadb0>  // b.any
  40e1d0:	b	40e204 <__fxstatat@plt+0xae14>
  40e1d4:	cmp	x25, x20
  40e1d8:	b.ne	40e20c <__fxstatat@plt+0xae1c>  // b.any
  40e1dc:	add	x1, x20, #0x1
  40e1e0:	mov	x0, x19
  40e1e4:	bl	410138 <__fxstatat@plt+0xcd48>
  40e1e8:	mov	x19, x0
  40e1ec:	b	40e20c <__fxstatat@plt+0xae1c>
  40e1f0:	add	x0, x20, #0x1
  40e1f4:	bl	4100b8 <__fxstatat@plt+0xccc8>
  40e1f8:	ldur	x24, [x29, #-8]
  40e1fc:	mov	x19, x0
  40e200:	mov	x20, xzr
  40e204:	mov	x0, x24
  40e208:	bl	4030e0 <free@plt>
  40e20c:	strb	wzr, [x19, x20]
  40e210:	mov	x0, x19
  40e214:	ldp	x20, x19, [sp, #128]
  40e218:	ldp	x22, x21, [sp, #112]
  40e21c:	ldp	x24, x23, [sp, #96]
  40e220:	ldp	x26, x25, [sp, #80]
  40e224:	ldp	x28, x27, [sp, #64]
  40e228:	ldp	x29, x30, [sp, #48]
  40e22c:	add	sp, sp, #0x90
  40e230:	ret
  40e234:	bl	4103cc <__fxstatat@plt+0xcfdc>
  40e238:	stp	x29, x30, [sp, #-48]!
  40e23c:	str	x21, [sp, #16]
  40e240:	stp	x20, x19, [sp, #32]
  40e244:	mov	x29, sp
  40e248:	mov	w19, w1
  40e24c:	bl	41159c <__fxstatat@plt+0xe1ac>
  40e250:	cbz	x0, 40e290 <__fxstatat@plt+0xaea0>
  40e254:	mov	w1, w19
  40e258:	mov	x20, x0
  40e25c:	bl	40df50 <__fxstatat@plt+0xab60>
  40e260:	mov	x19, x0
  40e264:	mov	x0, x20
  40e268:	bl	402f50 <closedir@plt>
  40e26c:	cbz	w0, 40e294 <__fxstatat@plt+0xaea4>
  40e270:	bl	403310 <__errno_location@plt>
  40e274:	ldr	w21, [x0]
  40e278:	mov	x20, x0
  40e27c:	mov	x0, x19
  40e280:	bl	4030e0 <free@plt>
  40e284:	mov	x19, xzr
  40e288:	str	w21, [x20]
  40e28c:	b	40e294 <__fxstatat@plt+0xaea4>
  40e290:	mov	x19, xzr
  40e294:	mov	x0, x19
  40e298:	ldp	x20, x19, [sp, #32]
  40e29c:	ldr	x21, [sp, #16]
  40e2a0:	ldp	x29, x30, [sp], #48
  40e2a4:	ret
  40e2a8:	ldr	x0, [x0]
  40e2ac:	ldr	x1, [x1]
  40e2b0:	b	403060 <strcmp@plt>
  40e2b4:	ldr	x8, [x0, #8]
  40e2b8:	ldr	x9, [x1, #8]
  40e2bc:	cmp	x8, x9
  40e2c0:	cset	w8, hi  // hi = pmore
  40e2c4:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e2c8:	ret
  40e2cc:	str	wzr, [x0]
  40e2d0:	ret
  40e2d4:	ldr	w8, [x0]
  40e2d8:	cmp	w8, #0x4
  40e2dc:	b.ne	40e2e8 <__fxstatat@plt+0xaef8>  // b.any
  40e2e0:	ldr	w0, [x0, #4]
  40e2e4:	ret
  40e2e8:	mov	w0, wzr
  40e2ec:	ret
  40e2f0:	stp	x29, x30, [sp, #-64]!
  40e2f4:	str	x23, [sp, #16]
  40e2f8:	stp	x22, x21, [sp, #32]
  40e2fc:	stp	x20, x19, [sp, #48]
  40e300:	mov	x19, x3
  40e304:	mov	w23, w2
  40e308:	mov	x22, x1
  40e30c:	mov	x21, x0
  40e310:	mov	x29, sp
  40e314:	tbnz	w2, #0, 40e324 <__fxstatat@plt+0xaf34>
  40e318:	cbnz	x19, 40e324 <__fxstatat@plt+0xaf34>
  40e31c:	mov	w20, #0xffffffff            	// #-1
  40e320:	b	40e370 <__fxstatat@plt+0xaf80>
  40e324:	mov	w1, #0x4900                	// #18688
  40e328:	bfi	w1, w23, #15, #1
  40e32c:	mov	x0, x22
  40e330:	bl	402de0 <open@plt>
  40e334:	mov	w20, w0
  40e338:	cbz	x19, 40e34c <__fxstatat@plt+0xaf5c>
  40e33c:	str	w20, [x19]
  40e340:	bl	403310 <__errno_location@plt>
  40e344:	ldr	w8, [x0]
  40e348:	str	w8, [x19, #4]
  40e34c:	tbnz	w20, #31, 40e360 <__fxstatat@plt+0xaf70>
  40e350:	tbz	w23, #1, 40e370 <__fxstatat@plt+0xaf80>
  40e354:	mov	w22, wzr
  40e358:	tbz	w20, #31, 40e440 <__fxstatat@plt+0xb050>
  40e35c:	b	40e45c <__fxstatat@plt+0xb06c>
  40e360:	bl	403310 <__errno_location@plt>
  40e364:	ldr	w8, [x0]
  40e368:	cmp	w8, #0xd
  40e36c:	b.ne	40e428 <__fxstatat@plt+0xb038>  // b.any
  40e370:	ldr	w8, [x21]
  40e374:	cmp	w8, #0x5
  40e378:	b.hi	40e4e0 <__fxstatat@plt+0xb0f0>  // b.pmore
  40e37c:	mov	w9, #0x1                   	// #1
  40e380:	lsl	w9, w9, w8
  40e384:	mov	w10, #0x36                  	// #54
  40e388:	tst	w9, w10
  40e38c:	b.eq	40e3f8 <__fxstatat@plt+0xb008>  // b.none
  40e390:	tbnz	w20, #31, 40e3a8 <__fxstatat@plt+0xafb8>
  40e394:	mov	w0, w20
  40e398:	bl	402bd0 <fchdir@plt>
  40e39c:	mov	w22, w0
  40e3a0:	cbnz	w0, 40e43c <__fxstatat@plt+0xb04c>
  40e3a4:	b	40e3b8 <__fxstatat@plt+0xafc8>
  40e3a8:	mov	x0, x22
  40e3ac:	bl	4030d0 <chdir@plt>
  40e3b0:	mov	w22, w0
  40e3b4:	cbnz	w0, 40e43c <__fxstatat@plt+0xb04c>
  40e3b8:	ldr	w8, [x21]
  40e3bc:	sub	w8, w8, #0x1
  40e3c0:	cmp	w8, #0x4
  40e3c4:	b.hi	40e500 <__fxstatat@plt+0xb110>  // b.pmore
  40e3c8:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40e3cc:	add	x9, x9, #0xb40
  40e3d0:	adr	x10, 40e3e4 <__fxstatat@plt+0xaff4>
  40e3d4:	ldrb	w11, [x9, x8]
  40e3d8:	add	x10, x10, x11, lsl #2
  40e3dc:	mov	w22, wzr
  40e3e0:	br	x10
  40e3e4:	mov	w22, wzr
  40e3e8:	mov	w8, #0x2                   	// #2
  40e3ec:	str	w8, [x21]
  40e3f0:	tbz	w20, #31, 40e440 <__fxstatat@plt+0xb050>
  40e3f4:	b	40e45c <__fxstatat@plt+0xb06c>
  40e3f8:	cbnz	w8, 40e41c <__fxstatat@plt+0xb02c>
  40e3fc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e400:	add	x0, x0, #0x2c4
  40e404:	mov	w1, wzr
  40e408:	bl	40a14c <__fxstatat@plt+0x6d5c>
  40e40c:	tbnz	w0, #31, 40e474 <__fxstatat@plt+0xb084>
  40e410:	mov	w8, #0x1                   	// #1
  40e414:	stp	w8, w0, [x21]
  40e418:	b	40e390 <__fxstatat@plt+0xafa0>
  40e41c:	ldr	w8, [x21, #4]
  40e420:	tbz	w8, #31, 40e390 <__fxstatat@plt+0xafa0>
  40e424:	b	40e498 <__fxstatat@plt+0xb0a8>
  40e428:	mov	w22, #0xffffffff            	// #-1
  40e42c:	b	40e45c <__fxstatat@plt+0xb06c>
  40e430:	ldr	w8, [x21, #4]
  40e434:	cbnz	w8, 40e520 <__fxstatat@plt+0xb130>
  40e438:	mov	w22, wzr
  40e43c:	tbnz	w20, #31, 40e45c <__fxstatat@plt+0xb06c>
  40e440:	cbnz	x19, 40e45c <__fxstatat@plt+0xb06c>
  40e444:	bl	403310 <__errno_location@plt>
  40e448:	ldr	w21, [x0]
  40e44c:	mov	x19, x0
  40e450:	mov	w0, w20
  40e454:	bl	402f60 <close@plt>
  40e458:	str	w21, [x19]
  40e45c:	mov	w0, w22
  40e460:	ldp	x20, x19, [sp, #48]
  40e464:	ldp	x22, x21, [sp, #32]
  40e468:	ldr	x23, [sp, #16]
  40e46c:	ldp	x29, x30, [sp], #64
  40e470:	ret
  40e474:	bl	403310 <__errno_location@plt>
  40e478:	ldr	w8, [x0]
  40e47c:	cmp	w8, #0xd
  40e480:	b.eq	40e48c <__fxstatat@plt+0xb09c>  // b.none
  40e484:	cmp	w8, #0x74
  40e488:	b.ne	40e4d0 <__fxstatat@plt+0xb0e0>  // b.any
  40e48c:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40e490:	ldr	d0, [x8, #2872]
  40e494:	str	d0, [x21]
  40e498:	bl	402ce0 <fork@plt>
  40e49c:	str	w0, [x21, #4]
  40e4a0:	cbz	w0, 40e390 <__fxstatat@plt+0xafa0>
  40e4a4:	cmp	w0, #0x0
  40e4a8:	b.le	40e4bc <__fxstatat@plt+0xb0cc>
  40e4ac:	mov	x19, xzr
  40e4b0:	mov	w22, #0xfffffffe            	// #-2
  40e4b4:	tbz	w20, #31, 40e440 <__fxstatat@plt+0xb050>
  40e4b8:	b	40e45c <__fxstatat@plt+0xb06c>
  40e4bc:	mov	w8, #0x4                   	// #4
  40e4c0:	str	w8, [x21]
  40e4c4:	bl	403310 <__errno_location@plt>
  40e4c8:	ldr	w8, [x0]
  40e4cc:	b	40e4d8 <__fxstatat@plt+0xb0e8>
  40e4d0:	mov	w9, #0x4                   	// #4
  40e4d4:	str	w9, [x21]
  40e4d8:	str	w8, [x21, #4]
  40e4dc:	b	40e390 <__fxstatat@plt+0xafa0>
  40e4e0:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e4e4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e4e8:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e4ec:	add	x0, x0, #0xc05
  40e4f0:	add	x1, x1, #0xb67
  40e4f4:	add	x3, x3, #0xc2b
  40e4f8:	mov	w2, #0x63                  	// #99
  40e4fc:	bl	403300 <__assert_fail@plt>
  40e500:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e504:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e508:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e50c:	add	x0, x0, #0xc05
  40e510:	add	x1, x1, #0xb67
  40e514:	add	x3, x3, #0xb74
  40e518:	mov	w2, #0x9f                  	// #159
  40e51c:	bl	403300 <__assert_fail@plt>
  40e520:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e524:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e528:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e52c:	add	x0, x0, #0xb54
  40e530:	add	x1, x1, #0xb67
  40e534:	add	x3, x3, #0xb74
  40e538:	mov	w2, #0x9b                  	// #155
  40e53c:	bl	403300 <__assert_fail@plt>
  40e540:	stp	x29, x30, [sp, #-48]!
  40e544:	stp	x20, x19, [sp, #32]
  40e548:	ldr	w8, [x0]
  40e54c:	str	x21, [sp, #16]
  40e550:	mov	x29, sp
  40e554:	cmp	w8, #0x4
  40e558:	b.hi	40e658 <__fxstatat@plt+0xb268>  // b.pmore
  40e55c:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40e560:	add	x9, x9, #0xb45
  40e564:	adr	x10, 40e57c <__fxstatat@plt+0xb18c>
  40e568:	ldrb	w11, [x9, x8]
  40e56c:	add	x10, x10, x11, lsl #2
  40e570:	mov	x19, x0
  40e574:	mov	w0, wzr
  40e578:	br	x10
  40e57c:	ldr	w0, [x19, #4]
  40e580:	bl	402bd0 <fchdir@plt>
  40e584:	cbz	w0, 40e638 <__fxstatat@plt+0xb248>
  40e588:	bl	403310 <__errno_location@plt>
  40e58c:	mov	x20, x0
  40e590:	ldr	w21, [x0]
  40e594:	ldr	w0, [x19, #4]
  40e598:	bl	402f60 <close@plt>
  40e59c:	mov	w8, #0x4                   	// #4
  40e5a0:	stp	w8, w21, [x19]
  40e5a4:	b	40e5b4 <__fxstatat@plt+0xb1c4>
  40e5a8:	ldr	w21, [x19, #4]
  40e5ac:	bl	403310 <__errno_location@plt>
  40e5b0:	mov	x20, x0
  40e5b4:	str	w21, [x20]
  40e5b8:	mov	w0, #0xffffffff            	// #-1
  40e5bc:	b	40e648 <__fxstatat@plt+0xb258>
  40e5c0:	ldr	w20, [x19, #4]
  40e5c4:	cbz	w20, 40e678 <__fxstatat@plt+0xb288>
  40e5c8:	cmp	w20, #0x1
  40e5cc:	b.lt	40e644 <__fxstatat@plt+0xb254>  // b.tstop
  40e5d0:	add	x1, x29, #0x1c
  40e5d4:	mov	w0, w20
  40e5d8:	mov	w2, wzr
  40e5dc:	bl	403370 <waitpid@plt>
  40e5e0:	tbz	w0, #31, 40e614 <__fxstatat@plt+0xb224>
  40e5e4:	bl	403310 <__errno_location@plt>
  40e5e8:	ldr	w8, [x0]
  40e5ec:	cmp	w8, #0x4
  40e5f0:	b.eq	40e5d0 <__fxstatat@plt+0xb1e0>  // b.none
  40e5f4:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e5f8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e5fc:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e600:	add	x0, x0, #0xbb0
  40e604:	add	x1, x1, #0xb67
  40e608:	add	x3, x3, #0xbcc
  40e60c:	mov	w2, #0xd8                  	// #216
  40e610:	bl	403300 <__assert_fail@plt>
  40e614:	mov	w8, #0xffffffff            	// #-1
  40e618:	str	w8, [x19, #4]
  40e61c:	ldr	w8, [x29, #28]
  40e620:	ands	w0, w8, #0x7f
  40e624:	b.eq	40e630 <__fxstatat@plt+0xb240>  // b.none
  40e628:	bl	402bb0 <raise@plt>
  40e62c:	ldr	w8, [x29, #28]
  40e630:	ubfx	w0, w8, #8, #8
  40e634:	b	40e648 <__fxstatat@plt+0xb258>
  40e638:	mov	w8, #0x1                   	// #1
  40e63c:	str	w8, [x19]
  40e640:	b	40e648 <__fxstatat@plt+0xb258>
  40e644:	mov	w0, wzr
  40e648:	ldp	x20, x19, [sp, #32]
  40e64c:	ldr	x21, [sp, #16]
  40e650:	ldp	x29, x30, [sp], #48
  40e654:	ret
  40e658:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e65c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e660:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e664:	add	x0, x0, #0xc05
  40e668:	add	x1, x1, #0xb67
  40e66c:	add	x3, x3, #0xbcc
  40e670:	mov	w2, #0xe2                  	// #226
  40e674:	bl	403300 <__assert_fail@plt>
  40e678:	mov	w0, w1
  40e67c:	bl	402b60 <_exit@plt>
  40e680:	stp	x29, x30, [sp, #-32]!
  40e684:	ldr	w8, [x0]
  40e688:	str	x19, [sp, #16]
  40e68c:	mov	x29, sp
  40e690:	cmp	w8, #0x4
  40e694:	b.hi	40e6dc <__fxstatat@plt+0xb2ec>  // b.pmore
  40e698:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40e69c:	add	x9, x9, #0xb4a
  40e6a0:	adr	x10, 40e6b4 <__fxstatat@plt+0xb2c4>
  40e6a4:	ldrb	w11, [x9, x8]
  40e6a8:	add	x10, x10, x11, lsl #2
  40e6ac:	mov	x19, x0
  40e6b0:	br	x10
  40e6b4:	ldr	w0, [x19, #4]
  40e6b8:	bl	402f60 <close@plt>
  40e6bc:	b	40e6c8 <__fxstatat@plt+0xb2d8>
  40e6c0:	ldr	w8, [x19, #4]
  40e6c4:	tbz	w8, #31, 40e6fc <__fxstatat@plt+0xb30c>
  40e6c8:	mov	w8, #0x5                   	// #5
  40e6cc:	str	w8, [x19]
  40e6d0:	ldr	x19, [sp, #16]
  40e6d4:	ldp	x29, x30, [sp], #32
  40e6d8:	ret
  40e6dc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e6e0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e6e4:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e6e8:	add	x0, x0, #0xc05
  40e6ec:	add	x1, x1, #0xb67
  40e6f0:	add	x3, x3, #0xc07
  40e6f4:	mov	w2, #0xfb                  	// #251
  40e6f8:	bl	403300 <__assert_fail@plt>
  40e6fc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e700:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e704:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e708:	add	x0, x0, #0xbf5
  40e70c:	add	x1, x1, #0xb67
  40e710:	add	x3, x3, #0xc07
  40e714:	mov	w2, #0xf7                  	// #247
  40e718:	bl	403300 <__assert_fail@plt>
  40e71c:	sub	sp, sp, #0x60
  40e720:	sxtw	x8, w0
  40e724:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40e728:	add	x10, x1, w0, sxtw #3
  40e72c:	stp	x24, x23, [sp, #48]
  40e730:	stp	x22, x21, [sp, #64]
  40e734:	stp	x20, x19, [sp, #80]
  40e738:	mov	x19, x3
  40e73c:	mov	x20, x2
  40e740:	mov	x21, x1
  40e744:	mov	x11, xzr
  40e748:	add	x14, x9, x8, lsl #32
  40e74c:	sub	x10, x10, #0x8
  40e750:	mov	w23, w0
  40e754:	stp	x29, x30, [sp, #16]
  40e758:	stp	x26, x25, [sp, #32]
  40e75c:	add	x29, sp, #0x10
  40e760:	str	wzr, [sp, #8]
  40e764:	mov	x13, x11
  40e768:	add	x11, x8, x11
  40e76c:	cmp	x11, #0x1
  40e770:	mov	x12, x14
  40e774:	b.lt	40e790 <__fxstatat@plt+0xb3a0>  // b.tstop
  40e778:	ldr	x11, [x10, x13, lsl #3]
  40e77c:	ldrb	w14, [x11]
  40e780:	sub	x11, x13, #0x1
  40e784:	cmp	w14, #0x2f
  40e788:	add	x14, x12, x9
  40e78c:	b.eq	40e764 <__fxstatat@plt+0xb374>  // b.none
  40e790:	add	w8, w0, w13
  40e794:	cmp	w8, #0x2
  40e798:	b.lt	40e820 <__fxstatat@plt+0xb430>  // b.tstop
  40e79c:	mov	x24, xzr
  40e7a0:	mov	w8, wzr
  40e7a4:	mov	w22, wzr
  40e7a8:	asr	x25, x12, #32
  40e7ac:	cmp	w8, #0x3
  40e7b0:	b.ne	40e7bc <__fxstatat@plt+0xb3cc>  // b.any
  40e7b4:	cmp	w9, #0x0
  40e7b8:	b.gt	40e7d4 <__fxstatat@plt+0xb3e4>
  40e7bc:	ldr	x0, [x21, x24, lsl #3]
  40e7c0:	add	x1, sp, #0x8
  40e7c4:	mov	x2, x19
  40e7c8:	blr	x20
  40e7cc:	cmp	w22, w0
  40e7d0:	csel	w22, w0, w22, lt  // lt = tstop
  40e7d4:	add	x8, x21, x24, lsl #3
  40e7d8:	ldr	x8, [x8, #8]
  40e7dc:	add	x26, x24, #0x1
  40e7e0:	ldrb	w8, [x8]
  40e7e4:	cmp	w8, #0x2f
  40e7e8:	b.eq	40e800 <__fxstatat@plt+0xb410>  // b.none
  40e7ec:	add	x0, sp, #0x8
  40e7f0:	mov	w1, w22
  40e7f4:	bl	40e540 <__fxstatat@plt+0xb150>
  40e7f8:	cmp	w22, w0
  40e7fc:	csel	w22, w0, w22, lt  // lt = tstop
  40e800:	ldr	w8, [sp, #8]
  40e804:	cmp	x26, x25
  40e808:	b.ge	40e82c <__fxstatat@plt+0xb43c>  // b.tcont
  40e80c:	ldr	w9, [sp, #12]
  40e810:	mov	x24, x26
  40e814:	cmp	w8, #0x3
  40e818:	b.eq	40e7b4 <__fxstatat@plt+0xb3c4>  // b.none
  40e81c:	b	40e7bc <__fxstatat@plt+0xb3cc>
  40e820:	mov	w24, wzr
  40e824:	mov	w22, wzr
  40e828:	b	40e868 <__fxstatat@plt+0xb478>
  40e82c:	cmp	w8, #0x4
  40e830:	b.hi	40e8c0 <__fxstatat@plt+0xb4d0>  // b.pmore
  40e834:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40e838:	mov	w8, w8
  40e83c:	add	x9, x9, #0xb4f
  40e840:	adr	x10, 40e854 <__fxstatat@plt+0xb464>
  40e844:	ldrb	w11, [x9, x8]
  40e848:	add	x10, x10, x11, lsl #2
  40e84c:	add	x24, x24, #0x1
  40e850:	br	x10
  40e854:	ldr	w0, [sp, #12]
  40e858:	bl	402f60 <close@plt>
  40e85c:	b	40e868 <__fxstatat@plt+0xb478>
  40e860:	ldr	w8, [sp, #12]
  40e864:	tbz	w8, #31, 40e8e0 <__fxstatat@plt+0xb4f0>
  40e868:	mov	w8, #0x5                   	// #5
  40e86c:	cmp	w24, w23
  40e870:	str	w8, [sp, #8]
  40e874:	b.ge	40e8a0 <__fxstatat@plt+0xb4b0>  // b.tcont
  40e878:	add	x21, x21, w24, uxtw #3
  40e87c:	sub	x23, x23, w24, uxtw
  40e880:	ldr	x0, [x21], #8
  40e884:	add	x1, sp, #0x8
  40e888:	mov	x2, x19
  40e88c:	blr	x20
  40e890:	cmp	w22, w0
  40e894:	csel	w22, w0, w22, lt  // lt = tstop
  40e898:	subs	x23, x23, #0x1
  40e89c:	b.ne	40e880 <__fxstatat@plt+0xb490>  // b.any
  40e8a0:	mov	w0, w22
  40e8a4:	ldp	x20, x19, [sp, #80]
  40e8a8:	ldp	x22, x21, [sp, #64]
  40e8ac:	ldp	x24, x23, [sp, #48]
  40e8b0:	ldp	x26, x25, [sp, #32]
  40e8b4:	ldp	x29, x30, [sp, #16]
  40e8b8:	add	sp, sp, #0x60
  40e8bc:	ret
  40e8c0:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e8c4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e8c8:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e8cc:	add	x0, x0, #0xc05
  40e8d0:	add	x1, x1, #0xb67
  40e8d4:	add	x3, x3, #0xc07
  40e8d8:	mov	w2, #0xfb                  	// #251
  40e8dc:	bl	403300 <__assert_fail@plt>
  40e8e0:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40e8e4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e8e8:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40e8ec:	add	x0, x0, #0xbf5
  40e8f0:	add	x1, x1, #0xb67
  40e8f4:	add	x3, x3, #0xc07
  40e8f8:	mov	w2, #0xf7                  	// #247
  40e8fc:	bl	403300 <__assert_fail@plt>
  40e900:	sub	sp, sp, #0x70
  40e904:	stp	x29, x30, [sp, #16]
  40e908:	stp	x28, x27, [sp, #32]
  40e90c:	stp	x26, x25, [sp, #48]
  40e910:	stp	x24, x23, [sp, #64]
  40e914:	stp	x22, x21, [sp, #80]
  40e918:	stp	x20, x19, [sp, #96]
  40e91c:	add	x29, sp, #0x10
  40e920:	mov	x20, x4
  40e924:	mov	x21, x3
  40e928:	mov	x22, x2
  40e92c:	mov	w24, w1
  40e930:	mov	x23, x0
  40e934:	bl	403310 <__errno_location@plt>
  40e938:	ldr	w27, [x0]
  40e93c:	mov	x19, x0
  40e940:	mov	x0, x23
  40e944:	bl	402b80 <strlen@plt>
  40e948:	sxtw	x26, w24
  40e94c:	add	x8, x26, x20
  40e950:	subs	x8, x0, x8
  40e954:	b.cc	40e974 <__fxstatat@plt+0xb584>  // b.lo, b.ul, b.last
  40e958:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40e95c:	mov	x25, x0
  40e960:	add	x0, x23, x8
  40e964:	add	x1, x1, #0x796
  40e968:	bl	403150 <strspn@plt>
  40e96c:	cmp	x0, x20
  40e970:	b.cs	40e9a4 <__fxstatat@plt+0xb5b4>  // b.hs, b.nlast
  40e974:	mov	w25, #0xffffffff            	// #-1
  40e978:	mov	w20, #0x16                  	// #22
  40e97c:	str	w20, [x19]
  40e980:	mov	w0, w25
  40e984:	ldp	x20, x19, [sp, #96]
  40e988:	ldp	x22, x21, [sp, #80]
  40e98c:	ldp	x24, x23, [sp, #64]
  40e990:	ldp	x26, x25, [sp, #48]
  40e994:	ldp	x28, x27, [sp, #32]
  40e998:	ldp	x29, x30, [sp, #16]
  40e99c:	add	sp, sp, #0x70
  40e9a0:	ret
  40e9a4:	mov	x0, xzr
  40e9a8:	mov	x1, x20
  40e9ac:	bl	4119b8 <__fxstatat@plt+0xe5c8>
  40e9b0:	cbz	x0, 40ea40 <__fxstatat@plt+0xb650>
  40e9b4:	neg	x8, x20
  40e9b8:	str	x8, [sp, #8]
  40e9bc:	sub	x8, x25, x26
  40e9c0:	adrp	x26, 414000 <__fxstatat@plt+0x10c10>
  40e9c4:	mov	x24, x0
  40e9c8:	str	w27, [sp, #4]
  40e9cc:	mov	w27, wzr
  40e9d0:	add	x28, x23, x8
  40e9d4:	add	x26, x26, #0xc4e
  40e9d8:	cbz	x20, 40e9fc <__fxstatat@plt+0xb60c>
  40e9dc:	ldr	x25, [sp, #8]
  40e9e0:	mov	w1, #0x3d                  	// #61
  40e9e4:	mov	x0, x24
  40e9e8:	bl	4119f4 <__fxstatat@plt+0xe604>
  40e9ec:	ldrb	w8, [x26, x0]
  40e9f0:	strb	w8, [x28, x25]
  40e9f4:	adds	x25, x25, #0x1
  40e9f8:	b.cc	40e9e0 <__fxstatat@plt+0xb5f0>  // b.lo, b.ul, b.last
  40e9fc:	mov	x0, x23
  40ea00:	mov	x1, x22
  40ea04:	blr	x21
  40ea08:	tbz	w0, #31, 40ea48 <__fxstatat@plt+0xb658>
  40ea0c:	ldr	w8, [x19]
  40ea10:	cmp	w8, #0x11
  40ea14:	b.ne	40ea58 <__fxstatat@plt+0xb668>  // b.any
  40ea18:	mov	w8, #0xa2f8                	// #41720
  40ea1c:	add	w27, w27, #0x1
  40ea20:	movk	w8, #0x3, lsl #16
  40ea24:	cmp	w27, w8
  40ea28:	b.ne	40e9d8 <__fxstatat@plt+0xb5e8>  // b.any
  40ea2c:	mov	x0, x24
  40ea30:	bl	411b08 <__fxstatat@plt+0xe718>
  40ea34:	mov	w25, #0xffffffff            	// #-1
  40ea38:	mov	w20, #0x11                  	// #17
  40ea3c:	b	40e97c <__fxstatat@plt+0xb58c>
  40ea40:	mov	w25, #0xffffffff            	// #-1
  40ea44:	b	40e980 <__fxstatat@plt+0xb590>
  40ea48:	ldr	w20, [sp, #4]
  40ea4c:	mov	w25, w0
  40ea50:	str	w20, [x19]
  40ea54:	b	40ea60 <__fxstatat@plt+0xb670>
  40ea58:	mov	w25, #0xffffffff            	// #-1
  40ea5c:	mov	w20, w8
  40ea60:	mov	x0, x24
  40ea64:	bl	411b08 <__fxstatat@plt+0xe718>
  40ea68:	b	40e97c <__fxstatat@plt+0xb58c>
  40ea6c:	sub	sp, sp, #0x20
  40ea70:	stp	x29, x30, [sp, #16]
  40ea74:	add	x29, sp, #0x10
  40ea78:	cmp	w3, #0x3
  40ea7c:	stur	w2, [x29, #-4]
  40ea80:	b.cs	40eaa4 <__fxstatat@plt+0xb6b4>  // b.hs, b.nlast
  40ea84:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40ea88:	add	x8, x8, #0xcf8
  40ea8c:	ldr	x3, [x8, w3, sxtw #3]
  40ea90:	sub	x2, x29, #0x4
  40ea94:	bl	40e900 <__fxstatat@plt+0xb510>
  40ea98:	ldp	x29, x30, [sp, #16]
  40ea9c:	add	sp, sp, #0x20
  40eaa0:	ret
  40eaa4:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40eaa8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40eaac:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40eab0:	add	x0, x0, #0xc8d
  40eab4:	add	x1, x1, #0xcb0
  40eab8:	add	x3, x3, #0xcbf
  40eabc:	mov	w2, #0x147                 	// #327
  40eac0:	bl	403300 <__assert_fail@plt>
  40eac4:	ldr	w8, [x1]
  40eac8:	mov	w9, #0xc2                  	// #194
  40eacc:	mov	w2, #0x180                 	// #384
  40ead0:	and	w8, w8, #0xfffffffc
  40ead4:	orr	w1, w8, w9
  40ead8:	b	402de0 <open@plt>
  40eadc:	mov	w1, #0x1c0                 	// #448
  40eae0:	b	4033a0 <mkdir@plt>
  40eae4:	sub	sp, sp, #0xa0
  40eae8:	mov	x1, x0
  40eaec:	mov	x2, sp
  40eaf0:	mov	w0, wzr
  40eaf4:	stp	x29, x30, [sp, #128]
  40eaf8:	str	x19, [sp, #144]
  40eafc:	add	x29, sp, #0x80
  40eb00:	bl	403220 <__lxstat@plt>
  40eb04:	mov	w19, w0
  40eb08:	bl	403310 <__errno_location@plt>
  40eb0c:	cbz	w19, 40eb1c <__fxstatat@plt+0xb72c>
  40eb10:	ldr	w8, [x0]
  40eb14:	cmp	w8, #0x4b
  40eb18:	b.ne	40eb24 <__fxstatat@plt+0xb734>  // b.any
  40eb1c:	mov	w8, #0x11                  	// #17
  40eb20:	str	w8, [x0]
  40eb24:	ldr	w8, [x0]
  40eb28:	ldr	x19, [sp, #144]
  40eb2c:	ldp	x29, x30, [sp, #128]
  40eb30:	cmp	w8, #0x2
  40eb34:	csetm	w0, ne  // ne = any
  40eb38:	add	sp, sp, #0xa0
  40eb3c:	ret
  40eb40:	sub	sp, sp, #0x20
  40eb44:	stp	x29, x30, [sp, #16]
  40eb48:	add	x29, sp, #0x10
  40eb4c:	cmp	w3, #0x3
  40eb50:	stur	w2, [x29, #-4]
  40eb54:	b.cs	40eb7c <__fxstatat@plt+0xb78c>  // b.hs, b.nlast
  40eb58:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40eb5c:	add	x8, x8, #0xcf8
  40eb60:	ldr	x3, [x8, w3, sxtw #3]
  40eb64:	sub	x2, x29, #0x4
  40eb68:	mov	w4, #0x6                   	// #6
  40eb6c:	bl	40e900 <__fxstatat@plt+0xb510>
  40eb70:	ldp	x29, x30, [sp, #16]
  40eb74:	add	sp, sp, #0x20
  40eb78:	ret
  40eb7c:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40eb80:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40eb84:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  40eb88:	add	x0, x0, #0xc8d
  40eb8c:	add	x1, x1, #0xcb0
  40eb90:	add	x3, x3, #0xcbf
  40eb94:	mov	w2, #0x147                 	// #327
  40eb98:	bl	403300 <__assert_fail@plt>
  40eb9c:	mov	w4, #0x6                   	// #6
  40eba0:	b	40e900 <__fxstatat@plt+0xb510>
  40eba4:	stp	x29, x30, [sp, #-48]!
  40eba8:	stp	x20, x19, [sp, #32]
  40ebac:	mov	w19, w0
  40ebb0:	cmp	w0, #0x2
  40ebb4:	stp	x22, x21, [sp, #16]
  40ebb8:	mov	x29, sp
  40ebbc:	b.hi	40ebec <__fxstatat@plt+0xb7fc>  // b.pmore
  40ebc0:	mov	w0, w19
  40ebc4:	bl	4123fc <__fxstatat@plt+0xf00c>
  40ebc8:	mov	w20, w0
  40ebcc:	bl	403310 <__errno_location@plt>
  40ebd0:	ldr	w22, [x0]
  40ebd4:	mov	x21, x0
  40ebd8:	mov	w0, w19
  40ebdc:	bl	402f60 <close@plt>
  40ebe0:	str	w22, [x21]
  40ebe4:	mov	w0, w20
  40ebe8:	b	40ebf0 <__fxstatat@plt+0xb800>
  40ebec:	mov	w0, w19
  40ebf0:	ldp	x20, x19, [sp, #32]
  40ebf4:	ldp	x22, x21, [sp, #16]
  40ebf8:	ldp	x29, x30, [sp], #48
  40ebfc:	ret
  40ec00:	mov	x8, x0
  40ec04:	mov	w4, w3
  40ec08:	mov	x3, x2
  40ec0c:	mov	w0, #0xffffff9c            	// #-100
  40ec10:	mov	x2, x1
  40ec14:	mov	x1, x8
  40ec18:	b	40ec1c <__fxstatat@plt+0xb82c>
  40ec1c:	sub	sp, sp, #0x120
  40ec20:	stp	x29, x30, [sp, #192]
  40ec24:	stp	x28, x27, [sp, #208]
  40ec28:	stp	x26, x25, [sp, #224]
  40ec2c:	stp	x24, x23, [sp, #240]
  40ec30:	stp	x22, x21, [sp, #256]
  40ec34:	stp	x20, x19, [sp, #272]
  40ec38:	ldr	x25, [x3, #88]
  40ec3c:	ldp	x26, x23, [x2, #88]
  40ec40:	ldr	w24, [x3, #96]
  40ec44:	add	x29, sp, #0xc0
  40ec48:	tbnz	w4, #0, 40ec68 <__fxstatat@plt+0xb878>
  40ec4c:	cmp	x26, x25
  40ec50:	b.lt	40ee14 <__fxstatat@plt+0xba24>  // b.tstop
  40ec54:	b.gt	40ef30 <__fxstatat@plt+0xbb40>
  40ec58:	cmp	w24, w23
  40ec5c:	cset	w8, lt  // lt = tstop
  40ec60:	csinv	w0, w8, wzr, le
  40ec64:	b	40ef34 <__fxstatat@plt+0xbb44>
  40ec68:	mov	x22, x2
  40ec6c:	mov	x19, x1
  40ec70:	mov	w20, w0
  40ec74:	cmp	x26, x25
  40ec78:	b.ne	40ec8c <__fxstatat@plt+0xb89c>  // b.any
  40ec7c:	cmp	w23, w24
  40ec80:	b.ne	40ec8c <__fxstatat@plt+0xb89c>  // b.any
  40ec84:	mov	w0, wzr
  40ec88:	b	40ef34 <__fxstatat@plt+0xbb44>
  40ec8c:	sub	x8, x25, #0x2
  40ec90:	cmp	x26, x8
  40ec94:	b.le	40ee14 <__fxstatat@plt+0xba24>
  40ec98:	sub	x8, x26, #0x2
  40ec9c:	cmp	x25, x8
  40eca0:	b.le	40ef30 <__fxstatat@plt+0xbb40>
  40eca4:	adrp	x28, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40eca8:	ldr	x21, [x28, #2784]
  40ecac:	cbnz	x21, 40ece0 <__fxstatat@plt+0xb8f0>
  40ecb0:	adrp	x2, 40f000 <__fxstatat@plt+0xbc10>
  40ecb4:	adrp	x3, 40f000 <__fxstatat@plt+0xbc10>
  40ecb8:	adrp	x4, 403000 <fread_unlocked@plt>
  40ecbc:	add	x2, x2, #0xbc
  40ecc0:	add	x3, x3, #0xcc
  40ecc4:	add	x4, x4, #0xe0
  40ecc8:	mov	w0, #0x10                  	// #16
  40eccc:	mov	x1, xzr
  40ecd0:	bl	40aa7c <__fxstatat@plt+0x768c>
  40ecd4:	mov	x21, x0
  40ecd8:	str	x0, [x28, #2784]
  40ecdc:	cbz	x0, 40ed60 <__fxstatat@plt+0xb970>
  40ece0:	adrp	x27, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40ece4:	ldr	x1, [x27, #2792]
  40ece8:	cbnz	x1, 40ed10 <__fxstatat@plt+0xb920>
  40ecec:	mov	w0, #0x10                  	// #16
  40ecf0:	bl	402db0 <malloc@plt>
  40ecf4:	str	x0, [x27, #2792]
  40ecf8:	cbz	x0, 40ed44 <__fxstatat@plt+0xb954>
  40ecfc:	mov	w8, #0x9400                	// #37888
  40ed00:	mov	x1, x0
  40ed04:	movk	w8, #0x7735, lsl #16
  40ed08:	str	w8, [x0, #8]
  40ed0c:	strb	wzr, [x0, #12]
  40ed10:	ldr	x8, [x22]
  40ed14:	mov	x0, x21
  40ed18:	str	x8, [x1]
  40ed1c:	bl	40b494 <__fxstatat@plt+0x80a4>
  40ed20:	cbz	x0, 40ed3c <__fxstatat@plt+0xb94c>
  40ed24:	ldr	x8, [x27, #2792]
  40ed28:	mov	x21, x0
  40ed2c:	cmp	x8, x0
  40ed30:	b.ne	40ed74 <__fxstatat@plt+0xb984>  // b.any
  40ed34:	str	xzr, [x27, #2792]
  40ed38:	b	40ed74 <__fxstatat@plt+0xb984>
  40ed3c:	ldr	x21, [x28, #2784]
  40ed40:	cbz	x21, 40ed60 <__fxstatat@plt+0xb970>
  40ed44:	ldr	x8, [x22]
  40ed48:	sub	x1, x29, #0x18
  40ed4c:	mov	x0, x21
  40ed50:	stur	x8, [x29, #-24]
  40ed54:	bl	40a7a4 <__fxstatat@plt+0x73b4>
  40ed58:	mov	x21, x0
  40ed5c:	cbnz	x0, 40ed74 <__fxstatat@plt+0xb984>
  40ed60:	mov	w8, #0x9400                	// #37888
  40ed64:	movk	w8, #0x7735, lsl #16
  40ed68:	sub	x21, x29, #0x18
  40ed6c:	stur	w8, [x29, #-16]
  40ed70:	sturb	wzr, [x29, #-12]
  40ed74:	ldrb	w9, [x21, #12]
  40ed78:	ldr	w8, [x21, #8]
  40ed7c:	cbnz	w9, 40edf0 <__fxstatat@plt+0xba00>
  40ed80:	ldr	x9, [x22, #80]
  40ed84:	mov	w10, #0x6667                	// #26215
  40ed88:	ldrsw	x11, [x22, #112]
  40ed8c:	movk	w10, #0x6666, lsl #16
  40ed90:	smull	x13, w23, w10
  40ed94:	lsr	x14, x13, #63
  40ed98:	asr	x13, x13, #34
  40ed9c:	add	w13, w13, w14
  40eda0:	smull	x14, w9, w10
  40eda4:	mul	x10, x11, x10
  40eda8:	lsr	x15, x14, #63
  40edac:	asr	x14, x14, #34
  40edb0:	add	w14, w14, w15
  40edb4:	lsr	x15, x10, #63
  40edb8:	asr	x10, x10, #34
  40edbc:	mov	w12, #0xa                   	// #10
  40edc0:	add	w10, w10, w15
  40edc4:	msub	w14, w14, w12, w9
  40edc8:	msub	w10, w10, w12, w11
  40edcc:	msub	w12, w13, w12, w23
  40edd0:	orr	w12, w14, w12
  40edd4:	orr	w10, w12, w10
  40edd8:	cbz	w10, 40ee1c <__fxstatat@plt+0xba2c>
  40eddc:	mov	w8, #0x1                   	// #1
  40ede0:	str	w8, [x21, #8]
  40ede4:	mov	w9, #0x1                   	// #1
  40ede8:	str	w8, [x21, #8]
  40edec:	strb	w9, [x21, #12]
  40edf0:	mov	w9, #0x9400                	// #37888
  40edf4:	movk	w9, #0x7735, lsl #16
  40edf8:	cmp	w8, w9
  40edfc:	sdiv	w9, w24, w8
  40ee00:	cset	w10, eq  // eq = none
  40ee04:	bic	x25, x25, x10
  40ee08:	mul	w24, w9, w8
  40ee0c:	cmp	x26, x25
  40ee10:	b.ge	40ec54 <__fxstatat@plt+0xb864>  // b.tcont
  40ee14:	mov	w0, #0xffffffff            	// #-1
  40ee18:	b	40ef34 <__fxstatat@plt+0xbb44>
  40ee1c:	ldr	x10, [x22, #72]
  40ee20:	cmp	w8, #0xb
  40ee24:	mov	w12, #0xa                   	// #10
  40ee28:	b.lt	40ef00 <__fxstatat@plt+0xbb10>  // b.tstop
  40ee2c:	ldr	x15, [x22, #104]
  40ee30:	orr	x18, x10, x26
  40ee34:	mov	w13, #0xca00                	// #51712
  40ee38:	mov	w14, #0x6667                	// #26215
  40ee3c:	movk	w13, #0x3b9a, lsl #16
  40ee40:	movk	w14, #0x6666, lsl #16
  40ee44:	mov	w16, w9
  40ee48:	mov	w17, w23
  40ee4c:	orr	x15, x18, x15
  40ee50:	mov	w28, #0xa                   	// #10
  40ee54:	smull	x16, w16, w14
  40ee58:	smull	x17, w17, w14
  40ee5c:	smull	x11, w11, w14
  40ee60:	lsr	x1, x16, #63
  40ee64:	asr	x16, x16, #34
  40ee68:	lsr	x18, x17, #63
  40ee6c:	asr	x17, x17, #34
  40ee70:	lsr	x0, x11, #63
  40ee74:	asr	x11, x11, #34
  40ee78:	add	w16, w16, w1
  40ee7c:	add	w17, w17, w18
  40ee80:	add	w11, w11, w0
  40ee84:	smull	x18, w16, w14
  40ee88:	smull	x0, w11, w14
  40ee8c:	lsr	x2, x18, #63
  40ee90:	asr	x18, x18, #34
  40ee94:	smull	x1, w17, w14
  40ee98:	add	w18, w18, w2
  40ee9c:	lsr	x2, x0, #63
  40eea0:	asr	x0, x0, #34
  40eea4:	add	w0, w0, w2
  40eea8:	lsr	x2, x1, #63
  40eeac:	asr	x1, x1, #34
  40eeb0:	add	w1, w1, w2
  40eeb4:	msub	w18, w18, w12, w16
  40eeb8:	msub	w0, w0, w12, w11
  40eebc:	orr	w18, w0, w18
  40eec0:	msub	w0, w1, w12, w17
  40eec4:	orr	w18, w18, w0
  40eec8:	cbnz	w18, 40eee4 <__fxstatat@plt+0xbaf4>
  40eecc:	cmp	w28, w13
  40eed0:	b.eq	40eef4 <__fxstatat@plt+0xbb04>  // b.none
  40eed4:	add	w18, w28, w28, lsl #2
  40eed8:	lsl	w28, w18, #1
  40eedc:	cmp	w28, w8
  40eee0:	b.lt	40ee54 <__fxstatat@plt+0xba64>  // b.tstop
  40eee4:	str	w28, [x21, #8]
  40eee8:	cbnz	w28, 40ef08 <__fxstatat@plt+0xbb18>
  40eeec:	mov	w8, wzr
  40eef0:	b	40ede4 <__fxstatat@plt+0xb9f4>
  40eef4:	mvn	w8, w15
  40eef8:	and	w8, w8, #0x1
  40eefc:	lsl	w12, w13, w8
  40ef00:	mov	w28, w12
  40ef04:	str	w12, [x21, #8]
  40ef08:	mov	w8, #0x9400                	// #37888
  40ef0c:	movk	w8, #0x7735, lsl #16
  40ef10:	cmp	w28, w8
  40ef14:	cset	w8, eq  // eq = none
  40ef18:	cmp	x25, x26
  40ef1c:	b.lt	40ef30 <__fxstatat@plt+0xbb40>  // b.tstop
  40ef20:	cmp	w24, w23
  40ef24:	b.gt	40ef54 <__fxstatat@plt+0xbb64>
  40ef28:	cmp	x26, x25
  40ef2c:	b.ne	40ef54 <__fxstatat@plt+0xbb64>  // b.any
  40ef30:	mov	w0, #0x1                   	// #1
  40ef34:	ldp	x20, x19, [sp, #272]
  40ef38:	ldp	x22, x21, [sp, #256]
  40ef3c:	ldp	x24, x23, [sp, #240]
  40ef40:	ldp	x26, x25, [sp, #224]
  40ef44:	ldp	x28, x27, [sp, #208]
  40ef48:	ldp	x29, x30, [sp, #192]
  40ef4c:	add	sp, sp, #0x120
  40ef50:	ret
  40ef54:	bic	x11, x25, x8
  40ef58:	cmp	x26, x11
  40ef5c:	b.lt	40ee14 <__fxstatat@plt+0xba24>  // b.tstop
  40ef60:	b.ne	40ef74 <__fxstatat@plt+0xbb84>  // b.any
  40ef64:	sdiv	w11, w24, w28
  40ef68:	mul	w11, w11, w28
  40ef6c:	cmp	w11, w23
  40ef70:	b.gt	40ee14 <__fxstatat@plt+0xba24>
  40ef74:	mov	w11, #0x8e39                	// #36409
  40ef78:	sxtw	x9, w9
  40ef7c:	movk	w11, #0x38e3, lsl #16
  40ef80:	stp	x10, x9, [x29, #-56]
  40ef84:	umull	x9, w28, w11
  40ef88:	lsr	x9, x9, #33
  40ef8c:	add	w9, w9, w23
  40ef90:	orr	x8, x26, x8
  40ef94:	sxtw	x9, w9
  40ef98:	sub	x2, x29, #0x38
  40ef9c:	mov	w3, #0x100                 	// #256
  40efa0:	mov	w0, w20
  40efa4:	mov	x1, x19
  40efa8:	stp	x8, x9, [x29, #-40]
  40efac:	bl	403170 <utimensat@plt>
  40efb0:	cbnz	w0, 40f008 <__fxstatat@plt+0xbc18>
  40efb4:	add	x3, sp, #0x8
  40efb8:	mov	w4, #0x100                 	// #256
  40efbc:	mov	w1, w20
  40efc0:	mov	x2, x19
  40efc4:	bl	4033f0 <__fxstatat@plt>
  40efc8:	ldp	x9, x11, [sp, #96]
  40efcc:	mov	w22, w0
  40efd0:	sxtw	x10, w22
  40efd4:	sxtw	x8, w23
  40efd8:	eor	x9, x9, x26
  40efdc:	orr	x9, x9, x10
  40efe0:	eor	x10, x11, x8
  40efe4:	orr	x9, x9, x10
  40efe8:	cbz	x9, 40f004 <__fxstatat@plt+0xbc14>
  40efec:	sub	x2, x29, #0x38
  40eff0:	mov	w3, #0x100                 	// #256
  40eff4:	mov	w0, w20
  40eff8:	mov	x1, x19
  40effc:	stp	x26, x8, [x29, #-40]
  40f000:	bl	403170 <utimensat@plt>
  40f004:	cbz	w22, 40f010 <__fxstatat@plt+0xbc20>
  40f008:	mov	w0, #0xfffffffe            	// #-2
  40f00c:	b	40ef34 <__fxstatat@plt+0xbb44>
  40f010:	ldr	w8, [sp, #96]
  40f014:	ldr	w10, [sp, #104]
  40f018:	mov	w11, #0xca00                	// #51712
  40f01c:	movk	w11, #0x3b9a, lsl #16
  40f020:	and	w8, w8, #0x1
  40f024:	mov	w9, #0xcccd                	// #52429
  40f028:	madd	w11, w8, w11, w10
  40f02c:	mov	w10, #0x9998                	// #39320
  40f030:	movk	w9, #0xcccc, lsl #16
  40f034:	movk	w10, #0x1999, lsl #16
  40f038:	madd	w8, w11, w9, w10
  40f03c:	ror	w8, w8, #1
  40f040:	cmp	w8, w10
  40f044:	b.ls	40f050 <__fxstatat@plt+0xbc60>  // b.plast
  40f048:	mov	w8, #0x1                   	// #1
  40f04c:	b	40ede4 <__fxstatat@plt+0xb9f4>
  40f050:	mov	w12, #0xca00                	// #51712
  40f054:	mov	w13, #0x6667                	// #26215
  40f058:	mov	w14, #0x9999                	// #39321
  40f05c:	mov	w8, #0x1                   	// #1
  40f060:	movk	w12, #0x3b9a, lsl #16
  40f064:	movk	w13, #0x6666, lsl #16
  40f068:	movk	w14, #0x1999, lsl #16
  40f06c:	cmp	w8, w12
  40f070:	b.eq	40f0a8 <__fxstatat@plt+0xbcb8>  // b.none
  40f074:	add	w8, w8, w8, lsl #2
  40f078:	lsl	w8, w8, #1
  40f07c:	cmp	w8, w28
  40f080:	b.eq	40f0b4 <__fxstatat@plt+0xbcc4>  // b.none
  40f084:	smull	x11, w11, w13
  40f088:	lsr	x15, x11, #63
  40f08c:	asr	x11, x11, #34
  40f090:	add	w11, w11, w15
  40f094:	madd	w15, w11, w9, w10
  40f098:	ror	w15, w15, #1
  40f09c:	cmp	w15, w14
  40f0a0:	b.cc	40f06c <__fxstatat@plt+0xbc7c>  // b.lo, b.ul, b.last
  40f0a4:	b	40ede4 <__fxstatat@plt+0xb9f4>
  40f0a8:	mov	w8, #0x9400                	// #37888
  40f0ac:	movk	w8, #0x7735, lsl #16
  40f0b0:	b	40ede4 <__fxstatat@plt+0xb9f4>
  40f0b4:	mov	w8, w28
  40f0b8:	b	40ede4 <__fxstatat@plt+0xb9f4>
  40f0bc:	ldr	x8, [x0]
  40f0c0:	udiv	x9, x8, x1
  40f0c4:	msub	x0, x9, x1, x8
  40f0c8:	ret
  40f0cc:	ldr	x8, [x0]
  40f0d0:	ldr	x9, [x1]
  40f0d4:	cmp	x8, x9
  40f0d8:	cset	w0, eq  // eq = none
  40f0dc:	ret
  40f0e0:	mov	w3, #0x100                 	// #256
  40f0e4:	b	403170 <utimensat@plt>
  40f0e8:	sub	sp, sp, #0x140
  40f0ec:	stp	x29, x30, [sp, #224]
  40f0f0:	add	x29, sp, #0xe0
  40f0f4:	cmp	x2, #0x0
  40f0f8:	sub	x8, x29, #0x20
  40f0fc:	stp	x22, x21, [sp, #288]
  40f100:	stp	x20, x19, [sp, #304]
  40f104:	mov	x22, x2
  40f108:	mov	x20, x1
  40f10c:	mov	w19, w0
  40f110:	csel	x21, xzr, x8, eq  // eq = none
  40f114:	str	x28, [sp, #240]
  40f118:	stp	x26, x25, [sp, #256]
  40f11c:	stp	x24, x23, [sp, #272]
  40f120:	cbz	x2, 40f180 <__fxstatat@plt+0xbd90>
  40f124:	ldr	q0, [x22]
  40f128:	mov	w9, #0xca00                	// #51712
  40f12c:	movk	w9, #0x3b9a, lsl #16
  40f130:	stur	q0, [x29, #-32]
  40f134:	ldr	q0, [x22, #16]
  40f138:	stur	q0, [x29, #-16]
  40f13c:	ldr	x10, [x21, #8]
  40f140:	cmp	x10, x9
  40f144:	and	x11, x10, #0xfffffffffffffffe
  40f148:	b.cc	40f158 <__fxstatat@plt+0xbd68>  // b.lo, b.ul, b.last
  40f14c:	mov	w8, #0x3ffffffe            	// #1073741822
  40f150:	cmp	x11, x8
  40f154:	b.ne	40f174 <__fxstatat@plt+0xbd84>  // b.any
  40f158:	ldr	x8, [x21, #24]
  40f15c:	cmp	x8, x9
  40f160:	and	x9, x8, #0xfffffffffffffffe
  40f164:	b.cc	40f18c <__fxstatat@plt+0xbd9c>  // b.lo, b.ul, b.last
  40f168:	mov	w12, #0x3ffffffe            	// #1073741822
  40f16c:	cmp	x9, x12
  40f170:	b.eq	40f18c <__fxstatat@plt+0xbd9c>  // b.none
  40f174:	bl	403310 <__errno_location@plt>
  40f178:	mov	w8, #0x16                  	// #22
  40f17c:	b	40f1f0 <__fxstatat@plt+0xbe00>
  40f180:	mov	w26, wzr
  40f184:	tbnz	w19, #31, 40f1e4 <__fxstatat@plt+0xbdf4>
  40f188:	b	40f21c <__fxstatat@plt+0xbe2c>
  40f18c:	mov	w12, #0x3ffffffe            	// #1073741822
  40f190:	cmp	x11, x12
  40f194:	b.ne	40f1b0 <__fxstatat@plt+0xbdc0>  // b.any
  40f198:	mov	w11, #0x3ffffffe            	// #1073741822
  40f19c:	cmp	x10, x11
  40f1a0:	cset	w10, eq  // eq = none
  40f1a4:	mov	w11, #0x1                   	// #1
  40f1a8:	str	xzr, [x21]
  40f1ac:	b	40f1b8 <__fxstatat@plt+0xbdc8>
  40f1b0:	mov	w11, wzr
  40f1b4:	mov	w10, wzr
  40f1b8:	mov	w12, #0x3ffffffe            	// #1073741822
  40f1bc:	cmp	x9, x12
  40f1c0:	b.ne	40f1d8 <__fxstatat@plt+0xbde8>  // b.any
  40f1c4:	mov	w9, #0x3ffffffe            	// #1073741822
  40f1c8:	cmp	x8, x9
  40f1cc:	cinc	w10, w10, eq  // eq = none
  40f1d0:	mov	w11, #0x1                   	// #1
  40f1d4:	str	xzr, [x21, #16]
  40f1d8:	cmp	w10, #0x1
  40f1dc:	cinc	w26, w11, eq  // eq = none
  40f1e0:	tbz	w19, #31, 40f21c <__fxstatat@plt+0xbe2c>
  40f1e4:	cbnz	x20, 40f21c <__fxstatat@plt+0xbe2c>
  40f1e8:	bl	403310 <__errno_location@plt>
  40f1ec:	mov	w8, #0x9                   	// #9
  40f1f0:	str	w8, [x0]
  40f1f4:	mov	w23, #0xffffffff            	// #-1
  40f1f8:	mov	w0, w23
  40f1fc:	ldp	x20, x19, [sp, #304]
  40f200:	ldp	x22, x21, [sp, #288]
  40f204:	ldp	x24, x23, [sp, #272]
  40f208:	ldp	x26, x25, [sp, #256]
  40f20c:	ldr	x28, [sp, #240]
  40f210:	ldp	x29, x30, [sp, #224]
  40f214:	add	sp, sp, #0x140
  40f218:	ret
  40f21c:	adrp	x25, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40f220:	ldr	w8, [x25, #2800]
  40f224:	add	x24, sp, #0x40
  40f228:	tbnz	w8, #31, 40f2e4 <__fxstatat@plt+0xbef4>
  40f22c:	cmp	w26, #0x2
  40f230:	b.ne	40f294 <__fxstatat@plt+0xbea4>  // b.any
  40f234:	add	x2, sp, #0x40
  40f238:	mov	w0, wzr
  40f23c:	tbnz	w19, #31, 40f250 <__fxstatat@plt+0xbe60>
  40f240:	mov	w1, w19
  40f244:	bl	403260 <__fxstat@plt>
  40f248:	cbnz	w0, 40f1f4 <__fxstatat@plt+0xbe04>
  40f24c:	b	40f25c <__fxstatat@plt+0xbe6c>
  40f250:	mov	x1, x20
  40f254:	bl	403340 <__xstat@plt>
  40f258:	cbnz	w0, 40f1f4 <__fxstatat@plt+0xbe04>
  40f25c:	ldr	x8, [x21, #8]
  40f260:	mov	w9, #0x3ffffffe            	// #1073741822
  40f264:	cmp	x8, x9
  40f268:	b.ne	40f278 <__fxstatat@plt+0xbe88>  // b.any
  40f26c:	ldur	q0, [x24, #72]
  40f270:	str	q0, [x21]
  40f274:	b	40f290 <__fxstatat@plt+0xbea0>
  40f278:	ldr	x8, [x21, #24]
  40f27c:	mov	w9, #0x3ffffffe            	// #1073741822
  40f280:	cmp	x8, x9
  40f284:	b.ne	40f290 <__fxstatat@plt+0xbea0>  // b.any
  40f288:	ldur	q0, [x24, #88]
  40f28c:	str	q0, [x21, #16]
  40f290:	mov	w26, #0x3                   	// #3
  40f294:	tbz	w19, #31, 40f2c0 <__fxstatat@plt+0xbed0>
  40f298:	mov	w0, #0xffffff9c            	// #-100
  40f29c:	mov	x1, x20
  40f2a0:	mov	x2, x21
  40f2a4:	mov	w3, wzr
  40f2a8:	bl	403170 <utimensat@plt>
  40f2ac:	cmp	w0, #0x1
  40f2b0:	b.lt	40f3b8 <__fxstatat@plt+0xbfc8>  // b.tstop
  40f2b4:	bl	403310 <__errno_location@plt>
  40f2b8:	mov	w8, #0x26                  	// #38
  40f2bc:	str	w8, [x0]
  40f2c0:	tbnz	w19, #31, 40f2e4 <__fxstatat@plt+0xbef4>
  40f2c4:	mov	w0, w19
  40f2c8:	mov	x1, x21
  40f2cc:	bl	402e10 <futimens@plt>
  40f2d0:	cmp	w0, #0x1
  40f2d4:	b.lt	40f360 <__fxstatat@plt+0xbf70>  // b.tstop
  40f2d8:	bl	403310 <__errno_location@plt>
  40f2dc:	mov	w8, #0x26                  	// #38
  40f2e0:	str	w8, [x0]
  40f2e4:	mov	w8, #0xffffffff            	// #-1
  40f2e8:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40f2ec:	str	w8, [x25, #2800]
  40f2f0:	str	w8, [x9, #2804]
  40f2f4:	cbz	w26, 40f33c <__fxstatat@plt+0xbf4c>
  40f2f8:	cmp	w26, #0x3
  40f2fc:	b.ne	40f344 <__fxstatat@plt+0xbf54>  // b.any
  40f300:	cbz	x22, 40f39c <__fxstatat@plt+0xbfac>
  40f304:	ldr	x8, [x21, #8]
  40f308:	mov	w9, #0x3fffffff            	// #1073741823
  40f30c:	cmp	x8, x9
  40f310:	b.eq	40f38c <__fxstatat@plt+0xbf9c>  // b.none
  40f314:	mov	w9, #0x3ffffffe            	// #1073741822
  40f318:	cmp	x8, x9
  40f31c:	b.ne	40f3e4 <__fxstatat@plt+0xbff4>  // b.any
  40f320:	ldr	x8, [x21, #24]
  40f324:	mov	w9, #0x3ffffffe            	// #1073741822
  40f328:	cmp	x8, x9
  40f32c:	b.eq	40f55c <__fxstatat@plt+0xc16c>  // b.none
  40f330:	ldur	q0, [x24, #72]
  40f334:	str	q0, [x21]
  40f338:	b	40f3e4 <__fxstatat@plt+0xbff4>
  40f33c:	cbnz	x22, 40f418 <__fxstatat@plt+0xc028>
  40f340:	b	40f39c <__fxstatat@plt+0xbfac>
  40f344:	add	x2, sp, #0x40
  40f348:	mov	w0, wzr
  40f34c:	tbnz	w19, #31, 40f37c <__fxstatat@plt+0xbf8c>
  40f350:	mov	w1, w19
  40f354:	bl	403260 <__fxstat@plt>
  40f358:	cbnz	w0, 40f1f4 <__fxstatat@plt+0xbe04>
  40f35c:	b	40f300 <__fxstatat@plt+0xbf10>
  40f360:	mov	w23, w0
  40f364:	cbz	w0, 40f3d0 <__fxstatat@plt+0xbfe0>
  40f368:	bl	403310 <__errno_location@plt>
  40f36c:	ldr	w8, [x0]
  40f370:	cmp	w8, #0x26
  40f374:	b.eq	40f2e4 <__fxstatat@plt+0xbef4>  // b.none
  40f378:	b	40f3d0 <__fxstatat@plt+0xbfe0>
  40f37c:	mov	x1, x20
  40f380:	bl	403340 <__xstat@plt>
  40f384:	cbnz	w0, 40f1f4 <__fxstatat@plt+0xbe04>
  40f388:	b	40f300 <__fxstatat@plt+0xbf10>
  40f38c:	ldr	x8, [x21, #24]
  40f390:	mov	w9, #0x3fffffff            	// #1073741823
  40f394:	cmp	x8, x9
  40f398:	b.ne	40f3dc <__fxstatat@plt+0xbfec>  // b.any
  40f39c:	mov	x21, xzr
  40f3a0:	tbz	w19, #31, 40f468 <__fxstatat@plt+0xc078>
  40f3a4:	mov	w0, #0xffffff9c            	// #-100
  40f3a8:	mov	x1, x20
  40f3ac:	mov	x2, x21
  40f3b0:	bl	402dc0 <futimesat@plt>
  40f3b4:	b	40f48c <__fxstatat@plt+0xc09c>
  40f3b8:	mov	w23, w0
  40f3bc:	cbz	w0, 40f3d0 <__fxstatat@plt+0xbfe0>
  40f3c0:	bl	403310 <__errno_location@plt>
  40f3c4:	ldr	w8, [x0]
  40f3c8:	cmp	w8, #0x26
  40f3cc:	b.eq	40f2c0 <__fxstatat@plt+0xbed0>  // b.none
  40f3d0:	mov	w8, #0x1                   	// #1
  40f3d4:	str	w8, [x25, #2800]
  40f3d8:	b	40f1f8 <__fxstatat@plt+0xbe08>
  40f3dc:	mov	x0, x21
  40f3e0:	bl	41163c <__fxstatat@plt+0xe24c>
  40f3e4:	ldr	x8, [x21, #24]
  40f3e8:	mov	w9, #0x3fffffff            	// #1073741823
  40f3ec:	cmp	x8, x9
  40f3f0:	b.eq	40f40c <__fxstatat@plt+0xc01c>  // b.none
  40f3f4:	mov	w9, #0x3ffffffe            	// #1073741822
  40f3f8:	cmp	x8, x9
  40f3fc:	b.ne	40f414 <__fxstatat@plt+0xc024>  // b.any
  40f400:	ldur	q0, [x24, #88]
  40f404:	str	q0, [x21, #16]
  40f408:	b	40f414 <__fxstatat@plt+0xc024>
  40f40c:	add	x0, x21, #0x10
  40f410:	bl	41163c <__fxstatat@plt+0xe24c>
  40f414:	sub	x21, x29, #0x20
  40f418:	ldr	x8, [x21]
  40f41c:	mov	x9, #0xf7cf                	// #63439
  40f420:	movk	x9, #0xe353, lsl #16
  40f424:	movk	x9, #0x9ba5, lsl #32
  40f428:	str	x8, [sp, #32]
  40f42c:	ldr	x8, [x21, #8]
  40f430:	movk	x9, #0x20c4, lsl #48
  40f434:	smulh	x8, x8, x9
  40f438:	asr	x10, x8, #7
  40f43c:	add	x8, x10, x8, lsr #63
  40f440:	str	x8, [sp, #40]
  40f444:	ldr	x8, [x21, #16]
  40f448:	str	x8, [sp, #48]
  40f44c:	ldr	x8, [x21, #24]
  40f450:	add	x21, sp, #0x20
  40f454:	smulh	x8, x8, x9
  40f458:	asr	x9, x8, #7
  40f45c:	add	x8, x9, x8, lsr #63
  40f460:	str	x8, [sp, #56]
  40f464:	tbnz	w19, #31, 40f3a4 <__fxstatat@plt+0xbfb4>
  40f468:	mov	w0, w19
  40f46c:	mov	x1, xzr
  40f470:	mov	x2, x21
  40f474:	bl	402dc0 <futimesat@plt>
  40f478:	cbz	w0, 40f494 <__fxstatat@plt+0xc0a4>
  40f47c:	cbz	x20, 40f1f4 <__fxstatat@plt+0xbe04>
  40f480:	mov	x0, x20
  40f484:	mov	x1, x21
  40f488:	bl	403250 <utimes@plt>
  40f48c:	mov	w23, w0
  40f490:	b	40f1f8 <__fxstatat@plt+0xbe08>
  40f494:	cbz	x21, 40f55c <__fxstatat@plt+0xc16c>
  40f498:	ldr	x24, [x21, #8]
  40f49c:	ldr	x20, [x21, #24]
  40f4a0:	mov	w22, #0xa11f                	// #41247
  40f4a4:	movk	w22, #0x7, lsl #16
  40f4a8:	cmp	x24, x22
  40f4ac:	b.gt	40f4b8 <__fxstatat@plt+0xc0c8>
  40f4b0:	cmp	x20, x22
  40f4b4:	b.le	40f55c <__fxstatat@plt+0xc16c>
  40f4b8:	add	x2, sp, #0x40
  40f4bc:	mov	w0, wzr
  40f4c0:	mov	w1, w19
  40f4c4:	bl	403260 <__fxstat@plt>
  40f4c8:	mov	w23, wzr
  40f4cc:	cbnz	w0, 40f1f8 <__fxstatat@plt+0xbe08>
  40f4d0:	ldr	q0, [x21]
  40f4d4:	add	x9, x21, #0x10
  40f4d8:	ldr	x10, [x21]
  40f4dc:	ldr	x8, [x21, #16]
  40f4e0:	str	q0, [sp]
  40f4e4:	ldr	q0, [x9]
  40f4e8:	ldr	x11, [sp, #136]
  40f4ec:	ldr	x9, [sp, #152]
  40f4f0:	mov	x2, xzr
  40f4f4:	cmp	x24, x22
  40f4f8:	str	q0, [sp, #16]
  40f4fc:	b.le	40f524 <__fxstatat@plt+0xc134>
  40f500:	sub	x10, x11, x10
  40f504:	cmp	x10, #0x1
  40f508:	b.ne	40f524 <__fxstatat@plt+0xc134>  // b.any
  40f50c:	ldr	x10, [sp, #144]
  40f510:	cbz	x10, 40f51c <__fxstatat@plt+0xc12c>
  40f514:	mov	x2, xzr
  40f518:	b	40f524 <__fxstatat@plt+0xc134>
  40f51c:	mov	x2, sp
  40f520:	str	xzr, [sp, #8]
  40f524:	cmp	x20, x22
  40f528:	b.le	40f540 <__fxstatat@plt+0xc150>
  40f52c:	sub	x8, x9, x8
  40f530:	cmp	x8, #0x1
  40f534:	b.ne	40f540 <__fxstatat@plt+0xc150>  // b.any
  40f538:	ldr	x8, [sp, #160]
  40f53c:	cbz	x8, 40f548 <__fxstatat@plt+0xc158>
  40f540:	cbnz	x2, 40f550 <__fxstatat@plt+0xc160>
  40f544:	b	40f55c <__fxstatat@plt+0xc16c>
  40f548:	mov	x2, sp
  40f54c:	str	xzr, [sp, #24]
  40f550:	mov	w0, w19
  40f554:	mov	x1, xzr
  40f558:	bl	402dc0 <futimesat@plt>
  40f55c:	mov	w23, wzr
  40f560:	b	40f1f8 <__fxstatat@plt+0xbe08>
  40f564:	mov	x8, x0
  40f568:	mov	w0, #0xffffffff            	// #-1
  40f56c:	mov	x2, x1
  40f570:	mov	x1, x8
  40f574:	b	40f0e8 <__fxstatat@plt+0xbcf8>
  40f578:	sub	sp, sp, #0xe0
  40f57c:	stp	x29, x30, [sp, #160]
  40f580:	add	x29, sp, #0xa0
  40f584:	cmp	x1, #0x0
  40f588:	sub	x8, x29, #0x20
  40f58c:	stp	x22, x21, [sp, #192]
  40f590:	stp	x20, x19, [sp, #208]
  40f594:	mov	x21, x1
  40f598:	mov	x19, x0
  40f59c:	csel	x20, xzr, x8, eq  // eq = none
  40f5a0:	stp	x24, x23, [sp, #176]
  40f5a4:	cbz	x1, 40f624 <__fxstatat@plt+0xc234>
  40f5a8:	ldr	q0, [x21]
  40f5ac:	mov	w9, #0xca00                	// #51712
  40f5b0:	movk	w9, #0x3b9a, lsl #16
  40f5b4:	stur	q0, [x29, #-32]
  40f5b8:	ldr	q0, [x21, #16]
  40f5bc:	stur	q0, [x29, #-16]
  40f5c0:	ldr	x10, [x20, #8]
  40f5c4:	cmp	x10, x9
  40f5c8:	and	x11, x10, #0xfffffffffffffffe
  40f5cc:	b.cc	40f5dc <__fxstatat@plt+0xc1ec>  // b.lo, b.ul, b.last
  40f5d0:	mov	w8, #0x3ffffffe            	// #1073741822
  40f5d4:	cmp	x11, x8
  40f5d8:	b.ne	40f5f8 <__fxstatat@plt+0xc208>  // b.any
  40f5dc:	ldr	x8, [x20, #24]
  40f5e0:	cmp	x8, x9
  40f5e4:	and	x9, x8, #0xfffffffffffffffe
  40f5e8:	b.cc	40f62c <__fxstatat@plt+0xc23c>  // b.lo, b.ul, b.last
  40f5ec:	mov	w12, #0x3ffffffe            	// #1073741822
  40f5f0:	cmp	x9, x12
  40f5f4:	b.eq	40f62c <__fxstatat@plt+0xc23c>  // b.none
  40f5f8:	bl	403310 <__errno_location@plt>
  40f5fc:	mov	w8, #0x16                  	// #22
  40f600:	str	w8, [x0]
  40f604:	mov	w22, #0xffffffff            	// #-1
  40f608:	mov	w0, w22
  40f60c:	ldp	x20, x19, [sp, #208]
  40f610:	ldp	x22, x21, [sp, #192]
  40f614:	ldp	x24, x23, [sp, #176]
  40f618:	ldp	x29, x30, [sp, #160]
  40f61c:	add	sp, sp, #0xe0
  40f620:	ret
  40f624:	mov	w24, wzr
  40f628:	b	40f680 <__fxstatat@plt+0xc290>
  40f62c:	mov	w12, #0x3ffffffe            	// #1073741822
  40f630:	cmp	x11, x12
  40f634:	b.ne	40f650 <__fxstatat@plt+0xc260>  // b.any
  40f638:	mov	w11, #0x3ffffffe            	// #1073741822
  40f63c:	cmp	x10, x11
  40f640:	cset	w10, eq  // eq = none
  40f644:	mov	w11, #0x1                   	// #1
  40f648:	str	xzr, [x20]
  40f64c:	b	40f658 <__fxstatat@plt+0xc268>
  40f650:	mov	w11, wzr
  40f654:	mov	w10, wzr
  40f658:	mov	w12, #0x3ffffffe            	// #1073741822
  40f65c:	cmp	x9, x12
  40f660:	b.ne	40f678 <__fxstatat@plt+0xc288>  // b.any
  40f664:	mov	w9, #0x3ffffffe            	// #1073741822
  40f668:	cmp	x8, x9
  40f66c:	cinc	w10, w10, eq  // eq = none
  40f670:	mov	w11, #0x1                   	// #1
  40f674:	str	xzr, [x20, #16]
  40f678:	cmp	w10, #0x1
  40f67c:	cinc	w24, w11, eq  // eq = none
  40f680:	adrp	x23, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40f684:	ldr	w8, [x23, #2804]
  40f688:	tbnz	w8, #31, 40f708 <__fxstatat@plt+0xc318>
  40f68c:	cmp	w24, #0x2
  40f690:	b.ne	40f6e0 <__fxstatat@plt+0xc2f0>  // b.any
  40f694:	mov	x2, sp
  40f698:	mov	w0, wzr
  40f69c:	mov	x1, x19
  40f6a0:	bl	403220 <__lxstat@plt>
  40f6a4:	cbnz	w0, 40f604 <__fxstatat@plt+0xc214>
  40f6a8:	ldr	x8, [x20, #8]
  40f6ac:	mov	w9, #0x3ffffffe            	// #1073741822
  40f6b0:	cmp	x8, x9
  40f6b4:	b.ne	40f6c4 <__fxstatat@plt+0xc2d4>  // b.any
  40f6b8:	ldur	q0, [sp, #72]
  40f6bc:	str	q0, [x20]
  40f6c0:	b	40f6dc <__fxstatat@plt+0xc2ec>
  40f6c4:	ldr	x8, [x20, #24]
  40f6c8:	mov	w9, #0x3ffffffe            	// #1073741822
  40f6cc:	cmp	x8, x9
  40f6d0:	b.ne	40f6dc <__fxstatat@plt+0xc2ec>  // b.any
  40f6d4:	ldur	q0, [sp, #88]
  40f6d8:	str	q0, [x20, #16]
  40f6dc:	mov	w24, #0x3                   	// #3
  40f6e0:	mov	w0, #0xffffff9c            	// #-100
  40f6e4:	mov	w3, #0x100                 	// #256
  40f6e8:	mov	x1, x19
  40f6ec:	mov	x2, x20
  40f6f0:	bl	403170 <utimensat@plt>
  40f6f4:	cmp	w0, #0x1
  40f6f8:	b.lt	40f780 <__fxstatat@plt+0xc390>  // b.tstop
  40f6fc:	bl	403310 <__errno_location@plt>
  40f700:	mov	w8, #0x26                  	// #38
  40f704:	str	w8, [x0]
  40f708:	mov	w8, #0xffffffff            	// #-1
  40f70c:	str	w8, [x23, #2804]
  40f710:	cbz	w24, 40f768 <__fxstatat@plt+0xc378>
  40f714:	cmp	w24, #0x3
  40f718:	b.eq	40f730 <__fxstatat@plt+0xc340>  // b.none
  40f71c:	mov	x2, sp
  40f720:	mov	w0, wzr
  40f724:	mov	x1, x19
  40f728:	bl	403220 <__lxstat@plt>
  40f72c:	cbnz	w0, 40f604 <__fxstatat@plt+0xc214>
  40f730:	cbz	x21, 40f7bc <__fxstatat@plt+0xc3cc>
  40f734:	ldr	x8, [x20, #8]
  40f738:	mov	w9, #0x3fffffff            	// #1073741823
  40f73c:	cmp	x8, x9
  40f740:	b.eq	40f7ac <__fxstatat@plt+0xc3bc>  // b.none
  40f744:	mov	w9, #0x3ffffffe            	// #1073741822
  40f748:	cmp	x8, x9
  40f74c:	b.ne	40f7d8 <__fxstatat@plt+0xc3e8>  // b.any
  40f750:	ldr	x8, [x20, #24]
  40f754:	mov	w9, #0x3ffffffe            	// #1073741822
  40f758:	cmp	x8, x9
  40f75c:	b.ne	40f7c4 <__fxstatat@plt+0xc3d4>  // b.any
  40f760:	mov	w22, wzr
  40f764:	b	40f608 <__fxstatat@plt+0xc218>
  40f768:	mov	x2, sp
  40f76c:	mov	w0, wzr
  40f770:	mov	x1, x19
  40f774:	bl	403220 <__lxstat@plt>
  40f778:	cbnz	w0, 40f604 <__fxstatat@plt+0xc214>
  40f77c:	b	40f80c <__fxstatat@plt+0xc41c>
  40f780:	mov	w22, w0
  40f784:	cbz	w0, 40f798 <__fxstatat@plt+0xc3a8>
  40f788:	bl	403310 <__errno_location@plt>
  40f78c:	ldr	w8, [x0]
  40f790:	cmp	w8, #0x26
  40f794:	b.eq	40f708 <__fxstatat@plt+0xc318>  // b.none
  40f798:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  40f79c:	mov	w9, #0x1                   	// #1
  40f7a0:	str	w9, [x8, #2800]
  40f7a4:	str	w9, [x23, #2804]
  40f7a8:	b	40f608 <__fxstatat@plt+0xc218>
  40f7ac:	ldr	x8, [x20, #24]
  40f7b0:	mov	w9, #0x3fffffff            	// #1073741823
  40f7b4:	cmp	x8, x9
  40f7b8:	b.ne	40f7d0 <__fxstatat@plt+0xc3e0>  // b.any
  40f7bc:	mov	x20, xzr
  40f7c0:	b	40f80c <__fxstatat@plt+0xc41c>
  40f7c4:	ldur	q0, [sp, #72]
  40f7c8:	str	q0, [x20]
  40f7cc:	b	40f7d8 <__fxstatat@plt+0xc3e8>
  40f7d0:	mov	x0, x20
  40f7d4:	bl	41163c <__fxstatat@plt+0xe24c>
  40f7d8:	ldr	x8, [x20, #24]
  40f7dc:	mov	w9, #0x3fffffff            	// #1073741823
  40f7e0:	cmp	x8, x9
  40f7e4:	b.eq	40f800 <__fxstatat@plt+0xc410>  // b.none
  40f7e8:	mov	w9, #0x3ffffffe            	// #1073741822
  40f7ec:	cmp	x8, x9
  40f7f0:	b.ne	40f808 <__fxstatat@plt+0xc418>  // b.any
  40f7f4:	ldur	q0, [sp, #88]
  40f7f8:	str	q0, [x20, #16]
  40f7fc:	b	40f808 <__fxstatat@plt+0xc418>
  40f800:	add	x0, x20, #0x10
  40f804:	bl	41163c <__fxstatat@plt+0xe24c>
  40f808:	sub	x20, x29, #0x20
  40f80c:	ldr	w8, [sp, #16]
  40f810:	and	w8, w8, #0xf000
  40f814:	cmp	w8, #0xa, lsl #12
  40f818:	b.ne	40f828 <__fxstatat@plt+0xc438>  // b.any
  40f81c:	bl	403310 <__errno_location@plt>
  40f820:	mov	w8, #0x26                  	// #38
  40f824:	b	40f600 <__fxstatat@plt+0xc210>
  40f828:	mov	w0, #0xffffffff            	// #-1
  40f82c:	mov	x1, x19
  40f830:	mov	x2, x20
  40f834:	bl	40f0e8 <__fxstatat@plt+0xbcf8>
  40f838:	mov	w22, w0
  40f83c:	b	40f608 <__fxstatat@plt+0xc218>
  40f840:	sub	sp, sp, #0x30
  40f844:	stp	x29, x30, [sp, #32]
  40f848:	ldp	q1, q0, [x3]
  40f84c:	mov	x4, x2
  40f850:	mov	x5, sp
  40f854:	mov	x2, xzr
  40f858:	mov	w3, wzr
  40f85c:	add	x29, sp, #0x20
  40f860:	stp	q1, q0, [sp]
  40f864:	bl	40f874 <__fxstatat@plt+0xc484>
  40f868:	ldp	x29, x30, [sp, #32]
  40f86c:	add	sp, sp, #0x30
  40f870:	ret
  40f874:	sub	sp, sp, #0x60
  40f878:	stp	x29, x30, [sp, #32]
  40f87c:	str	x23, [sp, #48]
  40f880:	stp	x22, x21, [sp, #64]
  40f884:	stp	x20, x19, [sp, #80]
  40f888:	ldp	q1, q0, [x5]
  40f88c:	mov	w20, w1
  40f890:	mov	w23, w0
  40f894:	mov	x1, sp
  40f898:	mov	x0, x4
  40f89c:	add	x29, sp, #0x20
  40f8a0:	mov	w21, w3
  40f8a4:	mov	x22, x2
  40f8a8:	stp	q1, q0, [sp]
  40f8ac:	bl	4107ac <__fxstatat@plt+0xd3bc>
  40f8b0:	cbz	x0, 40f918 <__fxstatat@plt+0xc528>
  40f8b4:	mov	x19, x0
  40f8b8:	cbz	x22, 40f8e0 <__fxstatat@plt+0xc4f0>
  40f8bc:	adrp	x4, 414000 <__fxstatat@plt+0x10c10>
  40f8c0:	add	x4, x4, #0x213
  40f8c4:	mov	w0, w23
  40f8c8:	mov	w1, w20
  40f8cc:	mov	x2, x22
  40f8d0:	mov	w3, w21
  40f8d4:	mov	x5, x19
  40f8d8:	bl	4033b0 <error_at_line@plt>
  40f8dc:	b	40f8f8 <__fxstatat@plt+0xc508>
  40f8e0:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40f8e4:	add	x2, x2, #0x213
  40f8e8:	mov	w0, w23
  40f8ec:	mov	w1, w20
  40f8f0:	mov	x3, x19
  40f8f4:	bl	402bc0 <error@plt>
  40f8f8:	mov	x0, x19
  40f8fc:	bl	4030e0 <free@plt>
  40f900:	ldp	x20, x19, [sp, #80]
  40f904:	ldp	x22, x21, [sp, #64]
  40f908:	ldr	x23, [sp, #48]
  40f90c:	ldp	x29, x30, [sp, #32]
  40f910:	add	sp, sp, #0x60
  40f914:	ret
  40f918:	bl	403310 <__errno_location@plt>
  40f91c:	ldr	w19, [x0]
  40f920:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40f924:	add	x1, x1, #0xd10
  40f928:	mov	w2, #0x5                   	// #5
  40f92c:	mov	x0, xzr
  40f930:	bl	403270 <dcgettext@plt>
  40f934:	mov	x2, x0
  40f938:	mov	w0, wzr
  40f93c:	mov	w1, w19
  40f940:	bl	402bc0 <error@plt>
  40f944:	bl	402fb0 <abort@plt>
  40f948:	sub	sp, sp, #0x50
  40f94c:	str	x21, [sp, #48]
  40f950:	stp	x20, x19, [sp, #64]
  40f954:	mov	x21, x5
  40f958:	mov	x20, x4
  40f95c:	mov	x5, x3
  40f960:	mov	x4, x2
  40f964:	mov	x19, x0
  40f968:	stp	x29, x30, [sp, #32]
  40f96c:	add	x29, sp, #0x20
  40f970:	cbz	x1, 40f990 <__fxstatat@plt+0xc5a0>
  40f974:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40f978:	mov	x3, x1
  40f97c:	add	x2, x2, #0xd3a
  40f980:	mov	w1, #0x1                   	// #1
  40f984:	mov	x0, x19
  40f988:	bl	403050 <__fprintf_chk@plt>
  40f98c:	b	40f9ac <__fxstatat@plt+0xc5bc>
  40f990:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40f994:	add	x2, x2, #0xd46
  40f998:	mov	w1, #0x1                   	// #1
  40f99c:	mov	x0, x19
  40f9a0:	mov	x3, x4
  40f9a4:	mov	x4, x5
  40f9a8:	bl	403050 <__fprintf_chk@plt>
  40f9ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40f9b0:	add	x1, x1, #0xd4d
  40f9b4:	mov	w2, #0x5                   	// #5
  40f9b8:	mov	x0, xzr
  40f9bc:	bl	403270 <dcgettext@plt>
  40f9c0:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40f9c4:	mov	x3, x0
  40f9c8:	add	x2, x2, #0x18
  40f9cc:	mov	w1, #0x1                   	// #1
  40f9d0:	mov	w4, #0x7e3                 	// #2019
  40f9d4:	mov	x0, x19
  40f9d8:	bl	403050 <__fprintf_chk@plt>
  40f9dc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40f9e0:	add	x1, x1, #0xd51
  40f9e4:	mov	w2, #0x5                   	// #5
  40f9e8:	mov	x0, xzr
  40f9ec:	bl	403270 <dcgettext@plt>
  40f9f0:	mov	x1, x19
  40f9f4:	bl	403280 <fputs_unlocked@plt>
  40f9f8:	cmp	x21, #0x9
  40f9fc:	b.hi	40fa50 <__fxstatat@plt+0xc660>  // b.pmore
  40fa00:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  40fa04:	add	x8, x8, #0xd30
  40fa08:	adr	x9, 40fa18 <__fxstatat@plt+0xc628>
  40fa0c:	ldrb	w10, [x8, x21]
  40fa10:	add	x9, x9, x10, lsl #2
  40fa14:	br	x9
  40fa18:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fa1c:	add	x1, x1, #0xe1d
  40fa20:	mov	w2, #0x5                   	// #5
  40fa24:	mov	x0, xzr
  40fa28:	bl	403270 <dcgettext@plt>
  40fa2c:	ldr	x3, [x20]
  40fa30:	mov	x2, x0
  40fa34:	mov	x0, x19
  40fa38:	ldp	x20, x19, [sp, #64]
  40fa3c:	ldr	x21, [sp, #48]
  40fa40:	ldp	x29, x30, [sp, #32]
  40fa44:	mov	w1, #0x1                   	// #1
  40fa48:	add	sp, sp, #0x50
  40fa4c:	b	403050 <__fprintf_chk@plt>
  40fa50:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fa54:	add	x1, x1, #0xf5c
  40fa58:	b	40fbb4 <__fxstatat@plt+0xc7c4>
  40fa5c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fa60:	add	x1, x1, #0xe2d
  40fa64:	mov	w2, #0x5                   	// #5
  40fa68:	mov	x0, xzr
  40fa6c:	bl	403270 <dcgettext@plt>
  40fa70:	ldp	x3, x4, [x20]
  40fa74:	mov	x2, x0
  40fa78:	mov	x0, x19
  40fa7c:	ldp	x20, x19, [sp, #64]
  40fa80:	ldr	x21, [sp, #48]
  40fa84:	ldp	x29, x30, [sp, #32]
  40fa88:	mov	w1, #0x1                   	// #1
  40fa8c:	add	sp, sp, #0x50
  40fa90:	b	403050 <__fprintf_chk@plt>
  40fa94:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fa98:	add	x1, x1, #0xe44
  40fa9c:	mov	w2, #0x5                   	// #5
  40faa0:	mov	x0, xzr
  40faa4:	bl	403270 <dcgettext@plt>
  40faa8:	ldp	x3, x4, [x20]
  40faac:	ldr	x5, [x20, #16]
  40fab0:	mov	x2, x0
  40fab4:	mov	x0, x19
  40fab8:	ldp	x20, x19, [sp, #64]
  40fabc:	ldr	x21, [sp, #48]
  40fac0:	ldp	x29, x30, [sp, #32]
  40fac4:	mov	w1, #0x1                   	// #1
  40fac8:	add	sp, sp, #0x50
  40facc:	b	403050 <__fprintf_chk@plt>
  40fad0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fad4:	add	x1, x1, #0xe60
  40fad8:	mov	w2, #0x5                   	// #5
  40fadc:	mov	x0, xzr
  40fae0:	bl	403270 <dcgettext@plt>
  40fae4:	ldp	x3, x4, [x20]
  40fae8:	ldp	x5, x6, [x20, #16]
  40faec:	mov	x2, x0
  40faf0:	mov	x0, x19
  40faf4:	ldp	x20, x19, [sp, #64]
  40faf8:	ldr	x21, [sp, #48]
  40fafc:	ldp	x29, x30, [sp, #32]
  40fb00:	mov	w1, #0x1                   	// #1
  40fb04:	add	sp, sp, #0x50
  40fb08:	b	403050 <__fprintf_chk@plt>
  40fb0c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fb10:	add	x1, x1, #0xe80
  40fb14:	mov	w2, #0x5                   	// #5
  40fb18:	mov	x0, xzr
  40fb1c:	bl	403270 <dcgettext@plt>
  40fb20:	ldp	x3, x4, [x20]
  40fb24:	ldp	x5, x6, [x20, #16]
  40fb28:	ldr	x7, [x20, #32]
  40fb2c:	mov	x2, x0
  40fb30:	mov	x0, x19
  40fb34:	ldp	x20, x19, [sp, #64]
  40fb38:	ldr	x21, [sp, #48]
  40fb3c:	ldp	x29, x30, [sp, #32]
  40fb40:	mov	w1, #0x1                   	// #1
  40fb44:	add	sp, sp, #0x50
  40fb48:	b	403050 <__fprintf_chk@plt>
  40fb4c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fb50:	add	x1, x1, #0xea4
  40fb54:	mov	w2, #0x5                   	// #5
  40fb58:	mov	x0, xzr
  40fb5c:	bl	403270 <dcgettext@plt>
  40fb60:	ldp	x3, x4, [x20]
  40fb64:	ldp	x5, x6, [x20, #16]
  40fb68:	ldp	x7, x8, [x20, #32]
  40fb6c:	mov	x2, x0
  40fb70:	b	40fba0 <__fxstatat@plt+0xc7b0>
  40fb74:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fb78:	add	x1, x1, #0xecc
  40fb7c:	mov	w2, #0x5                   	// #5
  40fb80:	mov	x0, xzr
  40fb84:	bl	403270 <dcgettext@plt>
  40fb88:	ldr	x9, [x20, #48]
  40fb8c:	ldp	x3, x4, [x20]
  40fb90:	ldp	x5, x6, [x20, #16]
  40fb94:	ldp	x7, x8, [x20, #32]
  40fb98:	mov	x2, x0
  40fb9c:	str	x9, [sp, #8]
  40fba0:	mov	w1, #0x1                   	// #1
  40fba4:	str	x8, [sp]
  40fba8:	b	40fc18 <__fxstatat@plt+0xc828>
  40fbac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fbb0:	add	x1, x1, #0xf28
  40fbb4:	mov	w2, #0x5                   	// #5
  40fbb8:	mov	x0, xzr
  40fbbc:	bl	403270 <dcgettext@plt>
  40fbc0:	ldp	x8, x9, [x20, #56]
  40fbc4:	ldp	x3, x4, [x20]
  40fbc8:	ldp	x5, x6, [x20, #16]
  40fbcc:	ldr	x7, [x20, #32]
  40fbd0:	ldur	q0, [x20, #40]
  40fbd4:	mov	x2, x0
  40fbd8:	str	x9, [sp, #24]
  40fbdc:	b	40fc0c <__fxstatat@plt+0xc81c>
  40fbe0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40fbe4:	add	x1, x1, #0xef8
  40fbe8:	mov	w2, #0x5                   	// #5
  40fbec:	mov	x0, xzr
  40fbf0:	bl	403270 <dcgettext@plt>
  40fbf4:	ldp	x3, x4, [x20]
  40fbf8:	ldp	x5, x6, [x20, #16]
  40fbfc:	ldr	x7, [x20, #32]
  40fc00:	ldur	q0, [x20, #40]
  40fc04:	ldr	x8, [x20, #56]
  40fc08:	mov	x2, x0
  40fc0c:	str	x8, [sp, #16]
  40fc10:	mov	w1, #0x1                   	// #1
  40fc14:	str	q0, [sp]
  40fc18:	mov	x0, x19
  40fc1c:	bl	403050 <__fprintf_chk@plt>
  40fc20:	ldp	x20, x19, [sp, #64]
  40fc24:	ldr	x21, [sp, #48]
  40fc28:	ldp	x29, x30, [sp, #32]
  40fc2c:	add	sp, sp, #0x50
  40fc30:	ret
  40fc34:	mov	x8, xzr
  40fc38:	ldr	x9, [x4, x8, lsl #3]
  40fc3c:	add	x8, x8, #0x1
  40fc40:	cbnz	x9, 40fc38 <__fxstatat@plt+0xc848>
  40fc44:	sub	x5, x8, #0x1
  40fc48:	b	40f948 <__fxstatat@plt+0xc558>
  40fc4c:	sub	sp, sp, #0x60
  40fc50:	stp	x29, x30, [sp, #80]
  40fc54:	ldr	w9, [x4, #24]
  40fc58:	add	x29, sp, #0x50
  40fc5c:	mov	w8, w9
  40fc60:	tbz	w9, #31, 40fc84 <__fxstatat@plt+0xc894>
  40fc64:	add	w8, w9, #0x8
  40fc68:	cmn	w9, #0x8
  40fc6c:	str	w8, [x4, #24]
  40fc70:	b.gt	40fc84 <__fxstatat@plt+0xc894>
  40fc74:	ldr	x10, [x4, #8]
  40fc78:	sxtw	x9, w9
  40fc7c:	add	x9, x10, x9
  40fc80:	b	40fc90 <__fxstatat@plt+0xc8a0>
  40fc84:	ldr	x9, [x4]
  40fc88:	add	x10, x9, #0x8
  40fc8c:	str	x10, [x4]
  40fc90:	ldr	x9, [x9]
  40fc94:	str	x9, [sp]
  40fc98:	cbz	x9, 40fca8 <__fxstatat@plt+0xc8b8>
  40fc9c:	tbnz	w8, #31, 40fcb0 <__fxstatat@plt+0xc8c0>
  40fca0:	mov	w9, w8
  40fca4:	b	40fccc <__fxstatat@plt+0xc8dc>
  40fca8:	mov	x5, xzr
  40fcac:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fcb0:	add	w9, w8, #0x8
  40fcb4:	cmn	w8, #0x8
  40fcb8:	str	w9, [x4, #24]
  40fcbc:	b.gt	40fccc <__fxstatat@plt+0xc8dc>
  40fcc0:	ldr	x10, [x4, #8]
  40fcc4:	add	x8, x10, w8, sxtw
  40fcc8:	b	40fcd8 <__fxstatat@plt+0xc8e8>
  40fccc:	ldr	x8, [x4]
  40fcd0:	add	x10, x8, #0x8
  40fcd4:	str	x10, [x4]
  40fcd8:	ldr	x8, [x8]
  40fcdc:	str	x8, [sp, #8]
  40fce0:	cbz	x8, 40fcf0 <__fxstatat@plt+0xc900>
  40fce4:	tbnz	w9, #31, 40fcf8 <__fxstatat@plt+0xc908>
  40fce8:	mov	w8, w9
  40fcec:	b	40fd14 <__fxstatat@plt+0xc924>
  40fcf0:	mov	w5, #0x1                   	// #1
  40fcf4:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fcf8:	add	w8, w9, #0x8
  40fcfc:	cmn	w9, #0x8
  40fd00:	str	w8, [x4, #24]
  40fd04:	b.gt	40fd14 <__fxstatat@plt+0xc924>
  40fd08:	ldr	x10, [x4, #8]
  40fd0c:	add	x9, x10, w9, sxtw
  40fd10:	b	40fd20 <__fxstatat@plt+0xc930>
  40fd14:	ldr	x9, [x4]
  40fd18:	add	x10, x9, #0x8
  40fd1c:	str	x10, [x4]
  40fd20:	ldr	x9, [x9]
  40fd24:	str	x9, [sp, #16]
  40fd28:	cbz	x9, 40fd38 <__fxstatat@plt+0xc948>
  40fd2c:	tbnz	w8, #31, 40fd40 <__fxstatat@plt+0xc950>
  40fd30:	mov	w9, w8
  40fd34:	b	40fd5c <__fxstatat@plt+0xc96c>
  40fd38:	mov	w5, #0x2                   	// #2
  40fd3c:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fd40:	add	w9, w8, #0x8
  40fd44:	cmn	w8, #0x8
  40fd48:	str	w9, [x4, #24]
  40fd4c:	b.gt	40fd5c <__fxstatat@plt+0xc96c>
  40fd50:	ldr	x10, [x4, #8]
  40fd54:	add	x8, x10, w8, sxtw
  40fd58:	b	40fd68 <__fxstatat@plt+0xc978>
  40fd5c:	ldr	x8, [x4]
  40fd60:	add	x10, x8, #0x8
  40fd64:	str	x10, [x4]
  40fd68:	ldr	x8, [x8]
  40fd6c:	str	x8, [sp, #24]
  40fd70:	cbz	x8, 40fd80 <__fxstatat@plt+0xc990>
  40fd74:	tbnz	w9, #31, 40fd88 <__fxstatat@plt+0xc998>
  40fd78:	mov	w8, w9
  40fd7c:	b	40fda4 <__fxstatat@plt+0xc9b4>
  40fd80:	mov	w5, #0x3                   	// #3
  40fd84:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fd88:	add	w8, w9, #0x8
  40fd8c:	cmn	w9, #0x8
  40fd90:	str	w8, [x4, #24]
  40fd94:	b.gt	40fda4 <__fxstatat@plt+0xc9b4>
  40fd98:	ldr	x10, [x4, #8]
  40fd9c:	add	x9, x10, w9, sxtw
  40fda0:	b	40fdb0 <__fxstatat@plt+0xc9c0>
  40fda4:	ldr	x9, [x4]
  40fda8:	add	x10, x9, #0x8
  40fdac:	str	x10, [x4]
  40fdb0:	ldr	x9, [x9]
  40fdb4:	str	x9, [sp, #32]
  40fdb8:	cbz	x9, 40fdc8 <__fxstatat@plt+0xc9d8>
  40fdbc:	tbnz	w8, #31, 40fdd0 <__fxstatat@plt+0xc9e0>
  40fdc0:	mov	w9, w8
  40fdc4:	b	40fdec <__fxstatat@plt+0xc9fc>
  40fdc8:	mov	w5, #0x4                   	// #4
  40fdcc:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fdd0:	add	w9, w8, #0x8
  40fdd4:	cmn	w8, #0x8
  40fdd8:	str	w9, [x4, #24]
  40fddc:	b.gt	40fdec <__fxstatat@plt+0xc9fc>
  40fde0:	ldr	x10, [x4, #8]
  40fde4:	add	x8, x10, w8, sxtw
  40fde8:	b	40fdf8 <__fxstatat@plt+0xca08>
  40fdec:	ldr	x8, [x4]
  40fdf0:	add	x10, x8, #0x8
  40fdf4:	str	x10, [x4]
  40fdf8:	ldr	x8, [x8]
  40fdfc:	str	x8, [sp, #40]
  40fe00:	cbz	x8, 40fe10 <__fxstatat@plt+0xca20>
  40fe04:	tbnz	w9, #31, 40fe18 <__fxstatat@plt+0xca28>
  40fe08:	mov	w8, w9
  40fe0c:	b	40fe34 <__fxstatat@plt+0xca44>
  40fe10:	mov	w5, #0x5                   	// #5
  40fe14:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fe18:	add	w8, w9, #0x8
  40fe1c:	cmn	w9, #0x8
  40fe20:	str	w8, [x4, #24]
  40fe24:	b.gt	40fe34 <__fxstatat@plt+0xca44>
  40fe28:	ldr	x10, [x4, #8]
  40fe2c:	add	x9, x10, w9, sxtw
  40fe30:	b	40fe40 <__fxstatat@plt+0xca50>
  40fe34:	ldr	x9, [x4]
  40fe38:	add	x10, x9, #0x8
  40fe3c:	str	x10, [x4]
  40fe40:	ldr	x9, [x9]
  40fe44:	str	x9, [sp, #48]
  40fe48:	cbz	x9, 40fe58 <__fxstatat@plt+0xca68>
  40fe4c:	tbnz	w8, #31, 40fe60 <__fxstatat@plt+0xca70>
  40fe50:	mov	w9, w8
  40fe54:	b	40fe7c <__fxstatat@plt+0xca8c>
  40fe58:	mov	w5, #0x6                   	// #6
  40fe5c:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fe60:	add	w9, w8, #0x8
  40fe64:	cmn	w8, #0x8
  40fe68:	str	w9, [x4, #24]
  40fe6c:	b.gt	40fe7c <__fxstatat@plt+0xca8c>
  40fe70:	ldr	x10, [x4, #8]
  40fe74:	add	x8, x10, w8, sxtw
  40fe78:	b	40fe88 <__fxstatat@plt+0xca98>
  40fe7c:	ldr	x8, [x4]
  40fe80:	add	x10, x8, #0x8
  40fe84:	str	x10, [x4]
  40fe88:	ldr	x8, [x8]
  40fe8c:	str	x8, [sp, #56]
  40fe90:	cbz	x8, 40fea0 <__fxstatat@plt+0xcab0>
  40fe94:	tbnz	w9, #31, 40fea8 <__fxstatat@plt+0xcab8>
  40fe98:	mov	w8, w9
  40fe9c:	b	40fec4 <__fxstatat@plt+0xcad4>
  40fea0:	mov	w5, #0x7                   	// #7
  40fea4:	b	40ff24 <__fxstatat@plt+0xcb34>
  40fea8:	add	w8, w9, #0x8
  40feac:	cmn	w9, #0x8
  40feb0:	str	w8, [x4, #24]
  40feb4:	b.gt	40fec4 <__fxstatat@plt+0xcad4>
  40feb8:	ldr	x10, [x4, #8]
  40febc:	add	x9, x10, w9, sxtw
  40fec0:	b	40fed0 <__fxstatat@plt+0xcae0>
  40fec4:	ldr	x9, [x4]
  40fec8:	add	x10, x9, #0x8
  40fecc:	str	x10, [x4]
  40fed0:	ldr	x9, [x9]
  40fed4:	str	x9, [sp, #64]
  40fed8:	cbz	x9, 40ff20 <__fxstatat@plt+0xcb30>
  40fedc:	tbz	w8, #31, 40fefc <__fxstatat@plt+0xcb0c>
  40fee0:	add	w9, w8, #0x8
  40fee4:	cmn	w8, #0x8
  40fee8:	str	w9, [x4, #24]
  40feec:	b.gt	40fefc <__fxstatat@plt+0xcb0c>
  40fef0:	ldr	x9, [x4, #8]
  40fef4:	add	x8, x9, w8, sxtw
  40fef8:	b	40ff08 <__fxstatat@plt+0xcb18>
  40fefc:	ldr	x8, [x4]
  40ff00:	add	x9, x8, #0x8
  40ff04:	str	x9, [x4]
  40ff08:	ldr	x8, [x8]
  40ff0c:	str	x8, [sp, #72]
  40ff10:	cmp	x8, #0x0
  40ff14:	mov	w8, #0x9                   	// #9
  40ff18:	cinc	x5, x8, ne  // ne = any
  40ff1c:	b	40ff24 <__fxstatat@plt+0xcb34>
  40ff20:	mov	w5, #0x8                   	// #8
  40ff24:	mov	x4, sp
  40ff28:	bl	40f948 <__fxstatat@plt+0xc558>
  40ff2c:	ldp	x29, x30, [sp, #80]
  40ff30:	add	sp, sp, #0x60
  40ff34:	ret
  40ff38:	sub	sp, sp, #0xf0
  40ff3c:	stp	x29, x30, [sp, #224]
  40ff40:	add	x29, sp, #0xe0
  40ff44:	mov	x8, #0xffffffffffffffe0    	// #-32
  40ff48:	mov	x9, sp
  40ff4c:	sub	x10, x29, #0x60
  40ff50:	movk	x8, #0xff80, lsl #32
  40ff54:	add	x11, x29, #0x10
  40ff58:	add	x9, x9, #0x80
  40ff5c:	add	x10, x10, #0x20
  40ff60:	stp	x9, x8, [x29, #-16]
  40ff64:	stp	x11, x10, [x29, #-32]
  40ff68:	stp	x4, x5, [x29, #-96]
  40ff6c:	stp	x6, x7, [x29, #-80]
  40ff70:	stp	q0, q1, [sp]
  40ff74:	ldp	q0, q1, [x29, #-32]
  40ff78:	sub	x4, x29, #0x40
  40ff7c:	stp	q2, q3, [sp, #32]
  40ff80:	stp	q4, q5, [sp, #64]
  40ff84:	stp	q6, q7, [sp, #96]
  40ff88:	stp	q0, q1, [x29, #-64]
  40ff8c:	bl	40fc4c <__fxstatat@plt+0xc85c>
  40ff90:	ldp	x29, x30, [sp, #224]
  40ff94:	add	sp, sp, #0xf0
  40ff98:	ret
  40ff9c:	stp	x29, x30, [sp, #-16]!
  40ffa0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40ffa4:	add	x1, x1, #0xf98
  40ffa8:	mov	w2, #0x5                   	// #5
  40ffac:	mov	x0, xzr
  40ffb0:	mov	x29, sp
  40ffb4:	bl	403270 <dcgettext@plt>
  40ffb8:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40ffbc:	mov	x1, x0
  40ffc0:	add	x2, x2, #0xfad
  40ffc4:	mov	w0, #0x1                   	// #1
  40ffc8:	bl	402e50 <__printf_chk@plt>
  40ffcc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40ffd0:	add	x1, x1, #0xfc3
  40ffd4:	mov	w2, #0x5                   	// #5
  40ffd8:	mov	x0, xzr
  40ffdc:	bl	403270 <dcgettext@plt>
  40ffe0:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  40ffe4:	adrp	x3, 413000 <__fxstatat@plt+0xfc10>
  40ffe8:	mov	x1, x0
  40ffec:	add	x2, x2, #0x73e
  40fff0:	add	x3, x3, #0xc7b
  40fff4:	mov	w0, #0x1                   	// #1
  40fff8:	bl	402e50 <__printf_chk@plt>
  40fffc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  410000:	add	x1, x1, #0xfd7
  410004:	mov	w2, #0x5                   	// #5
  410008:	mov	x0, xzr
  41000c:	bl	403270 <dcgettext@plt>
  410010:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  410014:	ldr	x1, [x8, #1304]
  410018:	ldp	x29, x30, [sp], #16
  41001c:	b	403280 <fputs_unlocked@plt>
  410020:	stp	x29, x30, [sp, #-32]!
  410024:	str	x19, [sp, #16]
  410028:	adrp	x19, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  41002c:	ldrb	w8, [x19, #2808]
  410030:	mov	x29, sp
  410034:	cmp	w8, #0x1
  410038:	b.ne	410048 <__fxstatat@plt+0xcc58>  // b.any
  41003c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  410040:	ldrb	w8, [x8, #2812]
  410044:	b	410064 <__fxstatat@plt+0xcc74>
  410048:	bl	402c00 <geteuid@plt>
  41004c:	cmp	w0, #0x0
  410050:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  410054:	mov	w10, #0x1                   	// #1
  410058:	cset	w8, eq  // eq = none
  41005c:	strb	w8, [x9, #2812]
  410060:	strb	w10, [x19, #2808]
  410064:	ldr	x19, [sp, #16]
  410068:	cmp	w8, #0x0
  41006c:	cset	w0, ne  // ne = any
  410070:	ldp	x29, x30, [sp], #32
  410074:	ret
  410078:	stp	x29, x30, [sp, #-32]!
  41007c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410080:	udiv	x8, x8, x1
  410084:	cmp	x8, x0
  410088:	str	x19, [sp, #16]
  41008c:	mov	x29, sp
  410090:	b.cc	4100b4 <__fxstatat@plt+0xccc4>  // b.lo, b.ul, b.last
  410094:	mul	x19, x1, x0
  410098:	mov	x0, x19
  41009c:	bl	402db0 <malloc@plt>
  4100a0:	cbz	x19, 4100a8 <__fxstatat@plt+0xccb8>
  4100a4:	cbz	x0, 4100b4 <__fxstatat@plt+0xccc4>
  4100a8:	ldr	x19, [sp, #16]
  4100ac:	ldp	x29, x30, [sp], #32
  4100b0:	ret
  4100b4:	bl	4103cc <__fxstatat@plt+0xcfdc>
  4100b8:	stp	x29, x30, [sp, #-32]!
  4100bc:	str	x19, [sp, #16]
  4100c0:	mov	x29, sp
  4100c4:	mov	x19, x0
  4100c8:	bl	402db0 <malloc@plt>
  4100cc:	cbz	x19, 4100d4 <__fxstatat@plt+0xcce4>
  4100d0:	cbz	x0, 4100e0 <__fxstatat@plt+0xccf0>
  4100d4:	ldr	x19, [sp, #16]
  4100d8:	ldp	x29, x30, [sp], #32
  4100dc:	ret
  4100e0:	bl	4103cc <__fxstatat@plt+0xcfdc>
  4100e4:	stp	x29, x30, [sp, #-32]!
  4100e8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4100ec:	udiv	x8, x8, x2
  4100f0:	cmp	x8, x1
  4100f4:	str	x19, [sp, #16]
  4100f8:	mov	x29, sp
  4100fc:	b.cc	410134 <__fxstatat@plt+0xcd44>  // b.lo, b.ul, b.last
  410100:	mul	x19, x2, x1
  410104:	cbz	x0, 410118 <__fxstatat@plt+0xcd28>
  410108:	cbnz	x19, 410118 <__fxstatat@plt+0xcd28>
  41010c:	bl	4030e0 <free@plt>
  410110:	mov	x0, xzr
  410114:	b	410128 <__fxstatat@plt+0xcd38>
  410118:	mov	x1, x19
  41011c:	bl	402f00 <realloc@plt>
  410120:	cbz	x19, 410128 <__fxstatat@plt+0xcd38>
  410124:	cbz	x0, 410134 <__fxstatat@plt+0xcd44>
  410128:	ldr	x19, [sp, #16]
  41012c:	ldp	x29, x30, [sp], #32
  410130:	ret
  410134:	bl	4103cc <__fxstatat@plt+0xcfdc>
  410138:	stp	x29, x30, [sp, #-32]!
  41013c:	str	x19, [sp, #16]
  410140:	mov	x19, x1
  410144:	mov	x29, sp
  410148:	cbz	x0, 41015c <__fxstatat@plt+0xcd6c>
  41014c:	cbnz	x19, 41015c <__fxstatat@plt+0xcd6c>
  410150:	bl	4030e0 <free@plt>
  410154:	mov	x0, xzr
  410158:	b	41016c <__fxstatat@plt+0xcd7c>
  41015c:	mov	x1, x19
  410160:	bl	402f00 <realloc@plt>
  410164:	cbz	x19, 41016c <__fxstatat@plt+0xcd7c>
  410168:	cbz	x0, 410178 <__fxstatat@plt+0xcd88>
  41016c:	ldr	x19, [sp, #16]
  410170:	ldp	x29, x30, [sp], #32
  410174:	ret
  410178:	bl	4103cc <__fxstatat@plt+0xcfdc>
  41017c:	stp	x29, x30, [sp, #-32]!
  410180:	ldr	x8, [x1]
  410184:	str	x19, [sp, #16]
  410188:	mov	x29, sp
  41018c:	cbz	x0, 4101c4 <__fxstatat@plt+0xcdd4>
  410190:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  410194:	movk	x9, #0x5554
  410198:	udiv	x9, x9, x2
  41019c:	cmp	x9, x8
  4101a0:	b.ls	41020c <__fxstatat@plt+0xce1c>  // b.plast
  4101a4:	add	x8, x8, x8, lsr #1
  4101a8:	add	x8, x8, #0x1
  4101ac:	mul	x19, x8, x2
  4101b0:	str	x8, [x1]
  4101b4:	cbnz	x19, 4101f0 <__fxstatat@plt+0xce00>
  4101b8:	bl	4030e0 <free@plt>
  4101bc:	mov	x0, xzr
  4101c0:	b	410200 <__fxstatat@plt+0xce10>
  4101c4:	cbnz	x8, 4101d8 <__fxstatat@plt+0xcde8>
  4101c8:	mov	w8, #0x80                  	// #128
  4101cc:	udiv	x8, x8, x2
  4101d0:	cmp	x2, #0x80
  4101d4:	cinc	x8, x8, hi  // hi = pmore
  4101d8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4101dc:	udiv	x9, x9, x2
  4101e0:	cmp	x9, x8
  4101e4:	b.cc	41020c <__fxstatat@plt+0xce1c>  // b.lo, b.ul, b.last
  4101e8:	mul	x19, x8, x2
  4101ec:	str	x8, [x1]
  4101f0:	mov	x1, x19
  4101f4:	bl	402f00 <realloc@plt>
  4101f8:	cbz	x19, 410200 <__fxstatat@plt+0xce10>
  4101fc:	cbz	x0, 41020c <__fxstatat@plt+0xce1c>
  410200:	ldr	x19, [sp, #16]
  410204:	ldp	x29, x30, [sp], #32
  410208:	ret
  41020c:	bl	4103cc <__fxstatat@plt+0xcfdc>
  410210:	stp	x29, x30, [sp, #-32]!
  410214:	str	x19, [sp, #16]
  410218:	mov	x29, sp
  41021c:	mov	x19, x0
  410220:	bl	402db0 <malloc@plt>
  410224:	cbz	x19, 41022c <__fxstatat@plt+0xce3c>
  410228:	cbz	x0, 410238 <__fxstatat@plt+0xce48>
  41022c:	ldr	x19, [sp, #16]
  410230:	ldp	x29, x30, [sp], #32
  410234:	ret
  410238:	bl	4103cc <__fxstatat@plt+0xcfdc>
  41023c:	stp	x29, x30, [sp, #-32]!
  410240:	str	x19, [sp, #16]
  410244:	ldr	x19, [x1]
  410248:	mov	x29, sp
  41024c:	cbz	x0, 41027c <__fxstatat@plt+0xce8c>
  410250:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  410254:	movk	x8, #0x5554
  410258:	cmp	x19, x8
  41025c:	b.cs	4102ac <__fxstatat@plt+0xcebc>  // b.hs, b.nlast
  410260:	add	x8, x19, x19, lsr #1
  410264:	adds	x19, x8, #0x1
  410268:	str	x19, [x1]
  41026c:	b.ne	410290 <__fxstatat@plt+0xcea0>  // b.any
  410270:	bl	4030e0 <free@plt>
  410274:	mov	x0, xzr
  410278:	b	4102a0 <__fxstatat@plt+0xceb0>
  41027c:	cbz	x19, 410288 <__fxstatat@plt+0xce98>
  410280:	tbz	x19, #63, 41028c <__fxstatat@plt+0xce9c>
  410284:	b	4102ac <__fxstatat@plt+0xcebc>
  410288:	mov	w19, #0x80                  	// #128
  41028c:	str	x19, [x1]
  410290:	mov	x1, x19
  410294:	bl	402f00 <realloc@plt>
  410298:	cbz	x19, 4102a0 <__fxstatat@plt+0xceb0>
  41029c:	cbz	x0, 4102ac <__fxstatat@plt+0xcebc>
  4102a0:	ldr	x19, [sp, #16]
  4102a4:	ldp	x29, x30, [sp], #32
  4102a8:	ret
  4102ac:	bl	4103cc <__fxstatat@plt+0xcfdc>
  4102b0:	stp	x29, x30, [sp, #-32]!
  4102b4:	stp	x20, x19, [sp, #16]
  4102b8:	mov	x29, sp
  4102bc:	mov	x19, x0
  4102c0:	bl	402db0 <malloc@plt>
  4102c4:	mov	x20, x0
  4102c8:	cbz	x19, 4102d0 <__fxstatat@plt+0xcee0>
  4102cc:	cbz	x20, 4102f0 <__fxstatat@plt+0xcf00>
  4102d0:	mov	x0, x20
  4102d4:	mov	w1, wzr
  4102d8:	mov	x2, x19
  4102dc:	bl	402e70 <memset@plt>
  4102e0:	mov	x0, x20
  4102e4:	ldp	x20, x19, [sp, #16]
  4102e8:	ldp	x29, x30, [sp], #32
  4102ec:	ret
  4102f0:	bl	4103cc <__fxstatat@plt+0xcfdc>
  4102f4:	stp	x29, x30, [sp, #-16]!
  4102f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4102fc:	udiv	x8, x8, x1
  410300:	cmp	x8, x0
  410304:	mov	x29, sp
  410308:	b.cc	41031c <__fxstatat@plt+0xcf2c>  // b.lo, b.ul, b.last
  41030c:	bl	4109ec <__fxstatat@plt+0xd5fc>
  410310:	cbz	x0, 41031c <__fxstatat@plt+0xcf2c>
  410314:	ldp	x29, x30, [sp], #16
  410318:	ret
  41031c:	bl	4103cc <__fxstatat@plt+0xcfdc>
  410320:	stp	x29, x30, [sp, #-48]!
  410324:	stp	x20, x19, [sp, #32]
  410328:	mov	x20, x0
  41032c:	mov	x0, x1
  410330:	str	x21, [sp, #16]
  410334:	mov	x29, sp
  410338:	mov	x19, x1
  41033c:	bl	402db0 <malloc@plt>
  410340:	mov	x21, x0
  410344:	cbz	x19, 41034c <__fxstatat@plt+0xcf5c>
  410348:	cbz	x21, 410370 <__fxstatat@plt+0xcf80>
  41034c:	mov	x0, x21
  410350:	mov	x1, x20
  410354:	mov	x2, x19
  410358:	bl	402b50 <memcpy@plt>
  41035c:	mov	x0, x21
  410360:	ldp	x20, x19, [sp, #32]
  410364:	ldr	x21, [sp, #16]
  410368:	ldp	x29, x30, [sp], #48
  41036c:	ret
  410370:	bl	4103cc <__fxstatat@plt+0xcfdc>
  410374:	stp	x29, x30, [sp, #-48]!
  410378:	str	x21, [sp, #16]
  41037c:	stp	x20, x19, [sp, #32]
  410380:	mov	x29, sp
  410384:	mov	x19, x0
  410388:	bl	402b80 <strlen@plt>
  41038c:	add	x20, x0, #0x1
  410390:	mov	x0, x20
  410394:	bl	402db0 <malloc@plt>
  410398:	mov	x21, x0
  41039c:	cbz	x20, 4103a4 <__fxstatat@plt+0xcfb4>
  4103a0:	cbz	x21, 4103c8 <__fxstatat@plt+0xcfd8>
  4103a4:	mov	x0, x21
  4103a8:	mov	x1, x19
  4103ac:	mov	x2, x20
  4103b0:	bl	402b50 <memcpy@plt>
  4103b4:	mov	x0, x21
  4103b8:	ldp	x20, x19, [sp, #32]
  4103bc:	ldr	x21, [sp, #16]
  4103c0:	ldp	x29, x30, [sp], #48
  4103c4:	ret
  4103c8:	bl	4103cc <__fxstatat@plt+0xcfdc>
  4103cc:	stp	x29, x30, [sp, #-32]!
  4103d0:	str	x19, [sp, #16]
  4103d4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4103d8:	ldr	w19, [x8, #1168]
  4103dc:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4103e0:	add	x1, x1, #0x47
  4103e4:	mov	w2, #0x5                   	// #5
  4103e8:	mov	x0, xzr
  4103ec:	mov	x29, sp
  4103f0:	bl	403270 <dcgettext@plt>
  4103f4:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  4103f8:	mov	x3, x0
  4103fc:	add	x2, x2, #0x213
  410400:	mov	w0, w19
  410404:	mov	w1, wzr
  410408:	bl	402bc0 <error@plt>
  41040c:	bl	402fb0 <abort@plt>
  410410:	stp	x29, x30, [sp, #-80]!
  410414:	cmp	w2, #0x25
  410418:	str	x25, [sp, #16]
  41041c:	stp	x24, x23, [sp, #32]
  410420:	stp	x22, x21, [sp, #48]
  410424:	stp	x20, x19, [sp, #64]
  410428:	mov	x29, sp
  41042c:	b.cs	41078c <__fxstatat@plt+0xd39c>  // b.hs, b.nlast
  410430:	mov	x23, x4
  410434:	mov	x19, x3
  410438:	mov	w22, w2
  41043c:	mov	x21, x1
  410440:	mov	x20, x0
  410444:	bl	403310 <__errno_location@plt>
  410448:	mov	x24, x0
  41044c:	str	wzr, [x0]
  410450:	bl	403070 <__ctype_b_loc@plt>
  410454:	ldr	x8, [x0]
  410458:	mov	x10, x20
  41045c:	ldrb	w9, [x10], #1
  410460:	ldrh	w11, [x8, x9, lsl #1]
  410464:	tbnz	w11, #13, 41045c <__fxstatat@plt+0xd06c>
  410468:	cmp	x21, #0x0
  41046c:	add	x8, x29, #0x18
  410470:	csel	x21, x8, x21, eq  // eq = none
  410474:	cmp	w9, #0x2d
  410478:	b.ne	410484 <__fxstatat@plt+0xd094>  // b.any
  41047c:	mov	w20, #0x4                   	// #4
  410480:	b	41075c <__fxstatat@plt+0xd36c>
  410484:	mov	x0, x20
  410488:	mov	x1, x21
  41048c:	mov	w2, w22
  410490:	bl	402b70 <strtoul@plt>
  410494:	ldr	x25, [x21]
  410498:	cmp	x25, x20
  41049c:	b.eq	4104c8 <__fxstatat@plt+0xd0d8>  // b.none
  4104a0:	ldr	w20, [x24]
  4104a4:	mov	x22, x0
  4104a8:	cbz	w20, 4104b8 <__fxstatat@plt+0xd0c8>
  4104ac:	cmp	w20, #0x22
  4104b0:	b.ne	41047c <__fxstatat@plt+0xd08c>  // b.any
  4104b4:	mov	w20, #0x1                   	// #1
  4104b8:	cbz	x23, 410758 <__fxstatat@plt+0xd368>
  4104bc:	ldrb	w24, [x25]
  4104c0:	cbnz	w24, 4104f0 <__fxstatat@plt+0xd100>
  4104c4:	b	410758 <__fxstatat@plt+0xd368>
  4104c8:	cbz	x23, 41047c <__fxstatat@plt+0xd08c>
  4104cc:	ldrb	w1, [x20]
  4104d0:	cbz	w1, 41047c <__fxstatat@plt+0xd08c>
  4104d4:	mov	x0, x23
  4104d8:	bl	403160 <strchr@plt>
  4104dc:	cbz	x0, 41047c <__fxstatat@plt+0xd08c>
  4104e0:	mov	w20, wzr
  4104e4:	mov	w22, #0x1                   	// #1
  4104e8:	ldrb	w24, [x25]
  4104ec:	cbz	w24, 410758 <__fxstatat@plt+0xd368>
  4104f0:	mov	x0, x23
  4104f4:	mov	w1, w24
  4104f8:	bl	403160 <strchr@plt>
  4104fc:	cbz	x0, 4105c8 <__fxstatat@plt+0xd1d8>
  410500:	sub	w10, w24, #0x45
  410504:	mov	w8, #0x1                   	// #1
  410508:	cmp	w10, #0x2f
  41050c:	mov	w9, #0x400                 	// #1024
  410510:	b.hi	410588 <__fxstatat@plt+0xd198>  // b.pmore
  410514:	mov	w11, #0x1                   	// #1
  410518:	lsl	x10, x11, x10
  41051c:	mov	x11, #0x8945                	// #35141
  410520:	movk	x11, #0x30, lsl #16
  410524:	movk	x11, #0x8144, lsl #32
  410528:	tst	x10, x11
  41052c:	b.eq	410588 <__fxstatat@plt+0xd198>  // b.none
  410530:	mov	w1, #0x30                  	// #48
  410534:	mov	x0, x23
  410538:	bl	403160 <strchr@plt>
  41053c:	cbz	x0, 410574 <__fxstatat@plt+0xd184>
  410540:	ldrb	w8, [x25, #1]
  410544:	cmp	w8, #0x42
  410548:	b.eq	410580 <__fxstatat@plt+0xd190>  // b.none
  41054c:	cmp	w8, #0x44
  410550:	b.eq	410580 <__fxstatat@plt+0xd190>  // b.none
  410554:	cmp	w8, #0x69
  410558:	b.ne	410574 <__fxstatat@plt+0xd184>  // b.any
  41055c:	ldrb	w8, [x25, #2]
  410560:	mov	w9, #0x3                   	// #3
  410564:	cmp	w8, #0x42
  410568:	csinc	x8, x9, xzr, eq  // eq = none
  41056c:	mov	w9, #0x400                 	// #1024
  410570:	b	410588 <__fxstatat@plt+0xd198>
  410574:	mov	w8, #0x1                   	// #1
  410578:	mov	w9, #0x400                 	// #1024
  41057c:	b	410588 <__fxstatat@plt+0xd198>
  410580:	mov	w8, #0x2                   	// #2
  410584:	mov	w9, #0x3e8                 	// #1000
  410588:	sub	w10, w24, #0x42
  41058c:	cmp	w10, #0x35
  410590:	b.hi	4105c8 <__fxstatat@plt+0xd1d8>  // b.pmore
  410594:	adrp	x11, 415000 <__fxstatat@plt+0x11c10>
  410598:	add	x11, x11, #0x58
  41059c:	adr	x12, 4105b0 <__fxstatat@plt+0xd1c0>
  4105a0:	ldrb	w13, [x11, x10]
  4105a4:	add	x12, x12, x13, lsl #2
  4105a8:	mov	w10, wzr
  4105ac:	br	x12
  4105b0:	umulh	x10, x9, x22
  4105b4:	mul	x11, x22, x9
  4105b8:	cmp	xzr, x10
  4105bc:	cset	w10, ne  // ne = any
  4105c0:	csinv	x11, x11, xzr, eq  // eq = none
  4105c4:	b	4106f4 <__fxstatat@plt+0xd304>
  4105c8:	str	x22, [x19]
  4105cc:	orr	w20, w20, #0x2
  4105d0:	b	41075c <__fxstatat@plt+0xd36c>
  4105d4:	umulh	x10, x9, x22
  4105d8:	mul	x9, x22, x9
  4105dc:	cmp	xzr, x10
  4105e0:	b	410730 <__fxstatat@plt+0xd340>
  4105e4:	umulh	x10, x9, x22
  4105e8:	mul	x11, x22, x9
  4105ec:	cmp	xzr, x10
  4105f0:	cset	w10, ne  // ne = any
  4105f4:	csinv	x11, x11, xzr, eq  // eq = none
  4105f8:	b	41070c <__fxstatat@plt+0xd31c>
  4105fc:	umulh	x10, x9, x22
  410600:	mul	x11, x22, x9
  410604:	cmp	xzr, x10
  410608:	cset	w10, ne  // ne = any
  41060c:	csinv	x11, x11, xzr, eq  // eq = none
  410610:	b	4106dc <__fxstatat@plt+0xd2ec>
  410614:	umulh	x10, x9, x22
  410618:	mul	x11, x22, x9
  41061c:	cmp	xzr, x10
  410620:	cset	w10, ne  // ne = any
  410624:	csinv	x11, x11, xzr, eq  // eq = none
  410628:	b	410694 <__fxstatat@plt+0xd2a4>
  41062c:	cmp	xzr, x22, lsr #54
  410630:	lsl	x9, x22, #10
  410634:	b	410730 <__fxstatat@plt+0xd340>
  410638:	umulh	x10, x9, x22
  41063c:	mul	x11, x22, x9
  410640:	cmp	xzr, x10
  410644:	cset	w10, ne  // ne = any
  410648:	csinv	x11, x11, xzr, eq  // eq = none
  41064c:	b	4106ac <__fxstatat@plt+0xd2bc>
  410650:	umulh	x10, x9, x22
  410654:	mul	x11, x22, x9
  410658:	cmp	xzr, x10
  41065c:	cset	w10, ne  // ne = any
  410660:	csinv	x11, x11, xzr, eq  // eq = none
  410664:	b	4106c4 <__fxstatat@plt+0xd2d4>
  410668:	umulh	x10, x9, x22
  41066c:	mul	x11, x22, x9
  410670:	cmp	xzr, x10
  410674:	csinv	x11, x11, xzr, eq  // eq = none
  410678:	umulh	x12, x9, x11
  41067c:	cset	w10, ne  // ne = any
  410680:	cmp	xzr, x12
  410684:	mul	x11, x11, x9
  410688:	cset	w12, ne  // ne = any
  41068c:	csinv	x11, x11, xzr, eq  // eq = none
  410690:	orr	w10, w10, w12
  410694:	umulh	x12, x9, x11
  410698:	cmp	xzr, x12
  41069c:	mul	x11, x11, x9
  4106a0:	cset	w12, ne  // ne = any
  4106a4:	csinv	x11, x11, xzr, eq  // eq = none
  4106a8:	orr	w10, w10, w12
  4106ac:	umulh	x12, x9, x11
  4106b0:	cmp	xzr, x12
  4106b4:	mul	x11, x11, x9
  4106b8:	cset	w12, ne  // ne = any
  4106bc:	csinv	x11, x11, xzr, eq  // eq = none
  4106c0:	orr	w10, w10, w12
  4106c4:	umulh	x12, x9, x11
  4106c8:	cmp	xzr, x12
  4106cc:	mul	x11, x11, x9
  4106d0:	cset	w12, ne  // ne = any
  4106d4:	csinv	x11, x11, xzr, eq  // eq = none
  4106d8:	orr	w10, w10, w12
  4106dc:	umulh	x12, x9, x11
  4106e0:	cmp	xzr, x12
  4106e4:	mul	x11, x11, x9
  4106e8:	cset	w12, ne  // ne = any
  4106ec:	csinv	x11, x11, xzr, eq  // eq = none
  4106f0:	orr	w10, w10, w12
  4106f4:	umulh	x12, x9, x11
  4106f8:	cmp	xzr, x12
  4106fc:	mul	x11, x11, x9
  410700:	cset	w12, ne  // ne = any
  410704:	csinv	x11, x11, xzr, eq  // eq = none
  410708:	orr	w10, w10, w12
  41070c:	umulh	x12, x9, x11
  410710:	cmp	xzr, x12
  410714:	mul	x9, x11, x9
  410718:	cset	w11, ne  // ne = any
  41071c:	csinv	x22, x9, xzr, eq  // eq = none
  410720:	orr	w10, w10, w11
  410724:	b	410738 <__fxstatat@plt+0xd348>
  410728:	cmp	xzr, x22, lsr #55
  41072c:	lsl	x9, x22, #9
  410730:	cset	w10, ne  // ne = any
  410734:	csinv	x22, x9, xzr, eq  // eq = none
  410738:	add	x9, x25, x8
  41073c:	str	x9, [x21]
  410740:	ldrb	w8, [x25, x8]
  410744:	and	w9, w10, #0x1
  410748:	orr	w9, w20, w9
  41074c:	orr	w10, w9, #0x2
  410750:	cmp	w8, #0x0
  410754:	csel	w20, w9, w10, eq  // eq = none
  410758:	str	x22, [x19]
  41075c:	mov	w0, w20
  410760:	ldp	x20, x19, [sp, #64]
  410764:	ldp	x22, x21, [sp, #48]
  410768:	ldp	x24, x23, [sp, #32]
  41076c:	ldr	x25, [sp, #16]
  410770:	ldp	x29, x30, [sp], #80
  410774:	ret
  410778:	cmn	x22, x22
  41077c:	lsl	x9, x22, #1
  410780:	cset	w10, cs  // cs = hs, nlast
  410784:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  410788:	b	410738 <__fxstatat@plt+0xd348>
  41078c:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  410790:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410794:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  410798:	add	x0, x0, #0x8e
  41079c:	add	x1, x1, #0xb4
  4107a0:	add	x3, x3, #0xc4
  4107a4:	mov	w2, #0x54                  	// #84
  4107a8:	bl	403300 <__assert_fail@plt>
  4107ac:	sub	sp, sp, #0x80
  4107b0:	str	x23, [sp, #80]
  4107b4:	mov	x2, x0
  4107b8:	mov	x23, xzr
  4107bc:	mov	x8, x0
  4107c0:	stp	x29, x30, [sp, #64]
  4107c4:	stp	x22, x21, [sp, #96]
  4107c8:	stp	x20, x19, [sp, #112]
  4107cc:	add	x29, sp, #0x40
  4107d0:	ldrb	w9, [x8]
  4107d4:	cmp	w9, #0x25
  4107d8:	b.ne	4107f4 <__fxstatat@plt+0xd404>  // b.any
  4107dc:	ldrb	w9, [x8, #1]
  4107e0:	cmp	w9, #0x73
  4107e4:	b.ne	410868 <__fxstatat@plt+0xd478>  // b.any
  4107e8:	sub	x23, x23, #0x1
  4107ec:	add	x8, x8, #0x2
  4107f0:	b	4107d0 <__fxstatat@plt+0xd3e0>
  4107f4:	cbnz	w9, 410868 <__fxstatat@plt+0xd478>
  4107f8:	ldp	q1, q0, [x1]
  4107fc:	stp	q1, q0, [sp]
  410800:	stp	q1, q0, [sp, #32]
  410804:	cbz	x23, 4108c0 <__fxstatat@plt+0xd4d0>
  410808:	ldr	x20, [sp, #40]
  41080c:	ldr	w8, [sp, #56]
  410810:	mov	x19, xzr
  410814:	mov	x21, x23
  410818:	b	41083c <__fxstatat@plt+0xd44c>
  41081c:	add	x8, x20, w8, sxtw
  410820:	ldr	x0, [x8]
  410824:	bl	402b80 <strlen@plt>
  410828:	adds	x8, x19, x0
  41082c:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  410830:	adds	x21, x21, #0x1
  410834:	mov	w8, w22
  410838:	b.cs	4108a4 <__fxstatat@plt+0xd4b4>  // b.hs, b.nlast
  41083c:	tbnz	w8, #31, 410848 <__fxstatat@plt+0xd458>
  410840:	mov	w22, w8
  410844:	b	410858 <__fxstatat@plt+0xd468>
  410848:	add	w22, w8, #0x8
  41084c:	cmn	w8, #0x8
  410850:	str	w22, [sp, #56]
  410854:	b.le	41081c <__fxstatat@plt+0xd42c>
  410858:	ldr	x8, [sp, #32]
  41085c:	add	x9, x8, #0x8
  410860:	str	x9, [sp, #32]
  410864:	b	410820 <__fxstatat@plt+0xd430>
  410868:	ldp	q1, q0, [x1]
  41086c:	mov	x0, sp
  410870:	add	x3, sp, #0x20
  410874:	mov	w1, #0x1                   	// #1
  410878:	stp	q1, q0, [sp, #32]
  41087c:	bl	402df0 <__vasprintf_chk@plt>
  410880:	tbnz	w0, #31, 41088c <__fxstatat@plt+0xd49c>
  410884:	ldr	x19, [sp]
  410888:	b	41094c <__fxstatat@plt+0xd55c>
  41088c:	bl	403310 <__errno_location@plt>
  410890:	ldr	w8, [x0]
  410894:	cmp	w8, #0xc
  410898:	b.eq	410968 <__fxstatat@plt+0xd578>  // b.none
  41089c:	mov	x19, xzr
  4108a0:	b	41094c <__fxstatat@plt+0xd55c>
  4108a4:	lsr	x8, x19, #31
  4108a8:	cbz	x8, 4108d8 <__fxstatat@plt+0xd4e8>
  4108ac:	bl	403310 <__errno_location@plt>
  4108b0:	mov	w8, #0x4b                  	// #75
  4108b4:	mov	x19, xzr
  4108b8:	str	w8, [x0]
  4108bc:	b	41094c <__fxstatat@plt+0xd55c>
  4108c0:	mov	w0, #0x1                   	// #1
  4108c4:	bl	4100b8 <__fxstatat@plt+0xccc8>
  4108c8:	mov	x19, x0
  4108cc:	mov	x20, x0
  4108d0:	strb	wzr, [x0]
  4108d4:	b	41094c <__fxstatat@plt+0xd55c>
  4108d8:	add	x0, x19, #0x1
  4108dc:	bl	4100b8 <__fxstatat@plt+0xccc8>
  4108e0:	mov	x19, x0
  4108e4:	mov	x20, x0
  4108e8:	b	410924 <__fxstatat@plt+0xd534>
  4108ec:	ldr	x8, [sp]
  4108f0:	add	x9, x8, #0x8
  4108f4:	str	x9, [sp]
  4108f8:	ldr	x21, [x8]
  4108fc:	mov	x0, x21
  410900:	bl	402b80 <strlen@plt>
  410904:	mov	x22, x0
  410908:	mov	x0, x20
  41090c:	mov	x1, x21
  410910:	mov	x2, x22
  410914:	bl	402b50 <memcpy@plt>
  410918:	adds	x23, x23, #0x1
  41091c:	add	x20, x20, x22
  410920:	b.cs	410948 <__fxstatat@plt+0xd558>  // b.hs, b.nlast
  410924:	ldrsw	x8, [sp, #24]
  410928:	tbz	w8, #31, 4108ec <__fxstatat@plt+0xd4fc>
  41092c:	add	w9, w8, #0x8
  410930:	cmn	w8, #0x8
  410934:	str	w9, [sp, #24]
  410938:	b.gt	4108ec <__fxstatat@plt+0xd4fc>
  41093c:	ldr	x9, [sp, #8]
  410940:	add	x8, x9, x8
  410944:	b	4108f8 <__fxstatat@plt+0xd508>
  410948:	strb	wzr, [x20]
  41094c:	mov	x0, x19
  410950:	ldp	x20, x19, [sp, #112]
  410954:	ldp	x22, x21, [sp, #96]
  410958:	ldr	x23, [sp, #80]
  41095c:	ldp	x29, x30, [sp, #64]
  410960:	add	sp, sp, #0x80
  410964:	ret
  410968:	bl	4103cc <__fxstatat@plt+0xcfdc>
  41096c:	sub	sp, sp, #0x30
  410970:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  410974:	ldr	x3, [x8, #1312]
  410978:	stp	x29, x30, [sp, #16]
  41097c:	add	x29, sp, #0x10
  410980:	add	x0, x29, #0x18
  410984:	add	x1, sp, #0x8
  410988:	mov	w2, #0xa                   	// #10
  41098c:	str	x19, [sp, #32]
  410990:	str	xzr, [x29, #24]
  410994:	str	xzr, [sp, #8]
  410998:	bl	403360 <__getdelim@plt>
  41099c:	subs	x8, x0, #0x1
  4109a0:	b.lt	4109cc <__fxstatat@plt+0xd5dc>  // b.tstop
  4109a4:	ldr	x0, [x29, #24]
  4109a8:	ldrb	w9, [x0, x8]
  4109ac:	cmp	w9, #0xa
  4109b0:	b.ne	4109bc <__fxstatat@plt+0xd5cc>  // b.any
  4109b4:	strb	wzr, [x0, x8]
  4109b8:	ldr	x0, [x29, #24]
  4109bc:	bl	402be0 <rpmatch@plt>
  4109c0:	cmp	w0, #0x0
  4109c4:	cset	w19, gt
  4109c8:	b	4109d0 <__fxstatat@plt+0xd5e0>
  4109cc:	mov	w19, wzr
  4109d0:	ldr	x0, [x29, #24]
  4109d4:	bl	4030e0 <free@plt>
  4109d8:	mov	w0, w19
  4109dc:	ldr	x19, [sp, #32]
  4109e0:	ldp	x29, x30, [sp, #16]
  4109e4:	add	sp, sp, #0x30
  4109e8:	ret
  4109ec:	mov	x8, x1
  4109f0:	mov	w1, #0x1                   	// #1
  4109f4:	mov	w9, #0x1                   	// #1
  4109f8:	cbz	x0, 410a30 <__fxstatat@plt+0xd640>
  4109fc:	cbz	x8, 410a30 <__fxstatat@plt+0xd640>
  410a00:	umulh	x10, x8, x0
  410a04:	mov	x1, x8
  410a08:	mov	x9, x0
  410a0c:	cbz	x10, 410a30 <__fxstatat@plt+0xd640>
  410a10:	stp	x29, x30, [sp, #-16]!
  410a14:	mov	x29, sp
  410a18:	bl	403310 <__errno_location@plt>
  410a1c:	mov	w8, #0xc                   	// #12
  410a20:	str	w8, [x0]
  410a24:	mov	x0, xzr
  410a28:	ldp	x29, x30, [sp], #16
  410a2c:	ret
  410a30:	mov	x0, x9
  410a34:	b	402ed0 <calloc@plt>
  410a38:	stp	x29, x30, [sp, #-32]!
  410a3c:	str	x19, [sp, #16]
  410a40:	mov	x19, x0
  410a44:	mov	x29, sp
  410a48:	cbz	x0, 410a70 <__fxstatat@plt+0xd680>
  410a4c:	mov	x0, x19
  410a50:	bl	403290 <__freading@plt>
  410a54:	cbz	w0, 410a70 <__fxstatat@plt+0xd680>
  410a58:	ldrb	w8, [x19, #1]
  410a5c:	tbz	w8, #0, 410a70 <__fxstatat@plt+0xd680>
  410a60:	mov	w2, #0x1                   	// #1
  410a64:	mov	x0, x19
  410a68:	mov	x1, xzr
  410a6c:	bl	410ac0 <__fxstatat@plt+0xd6d0>
  410a70:	mov	x0, x19
  410a74:	ldr	x19, [sp, #16]
  410a78:	ldp	x29, x30, [sp], #32
  410a7c:	b	4031c0 <fflush@plt>
  410a80:	ldp	x9, x8, [x0, #32]
  410a84:	cmp	x8, x9
  410a88:	b.ls	410a94 <__fxstatat@plt+0xd6a4>  // b.plast
  410a8c:	mov	x0, xzr
  410a90:	ret
  410a94:	ldp	x9, x8, [x0, #8]
  410a98:	ldrb	w10, [x0, #1]
  410a9c:	sub	x8, x8, x9
  410aa0:	tbnz	w10, #0, 410aac <__fxstatat@plt+0xd6bc>
  410aa4:	add	x0, x8, xzr
  410aa8:	ret
  410aac:	ldr	x9, [x0, #88]
  410ab0:	ldr	x10, [x0, #72]
  410ab4:	sub	x9, x9, x10
  410ab8:	add	x0, x8, x9
  410abc:	ret
  410ac0:	stp	x29, x30, [sp, #-48]!
  410ac4:	str	x21, [sp, #16]
  410ac8:	stp	x20, x19, [sp, #32]
  410acc:	ldp	x9, x8, [x0, #8]
  410ad0:	mov	w20, w2
  410ad4:	mov	x19, x0
  410ad8:	mov	x21, x1
  410adc:	cmp	x8, x9
  410ae0:	mov	x29, sp
  410ae4:	b.ne	410afc <__fxstatat@plt+0xd70c>  // b.any
  410ae8:	ldp	x9, x8, [x19, #32]
  410aec:	cmp	x8, x9
  410af0:	b.ne	410afc <__fxstatat@plt+0xd70c>  // b.any
  410af4:	ldr	x8, [x19, #72]
  410af8:	cbz	x8, 410b18 <__fxstatat@plt+0xd728>
  410afc:	mov	x0, x19
  410b00:	mov	x1, x21
  410b04:	mov	w2, w20
  410b08:	ldp	x20, x19, [sp, #32]
  410b0c:	ldr	x21, [sp, #16]
  410b10:	ldp	x29, x30, [sp], #48
  410b14:	b	4030c0 <fseeko@plt>
  410b18:	mov	x0, x19
  410b1c:	bl	402d40 <fileno@plt>
  410b20:	mov	x1, x21
  410b24:	mov	w2, w20
  410b28:	bl	402d00 <lseek@plt>
  410b2c:	cmn	x0, #0x1
  410b30:	b.eq	410b4c <__fxstatat@plt+0xd75c>  // b.none
  410b34:	ldr	w9, [x19]
  410b38:	mov	x8, x0
  410b3c:	mov	w0, wzr
  410b40:	str	x8, [x19, #144]
  410b44:	and	w9, w9, #0xffffffef
  410b48:	str	w9, [x19]
  410b4c:	ldp	x20, x19, [sp, #32]
  410b50:	ldr	x21, [sp, #16]
  410b54:	ldp	x29, x30, [sp], #48
  410b58:	ret
  410b5c:	sub	sp, sp, #0x40
  410b60:	stp	x29, x30, [sp, #16]
  410b64:	add	x29, sp, #0x10
  410b68:	cmp	x0, #0x0
  410b6c:	sub	x8, x29, #0x4
  410b70:	stp	x20, x19, [sp, #48]
  410b74:	csel	x20, x8, x0, eq  // eq = none
  410b78:	mov	x0, x20
  410b7c:	stp	x22, x21, [sp, #32]
  410b80:	mov	x22, x2
  410b84:	mov	x19, x1
  410b88:	bl	402b40 <mbrtowc@plt>
  410b8c:	mov	x21, x0
  410b90:	cbz	x22, 410bb4 <__fxstatat@plt+0xd7c4>
  410b94:	cmn	x21, #0x2
  410b98:	b.cc	410bb4 <__fxstatat@plt+0xd7c4>  // b.lo, b.ul, b.last
  410b9c:	mov	w0, wzr
  410ba0:	bl	411670 <__fxstatat@plt+0xe280>
  410ba4:	tbnz	w0, #0, 410bb4 <__fxstatat@plt+0xd7c4>
  410ba8:	ldrb	w8, [x19]
  410bac:	mov	w21, #0x1                   	// #1
  410bb0:	str	w8, [x20]
  410bb4:	mov	x0, x21
  410bb8:	ldp	x20, x19, [sp, #48]
  410bbc:	ldp	x22, x21, [sp, #32]
  410bc0:	ldp	x29, x30, [sp, #16]
  410bc4:	add	sp, sp, #0x40
  410bc8:	ret
  410bcc:	and	w9, w1, #0xf000
  410bd0:	mov	w8, w1
  410bd4:	cmp	w9, #0x1, lsl #12
  410bd8:	mov	x9, x0
  410bdc:	b.ne	410bf0 <__fxstatat@plt+0xd800>  // b.any
  410be0:	cbnz	x2, 410bf0 <__fxstatat@plt+0xd800>
  410be4:	and	w1, w8, #0xffffefff
  410be8:	mov	x0, x9
  410bec:	b	402d10 <mkfifo@plt>
  410bf0:	sub	sp, sp, #0x20
  410bf4:	str	x2, [sp, #8]
  410bf8:	add	x3, sp, #0x8
  410bfc:	mov	w0, wzr
  410c00:	mov	x1, x9
  410c04:	mov	w2, w8
  410c08:	stp	x29, x30, [sp, #16]
  410c0c:	add	x29, sp, #0x10
  410c10:	bl	402c10 <__xmknod@plt>
  410c14:	ldp	x29, x30, [sp, #16]
  410c18:	add	sp, sp, #0x20
  410c1c:	ret
  410c20:	sub	sp, sp, #0x40
  410c24:	stp	x29, x30, [sp, #16]
  410c28:	add	x29, sp, #0x10
  410c2c:	add	x2, x29, #0x18
  410c30:	mov	w1, wzr
  410c34:	str	x21, [sp, #32]
  410c38:	stp	x20, x19, [sp, #48]
  410c3c:	mov	x19, x0
  410c40:	bl	403140 <acl_get_entry@plt>
  410c44:	cmp	w0, #0x1
  410c48:	b.lt	410ca4 <__fxstatat@plt+0xd8b4>  // b.tstop
  410c4c:	mov	x21, #0x12                  	// #18
  410c50:	mov	w20, #0x1                   	// #1
  410c54:	movk	x21, #0x1, lsl #32
  410c58:	ldr	x0, [x29, #24]
  410c5c:	sub	x1, x29, #0x4
  410c60:	bl	402e60 <acl_get_tag_type@plt>
  410c64:	tbnz	w0, #31, 410ca0 <__fxstatat@plt+0xd8b0>
  410c68:	ldur	w8, [x29, #-4]
  410c6c:	mov	w0, #0x1                   	// #1
  410c70:	cmp	w8, #0x20
  410c74:	b.hi	410ca4 <__fxstatat@plt+0xd8b4>  // b.pmore
  410c78:	lsl	x8, x20, x8
  410c7c:	tst	x8, x21
  410c80:	b.eq	410ca4 <__fxstatat@plt+0xd8b4>  // b.none
  410c84:	add	x2, x29, #0x18
  410c88:	mov	w1, #0x1                   	// #1
  410c8c:	mov	x0, x19
  410c90:	bl	403140 <acl_get_entry@plt>
  410c94:	cmp	w0, #0x0
  410c98:	b.gt	410c58 <__fxstatat@plt+0xd868>
  410c9c:	b	410ca4 <__fxstatat@plt+0xd8b4>
  410ca0:	mov	w0, #0xffffffff            	// #-1
  410ca4:	ldp	x20, x19, [sp, #48]
  410ca8:	ldr	x21, [sp, #32]
  410cac:	ldp	x29, x30, [sp, #16]
  410cb0:	add	sp, sp, #0x40
  410cb4:	ret
  410cb8:	stp	x29, x30, [sp, #-16]!
  410cbc:	mov	x29, sp
  410cc0:	bl	402bf0 <acl_entries@plt>
  410cc4:	cmp	w0, #0x0
  410cc8:	cset	w0, gt
  410ccc:	ldp	x29, x30, [sp], #16
  410cd0:	ret
  410cd4:	stp	x29, x30, [sp, #-32]!
  410cd8:	str	x19, [sp, #16]
  410cdc:	mov	x19, x0
  410ce0:	ldr	x0, [x0, #8]
  410ce4:	mov	x29, sp
  410ce8:	cbz	x0, 410cf0 <__fxstatat@plt+0xd900>
  410cec:	bl	4033e0 <acl_free@plt>
  410cf0:	ldr	x0, [x19, #16]
  410cf4:	cbz	x0, 410d04 <__fxstatat@plt+0xd914>
  410cf8:	ldr	x19, [sp, #16]
  410cfc:	ldp	x29, x30, [sp], #32
  410d00:	b	4033e0 <acl_free@plt>
  410d04:	ldr	x19, [sp, #16]
  410d08:	ldp	x29, x30, [sp], #32
  410d0c:	ret
  410d10:	stp	x29, x30, [sp, #-48]!
  410d14:	str	x21, [sp, #16]
  410d18:	stp	x20, x19, [sp, #32]
  410d1c:	mov	x19, x3
  410d20:	mov	w21, w2
  410d24:	mov	x20, x0
  410d28:	movi	v0.2d, #0x0
  410d2c:	cmn	w1, #0x1
  410d30:	mov	x29, sp
  410d34:	stp	q0, q0, [x3]
  410d38:	str	w2, [x3]
  410d3c:	b.eq	410d78 <__fxstatat@plt+0xd988>  // b.none
  410d40:	mov	w0, w1
  410d44:	bl	402f40 <acl_get_fd@plt>
  410d48:	str	x0, [x19, #8]
  410d4c:	cbz	x0, 410d8c <__fxstatat@plt+0xd99c>
  410d50:	and	w8, w21, #0xf000
  410d54:	cmp	w8, #0x4, lsl #12
  410d58:	b.ne	410d70 <__fxstatat@plt+0xd980>  // b.any
  410d5c:	mov	w1, #0x4000                	// #16384
  410d60:	mov	x0, x20
  410d64:	bl	4030b0 <acl_get_file@plt>
  410d68:	str	x0, [x19, #16]
  410d6c:	cbz	x0, 410da0 <__fxstatat@plt+0xd9b0>
  410d70:	mov	w0, wzr
  410d74:	b	410da4 <__fxstatat@plt+0xd9b4>
  410d78:	mov	w1, #0x8000                	// #32768
  410d7c:	mov	x0, x20
  410d80:	bl	4030b0 <acl_get_file@plt>
  410d84:	str	x0, [x19, #8]
  410d88:	cbnz	x0, 410d50 <__fxstatat@plt+0xd960>
  410d8c:	bl	403310 <__errno_location@plt>
  410d90:	ldr	w0, [x0]
  410d94:	bl	412748 <__fxstatat@plt+0xf358>
  410d98:	sbfx	w0, w0, #0, #1
  410d9c:	b	410da4 <__fxstatat@plt+0xd9b4>
  410da0:	mov	w0, #0xffffffff            	// #-1
  410da4:	ldp	x20, x19, [sp, #32]
  410da8:	ldr	x21, [sp, #16]
  410dac:	ldp	x29, x30, [sp], #48
  410db0:	ret
  410db4:	cmn	w1, #0x1
  410db8:	b.eq	410dc8 <__fxstatat@plt+0xd9d8>  // b.none
  410dbc:	mov	w0, w1
  410dc0:	mov	w1, w2
  410dc4:	b	402eb0 <fchmod@plt>
  410dc8:	mov	w1, w2
  410dcc:	b	402dd0 <chmod@plt>
  410dd0:	sub	sp, sp, #0x50
  410dd4:	stp	x29, x30, [sp, #16]
  410dd8:	add	x29, sp, #0x10
  410ddc:	stp	x24, x23, [sp, #32]
  410de0:	stp	x22, x21, [sp, #48]
  410de4:	stp	x20, x19, [sp, #64]
  410de8:	sturb	wzr, [x29, #-4]
  410dec:	ldr	w8, [x0]
  410df0:	mov	w19, w2
  410df4:	mov	x21, x0
  410df8:	mov	x20, x1
  410dfc:	ands	w22, w8, #0xe00
  410e00:	b.eq	410e30 <__fxstatat@plt+0xda40>  // b.none
  410e04:	cmn	w19, #0x1
  410e08:	b.eq	410e20 <__fxstatat@plt+0xda30>  // b.none
  410e0c:	mov	w0, w19
  410e10:	mov	w1, w8
  410e14:	bl	402eb0 <fchmod@plt>
  410e18:	cbnz	w0, 410efc <__fxstatat@plt+0xdb0c>
  410e1c:	b	410e30 <__fxstatat@plt+0xda40>
  410e20:	mov	x0, x20
  410e24:	mov	w1, w8
  410e28:	bl	402dd0 <chmod@plt>
  410e2c:	cbnz	w0, 410efc <__fxstatat@plt+0xdb0c>
  410e30:	sub	x4, x29, #0x4
  410e34:	mov	x0, x21
  410e38:	mov	x1, x20
  410e3c:	mov	w2, w19
  410e40:	mov	w3, wzr
  410e44:	bl	410f18 <__fxstatat@plt+0xdb28>
  410e48:	ldurb	w8, [x29, #-4]
  410e4c:	cbnz	w8, 410f00 <__fxstatat@plt+0xdb10>
  410e50:	cbz	w0, 410e90 <__fxstatat@plt+0xdaa0>
  410e54:	bl	403310 <__errno_location@plt>
  410e58:	ldr	w24, [x0]
  410e5c:	sub	x4, x29, #0x4
  410e60:	mov	w3, #0x1                   	// #1
  410e64:	mov	x0, x21
  410e68:	mov	x1, x20
  410e6c:	mov	w2, w19
  410e70:	bl	410f18 <__fxstatat@plt+0xdb28>
  410e74:	ldurb	w23, [x29, #-4]
  410e78:	cbz	w24, 410e88 <__fxstatat@plt+0xda98>
  410e7c:	bl	403310 <__errno_location@plt>
  410e80:	str	w24, [x0]
  410e84:	mov	w0, #0xffffffff            	// #-1
  410e88:	cbz	w22, 410eb0 <__fxstatat@plt+0xdac0>
  410e8c:	b	410f00 <__fxstatat@plt+0xdb10>
  410e90:	sub	x4, x29, #0x4
  410e94:	mov	w3, #0x1                   	// #1
  410e98:	mov	x0, x21
  410e9c:	mov	x1, x20
  410ea0:	mov	w2, w19
  410ea4:	bl	410f18 <__fxstatat@plt+0xdb28>
  410ea8:	ldurb	w23, [x29, #-4]
  410eac:	cbnz	w22, 410f00 <__fxstatat@plt+0xdb10>
  410eb0:	cmp	w23, #0x1
  410eb4:	b.eq	410f00 <__fxstatat@plt+0xdb10>  // b.none
  410eb8:	cbz	w0, 410ec8 <__fxstatat@plt+0xdad8>
  410ebc:	bl	403310 <__errno_location@plt>
  410ec0:	ldr	w22, [x0]
  410ec4:	b	410ecc <__fxstatat@plt+0xdadc>
  410ec8:	mov	w22, wzr
  410ecc:	ldr	w1, [x21]
  410ed0:	cmn	w19, #0x1
  410ed4:	b.eq	410ee8 <__fxstatat@plt+0xdaf8>  // b.none
  410ed8:	mov	w0, w19
  410edc:	bl	402eb0 <fchmod@plt>
  410ee0:	cbnz	w22, 410ef4 <__fxstatat@plt+0xdb04>
  410ee4:	b	410f00 <__fxstatat@plt+0xdb10>
  410ee8:	mov	x0, x20
  410eec:	bl	402dd0 <chmod@plt>
  410ef0:	cbz	w22, 410f00 <__fxstatat@plt+0xdb10>
  410ef4:	bl	403310 <__errno_location@plt>
  410ef8:	str	w22, [x0]
  410efc:	mov	w0, #0xffffffff            	// #-1
  410f00:	ldp	x20, x19, [sp, #64]
  410f04:	ldp	x22, x21, [sp, #48]
  410f08:	ldp	x24, x23, [sp, #32]
  410f0c:	ldp	x29, x30, [sp, #16]
  410f10:	add	sp, sp, #0x50
  410f14:	ret
  410f18:	stp	x29, x30, [sp, #-64]!
  410f1c:	stp	x22, x21, [sp, #32]
  410f20:	stp	x20, x19, [sp, #48]
  410f24:	ldrb	w8, [x0, #24]
  410f28:	str	x23, [sp, #16]
  410f2c:	mov	x29, sp
  410f30:	cbz	w8, 410f50 <__fxstatat@plt+0xdb60>
  410f34:	mov	w23, wzr
  410f38:	mov	w0, w23
  410f3c:	ldp	x20, x19, [sp, #48]
  410f40:	ldp	x22, x21, [sp, #32]
  410f44:	ldr	x23, [sp, #16]
  410f48:	ldp	x29, x30, [sp], #64
  410f4c:	ret
  410f50:	mov	w23, w2
  410f54:	ldr	x2, [x0, #8]
  410f58:	mov	x22, x4
  410f5c:	mov	w21, w3
  410f60:	mov	x19, x0
  410f64:	mov	x20, x1
  410f68:	cbz	w3, 410f94 <__fxstatat@plt+0xdba4>
  410f6c:	cbz	x2, 410f78 <__fxstatat@plt+0xdb88>
  410f70:	mov	x0, x2
  410f74:	bl	4033e0 <acl_free@plt>
  410f78:	ldr	w0, [x19]
  410f7c:	bl	402f30 <acl_from_mode@plt>
  410f80:	mov	x2, x0
  410f84:	str	x0, [x19, #8]
  410f88:	cbnz	x0, 410f98 <__fxstatat@plt+0xdba8>
  410f8c:	mov	w23, #0xffffffff            	// #-1
  410f90:	b	410f38 <__fxstatat@plt+0xdb48>
  410f94:	cbz	x2, 410f34 <__fxstatat@plt+0xdb44>
  410f98:	cmn	w23, #0x1
  410f9c:	b.eq	410fe0 <__fxstatat@plt+0xdbf0>  // b.none
  410fa0:	mov	w0, w23
  410fa4:	mov	x1, x2
  410fa8:	bl	402b90 <acl_set_fd@plt>
  410fac:	mov	w23, w0
  410fb0:	cbz	w0, 410ff4 <__fxstatat@plt+0xdc04>
  410fb4:	bl	403310 <__errno_location@plt>
  410fb8:	ldr	w0, [x0]
  410fbc:	bl	412748 <__fxstatat@plt+0xf358>
  410fc0:	tbnz	w0, #0, 410f38 <__fxstatat@plt+0xdb48>
  410fc4:	mov	w8, #0x1                   	// #1
  410fc8:	strb	w8, [x19, #24]
  410fcc:	cbnz	w21, 410f34 <__fxstatat@plt+0xdb44>
  410fd0:	ldr	x0, [x19, #8]
  410fd4:	bl	410c20 <__fxstatat@plt+0xd830>
  410fd8:	cbnz	w0, 410f38 <__fxstatat@plt+0xdb48>
  410fdc:	b	410f34 <__fxstatat@plt+0xdb44>
  410fe0:	mov	w1, #0x8000                	// #32768
  410fe4:	mov	x0, x20
  410fe8:	bl	402f10 <acl_set_file@plt>
  410fec:	mov	w23, w0
  410ff0:	cbnz	w0, 410fb4 <__fxstatat@plt+0xdbc4>
  410ff4:	mov	w8, #0x1                   	// #1
  410ff8:	strb	w8, [x22]
  410ffc:	ldr	w8, [x19]
  411000:	and	w8, w8, #0xf000
  411004:	cmp	w8, #0x4, lsl #12
  411008:	b.ne	410f34 <__fxstatat@plt+0xdb44>  // b.any
  41100c:	cbz	w21, 411028 <__fxstatat@plt+0xdc38>
  411010:	mov	x0, x20
  411014:	ldp	x20, x19, [sp, #48]
  411018:	ldp	x22, x21, [sp, #32]
  41101c:	ldr	x23, [sp, #16]
  411020:	ldp	x29, x30, [sp], #64
  411024:	b	402d60 <acl_delete_def_file@plt>
  411028:	ldr	x0, [x19, #16]
  41102c:	cbz	x0, 411010 <__fxstatat@plt+0xdc20>
  411030:	bl	410cb8 <__fxstatat@plt+0xd8c8>
  411034:	cbz	w0, 411010 <__fxstatat@plt+0xdc20>
  411038:	ldr	x2, [x19, #16]
  41103c:	mov	x0, x20
  411040:	ldp	x20, x19, [sp, #48]
  411044:	ldp	x22, x21, [sp, #32]
  411048:	ldr	x23, [sp, #16]
  41104c:	mov	w1, #0x4000                	// #16384
  411050:	ldp	x29, x30, [sp], #64
  411054:	b	402f10 <acl_set_file@plt>
  411058:	mov	w0, #0x1                   	// #1
  41105c:	b	40350c <__fxstatat@plt+0x11c>
  411060:	stp	x29, x30, [sp, #-96]!
  411064:	stp	x28, x27, [sp, #16]
  411068:	stp	x26, x25, [sp, #32]
  41106c:	stp	x24, x23, [sp, #48]
  411070:	stp	x22, x21, [sp, #64]
  411074:	stp	x20, x19, [sp, #80]
  411078:	mov	x29, sp
  41107c:	mov	x19, x3
  411080:	mov	x20, x2
  411084:	mov	x24, x1
  411088:	mov	x21, x0
  41108c:	bl	402b80 <strlen@plt>
  411090:	ldr	x25, [x24]
  411094:	cbz	x25, 411124 <__fxstatat@plt+0xdd34>
  411098:	mov	x22, x0
  41109c:	mov	w26, wzr
  4110a0:	mov	x23, xzr
  4110a4:	add	x27, x24, #0x8
  4110a8:	mov	x28, #0xffffffffffffffff    	// #-1
  4110ac:	mov	x24, x20
  4110b0:	b	4110c8 <__fxstatat@plt+0xdcd8>
  4110b4:	mov	x28, x23
  4110b8:	ldr	x25, [x27, x23, lsl #3]
  4110bc:	add	x23, x23, #0x1
  4110c0:	add	x24, x24, x19
  4110c4:	cbz	x25, 411114 <__fxstatat@plt+0xdd24>
  4110c8:	mov	x0, x25
  4110cc:	mov	x1, x21
  4110d0:	mov	x2, x22
  4110d4:	bl	402e20 <strncmp@plt>
  4110d8:	cbnz	w0, 4110b8 <__fxstatat@plt+0xdcc8>
  4110dc:	mov	x0, x25
  4110e0:	bl	402b80 <strlen@plt>
  4110e4:	cmp	x0, x22
  4110e8:	b.eq	411128 <__fxstatat@plt+0xdd38>  // b.none
  4110ec:	cmn	x28, #0x1
  4110f0:	b.eq	4110b4 <__fxstatat@plt+0xdcc4>  // b.none
  4110f4:	cbz	x20, 41110c <__fxstatat@plt+0xdd1c>
  4110f8:	madd	x0, x28, x19, x20
  4110fc:	mov	x1, x24
  411100:	mov	x2, x19
  411104:	bl	402ee0 <bcmp@plt>
  411108:	cbz	w0, 4110b8 <__fxstatat@plt+0xdcc8>
  41110c:	mov	w26, #0x1                   	// #1
  411110:	b	4110b8 <__fxstatat@plt+0xdcc8>
  411114:	tst	w26, #0x1
  411118:	mov	x8, #0xfffffffffffffffe    	// #-2
  41111c:	csel	x0, x8, x28, ne  // ne = any
  411120:	b	41112c <__fxstatat@plt+0xdd3c>
  411124:	mov	x23, #0xffffffffffffffff    	// #-1
  411128:	mov	x0, x23
  41112c:	ldp	x20, x19, [sp, #80]
  411130:	ldp	x22, x21, [sp, #64]
  411134:	ldp	x24, x23, [sp, #48]
  411138:	ldp	x26, x25, [sp, #32]
  41113c:	ldp	x28, x27, [sp, #16]
  411140:	ldp	x29, x30, [sp], #96
  411144:	ret
  411148:	stp	x29, x30, [sp, #-48]!
  41114c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  411150:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  411154:	add	x8, x8, #0x130
  411158:	add	x9, x9, #0x115
  41115c:	cmn	x2, #0x1
  411160:	stp	x20, x19, [sp, #32]
  411164:	mov	x19, x1
  411168:	mov	x20, x0
  41116c:	csel	x1, x9, x8, eq  // eq = none
  411170:	mov	w2, #0x5                   	// #5
  411174:	mov	x0, xzr
  411178:	str	x21, [sp, #16]
  41117c:	mov	x29, sp
  411180:	bl	403270 <dcgettext@plt>
  411184:	mov	x21, x0
  411188:	mov	w1, #0x8                   	// #8
  41118c:	mov	w0, wzr
  411190:	mov	x2, x19
  411194:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  411198:	mov	x19, x0
  41119c:	mov	w0, #0x1                   	// #1
  4111a0:	mov	x1, x20
  4111a4:	bl	40d9c0 <__fxstatat@plt+0xa5d0>
  4111a8:	mov	x2, x21
  4111ac:	mov	x3, x19
  4111b0:	ldp	x20, x19, [sp, #32]
  4111b4:	ldr	x21, [sp, #16]
  4111b8:	mov	x4, x0
  4111bc:	mov	w0, wzr
  4111c0:	mov	w1, wzr
  4111c4:	ldp	x29, x30, [sp], #48
  4111c8:	b	402bc0 <error@plt>
  4111cc:	stp	x29, x30, [sp, #-96]!
  4111d0:	stp	x20, x19, [sp, #80]
  4111d4:	mov	x20, x1
  4111d8:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4111dc:	stp	x22, x21, [sp, #64]
  4111e0:	mov	x19, x2
  4111e4:	mov	x21, x0
  4111e8:	add	x1, x1, #0x14d
  4111ec:	mov	w2, #0x5                   	// #5
  4111f0:	mov	x0, xzr
  4111f4:	stp	x28, x27, [sp, #16]
  4111f8:	stp	x26, x25, [sp, #32]
  4111fc:	stp	x24, x23, [sp, #48]
  411200:	mov	x29, sp
  411204:	bl	403270 <dcgettext@plt>
  411208:	adrp	x26, 426000 <__fxstatat@plt+0x22c10>
  41120c:	ldr	x1, [x26, #1280]
  411210:	bl	403280 <fputs_unlocked@plt>
  411214:	ldr	x24, [x21]
  411218:	cbz	x24, 4112b4 <__fxstatat@plt+0xdec4>
  41121c:	add	x28, x21, #0x8
  411220:	adrp	x21, 415000 <__fxstatat@plt+0x11c10>
  411224:	mov	x27, xzr
  411228:	mov	x23, xzr
  41122c:	mov	x22, xzr
  411230:	add	x21, x21, #0x162
  411234:	b	411270 <__fxstatat@plt+0xde80>
  411238:	mov	x25, xzr
  41123c:	ldr	x23, [x26, #1280]
  411240:	mov	x0, x24
  411244:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  411248:	mov	x3, x0
  41124c:	mov	w1, #0x1                   	// #1
  411250:	mov	x0, x23
  411254:	mov	x2, x21
  411258:	bl	403050 <__fprintf_chk@plt>
  41125c:	add	x23, x20, x25
  411260:	ldr	x24, [x28, x22, lsl #3]
  411264:	add	x22, x22, #0x1
  411268:	add	x27, x27, x19
  41126c:	cbz	x24, 4112b4 <__fxstatat@plt+0xdec4>
  411270:	cbz	x22, 411238 <__fxstatat@plt+0xde48>
  411274:	add	x1, x20, x27
  411278:	mov	x0, x23
  41127c:	mov	x2, x19
  411280:	bl	402ee0 <bcmp@plt>
  411284:	mov	x25, x27
  411288:	cbnz	w0, 41123c <__fxstatat@plt+0xde4c>
  41128c:	ldr	x25, [x26, #1280]
  411290:	mov	x0, x24
  411294:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  411298:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  41129c:	mov	x3, x0
  4112a0:	mov	w1, #0x1                   	// #1
  4112a4:	mov	x0, x25
  4112a8:	add	x2, x2, #0x211
  4112ac:	bl	403050 <__fprintf_chk@plt>
  4112b0:	b	411260 <__fxstatat@plt+0xde70>
  4112b4:	ldr	x0, [x26, #1280]
  4112b8:	ldp	x8, x9, [x0, #40]
  4112bc:	cmp	x8, x9
  4112c0:	b.cs	4112f0 <__fxstatat@plt+0xdf00>  // b.hs, b.nlast
  4112c4:	add	x9, x8, #0x1
  4112c8:	mov	w10, #0xa                   	// #10
  4112cc:	str	x9, [x0, #40]
  4112d0:	strb	w10, [x8]
  4112d4:	ldp	x20, x19, [sp, #80]
  4112d8:	ldp	x22, x21, [sp, #64]
  4112dc:	ldp	x24, x23, [sp, #48]
  4112e0:	ldp	x26, x25, [sp, #32]
  4112e4:	ldp	x28, x27, [sp, #16]
  4112e8:	ldp	x29, x30, [sp], #96
  4112ec:	ret
  4112f0:	ldp	x20, x19, [sp, #80]
  4112f4:	ldp	x22, x21, [sp, #64]
  4112f8:	ldp	x24, x23, [sp, #48]
  4112fc:	ldp	x26, x25, [sp, #32]
  411300:	ldp	x28, x27, [sp, #16]
  411304:	mov	w1, #0xa                   	// #10
  411308:	ldp	x29, x30, [sp], #96
  41130c:	b	402fe0 <__overflow@plt>
  411310:	sub	sp, sp, #0x80
  411314:	stp	x24, x23, [sp, #80]
  411318:	mov	x23, x0
  41131c:	mov	x0, x1
  411320:	stp	x29, x30, [sp, #32]
  411324:	stp	x28, x27, [sp, #48]
  411328:	stp	x26, x25, [sp, #64]
  41132c:	stp	x22, x21, [sp, #96]
  411330:	stp	x20, x19, [sp, #112]
  411334:	add	x29, sp, #0x20
  411338:	mov	x19, x5
  41133c:	mov	x20, x4
  411340:	mov	x21, x3
  411344:	mov	x22, x2
  411348:	mov	x24, x1
  41134c:	bl	402b80 <strlen@plt>
  411350:	ldr	x28, [x22]
  411354:	cbz	x28, 4113ec <__fxstatat@plt+0xdffc>
  411358:	mov	x26, x0
  41135c:	stur	x23, [x29, #-8]
  411360:	stp	x22, x19, [sp, #8]
  411364:	mov	w19, wzr
  411368:	mov	x25, xzr
  41136c:	add	x23, x22, #0x8
  411370:	mov	x22, #0xffffffffffffffff    	// #-1
  411374:	mov	x27, x21
  411378:	b	411390 <__fxstatat@plt+0xdfa0>
  41137c:	mov	x22, x25
  411380:	ldr	x28, [x23, x25, lsl #3]
  411384:	add	x25, x25, #0x1
  411388:	add	x27, x27, x20
  41138c:	cbz	x28, 4113dc <__fxstatat@plt+0xdfec>
  411390:	mov	x0, x28
  411394:	mov	x1, x24
  411398:	mov	x2, x26
  41139c:	bl	402e20 <strncmp@plt>
  4113a0:	cbnz	w0, 411380 <__fxstatat@plt+0xdf90>
  4113a4:	mov	x0, x28
  4113a8:	bl	402b80 <strlen@plt>
  4113ac:	cmp	x0, x26
  4113b0:	b.eq	4113f8 <__fxstatat@plt+0xe008>  // b.none
  4113b4:	cmn	x22, #0x1
  4113b8:	b.eq	41137c <__fxstatat@plt+0xdf8c>  // b.none
  4113bc:	cbz	x21, 4113d4 <__fxstatat@plt+0xdfe4>
  4113c0:	madd	x0, x22, x20, x21
  4113c4:	mov	x1, x27
  4113c8:	mov	x2, x20
  4113cc:	bl	402ee0 <bcmp@plt>
  4113d0:	cbz	w0, 411380 <__fxstatat@plt+0xdf90>
  4113d4:	mov	w19, #0x1                   	// #1
  4113d8:	b	411380 <__fxstatat@plt+0xdf90>
  4113dc:	ldur	x23, [x29, #-8]
  4113e0:	tbnz	w19, #0, 41140c <__fxstatat@plt+0xe01c>
  4113e4:	tbz	x22, #63, 411478 <__fxstatat@plt+0xe088>
  4113e8:	b	411404 <__fxstatat@plt+0xe014>
  4113ec:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4113f0:	add	x1, x1, #0x115
  4113f4:	b	411418 <__fxstatat@plt+0xe028>
  4113f8:	ldur	x23, [x29, #-8]
  4113fc:	mov	x22, x25
  411400:	tbz	x22, #63, 411478 <__fxstatat@plt+0xe088>
  411404:	cmn	x22, #0x1
  411408:	b.eq	41149c <__fxstatat@plt+0xe0ac>  // b.none
  41140c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  411410:	add	x1, x1, #0x130
  411414:	ldp	x22, x19, [sp, #8]
  411418:	mov	w2, #0x5                   	// #5
  41141c:	mov	x0, xzr
  411420:	bl	403270 <dcgettext@plt>
  411424:	mov	x25, x0
  411428:	mov	w1, #0x8                   	// #8
  41142c:	mov	w0, wzr
  411430:	mov	x2, x24
  411434:	bl	40d4cc <__fxstatat@plt+0xa0dc>
  411438:	mov	x24, x0
  41143c:	mov	w0, #0x1                   	// #1
  411440:	mov	x1, x23
  411444:	bl	40d9c0 <__fxstatat@plt+0xa5d0>
  411448:	mov	x4, x0
  41144c:	mov	w0, wzr
  411450:	mov	w1, wzr
  411454:	mov	x2, x25
  411458:	mov	x3, x24
  41145c:	bl	402bc0 <error@plt>
  411460:	mov	x0, x22
  411464:	mov	x1, x21
  411468:	mov	x2, x20
  41146c:	bl	4111cc <__fxstatat@plt+0xdddc>
  411470:	blr	x19
  411474:	mov	x22, #0xffffffffffffffff    	// #-1
  411478:	mov	x0, x22
  41147c:	ldp	x20, x19, [sp, #112]
  411480:	ldp	x22, x21, [sp, #96]
  411484:	ldp	x24, x23, [sp, #80]
  411488:	ldp	x26, x25, [sp, #64]
  41148c:	ldp	x28, x27, [sp, #48]
  411490:	ldp	x29, x30, [sp, #32]
  411494:	add	sp, sp, #0x80
  411498:	ret
  41149c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4114a0:	add	x1, x1, #0x115
  4114a4:	b	411414 <__fxstatat@plt+0xe024>
  4114a8:	stp	x29, x30, [sp, #-64]!
  4114ac:	stp	x22, x21, [sp, #32]
  4114b0:	stp	x20, x19, [sp, #48]
  4114b4:	ldr	x20, [x1]
  4114b8:	str	x23, [sp, #16]
  4114bc:	mov	x29, sp
  4114c0:	cbz	x20, 411510 <__fxstatat@plt+0xe120>
  4114c4:	mov	x22, x2
  4114c8:	mov	x23, x1
  4114cc:	mov	x1, x2
  4114d0:	mov	x2, x3
  4114d4:	mov	x19, x3
  4114d8:	mov	x21, x0
  4114dc:	bl	402ee0 <bcmp@plt>
  4114e0:	cbz	w0, 411510 <__fxstatat@plt+0xe120>
  4114e4:	add	x22, x22, x19
  4114e8:	add	x23, x23, #0x8
  4114ec:	ldr	x20, [x23]
  4114f0:	cbz	x20, 411510 <__fxstatat@plt+0xe120>
  4114f4:	mov	x0, x21
  4114f8:	mov	x1, x22
  4114fc:	mov	x2, x19
  411500:	bl	402ee0 <bcmp@plt>
  411504:	add	x22, x22, x19
  411508:	add	x23, x23, #0x8
  41150c:	cbnz	w0, 4114ec <__fxstatat@plt+0xe0fc>
  411510:	mov	x0, x20
  411514:	ldp	x20, x19, [sp, #48]
  411518:	ldp	x22, x21, [sp, #32]
  41151c:	ldr	x23, [sp, #16]
  411520:	ldp	x29, x30, [sp], #64
  411524:	ret
  411528:	stp	x29, x30, [sp, #-48]!
  41152c:	str	x21, [sp, #16]
  411530:	stp	x20, x19, [sp, #32]
  411534:	mov	x29, sp
  411538:	mov	x20, x0
  41153c:	bl	402d20 <__fpending@plt>
  411540:	ldr	w21, [x20]
  411544:	mov	x19, x0
  411548:	mov	x0, x20
  41154c:	bl	412408 <__fxstatat@plt+0xf018>
  411550:	mov	w8, w0
  411554:	tbnz	w21, #5, 41157c <__fxstatat@plt+0xe18c>
  411558:	cmp	w8, #0x0
  41155c:	csetm	w0, ne  // ne = any
  411560:	cbnz	x19, 41158c <__fxstatat@plt+0xe19c>
  411564:	cbz	w8, 41158c <__fxstatat@plt+0xe19c>
  411568:	bl	403310 <__errno_location@plt>
  41156c:	ldr	w8, [x0]
  411570:	cmp	w8, #0x9
  411574:	csetm	w0, ne  // ne = any
  411578:	b	41158c <__fxstatat@plt+0xe19c>
  41157c:	cbnz	w8, 411588 <__fxstatat@plt+0xe198>
  411580:	bl	403310 <__errno_location@plt>
  411584:	str	wzr, [x0]
  411588:	mov	w0, #0xffffffff            	// #-1
  41158c:	ldp	x20, x19, [sp, #32]
  411590:	ldr	x21, [sp, #16]
  411594:	ldp	x29, x30, [sp], #48
  411598:	ret
  41159c:	stp	x29, x30, [sp, #-64]!
  4115a0:	str	x23, [sp, #16]
  4115a4:	stp	x22, x21, [sp, #32]
  4115a8:	stp	x20, x19, [sp, #48]
  4115ac:	mov	x29, sp
  4115b0:	bl	402c60 <opendir@plt>
  4115b4:	mov	x19, x0
  4115b8:	cbz	x0, 411624 <__fxstatat@plt+0xe234>
  4115bc:	mov	x0, x19
  4115c0:	bl	4031f0 <dirfd@plt>
  4115c4:	cmp	w0, #0x2
  4115c8:	b.hi	411624 <__fxstatat@plt+0xe234>  // b.pmore
  4115cc:	mov	w1, #0x406                 	// #1030
  4115d0:	mov	w2, #0x3                   	// #3
  4115d4:	bl	41249c <__fxstatat@plt+0xf0ac>
  4115d8:	tbnz	w0, #31, 411604 <__fxstatat@plt+0xe214>
  4115dc:	mov	w22, w0
  4115e0:	bl	402f90 <fdopendir@plt>
  4115e4:	mov	x21, x0
  4115e8:	bl	403310 <__errno_location@plt>
  4115ec:	ldr	w23, [x0]
  4115f0:	mov	x20, x0
  4115f4:	cbnz	x21, 411614 <__fxstatat@plt+0xe224>
  4115f8:	mov	w0, w22
  4115fc:	bl	402f60 <close@plt>
  411600:	b	411614 <__fxstatat@plt+0xe224>
  411604:	bl	403310 <__errno_location@plt>
  411608:	ldr	w23, [x0]
  41160c:	mov	x20, x0
  411610:	mov	x21, xzr
  411614:	mov	x0, x19
  411618:	bl	402f50 <closedir@plt>
  41161c:	mov	x19, x21
  411620:	str	w23, [x20]
  411624:	mov	x0, x19
  411628:	ldp	x20, x19, [sp, #48]
  41162c:	ldp	x22, x21, [sp, #32]
  411630:	ldr	x23, [sp, #16]
  411634:	ldp	x29, x30, [sp], #64
  411638:	ret
  41163c:	mov	x1, x0
  411640:	mov	w0, wzr
  411644:	b	402c90 <clock_gettime@plt>
  411648:	sub	sp, sp, #0x20
  41164c:	mov	x1, sp
  411650:	mov	w0, wzr
  411654:	stp	x29, x30, [sp, #16]
  411658:	add	x29, sp, #0x10
  41165c:	bl	402c90 <clock_gettime@plt>
  411660:	ldp	x0, x1, [sp]
  411664:	ldp	x29, x30, [sp, #16]
  411668:	add	sp, sp, #0x20
  41166c:	ret
  411670:	stp	x29, x30, [sp, #-32]!
  411674:	mov	x1, xzr
  411678:	str	x19, [sp, #16]
  41167c:	mov	x29, sp
  411680:	bl	4033d0 <setlocale@plt>
  411684:	cbz	x0, 4116b0 <__fxstatat@plt+0xe2c0>
  411688:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41168c:	add	x1, x1, #0x16a
  411690:	mov	x19, x0
  411694:	bl	403060 <strcmp@plt>
  411698:	cbz	w0, 4116b8 <__fxstatat@plt+0xe2c8>
  41169c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4116a0:	add	x1, x1, #0x16c
  4116a4:	mov	x0, x19
  4116a8:	bl	403060 <strcmp@plt>
  4116ac:	cbz	w0, 4116b8 <__fxstatat@plt+0xe2c8>
  4116b0:	mov	w0, #0x1                   	// #1
  4116b4:	b	4116bc <__fxstatat@plt+0xe2cc>
  4116b8:	mov	w0, wzr
  4116bc:	ldr	x19, [sp, #16]
  4116c0:	ldp	x29, x30, [sp], #32
  4116c4:	ret
  4116c8:	ldrb	w9, [x0]
  4116cc:	cbz	w9, 4116ec <__fxstatat@plt+0xe2fc>
  4116d0:	mov	x8, xzr
  4116d4:	add	x10, x0, #0x1
  4116d8:	ror	x8, x8, #55
  4116dc:	add	x8, x8, w9, uxtb
  4116e0:	ldrb	w9, [x10], #1
  4116e4:	cbnz	w9, 4116d8 <__fxstatat@plt+0xe2e8>
  4116e8:	b	4116f0 <__fxstatat@plt+0xe300>
  4116ec:	mov	x8, xzr
  4116f0:	udiv	x9, x8, x1
  4116f4:	msub	x0, x9, x1, x8
  4116f8:	ret
  4116fc:	stp	x29, x30, [sp, #-16]!
  411700:	mov	w0, #0xe                   	// #14
  411704:	mov	x29, sp
  411708:	bl	402d90 <nl_langinfo@plt>
  41170c:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  411710:	add	x8, x8, #0xe1c
  411714:	cmp	x0, #0x0
  411718:	csel	x8, x8, x0, eq  // eq = none
  41171c:	ldrb	w9, [x8]
  411720:	adrp	x10, 415000 <__fxstatat@plt+0x11c10>
  411724:	add	x10, x10, #0x172
  411728:	cmp	w9, #0x0
  41172c:	csel	x0, x10, x8, eq  // eq = none
  411730:	ldp	x29, x30, [sp], #16
  411734:	ret
  411738:	sub	sp, sp, #0xe0
  41173c:	stp	x26, x25, [sp, #160]
  411740:	stp	x24, x23, [sp, #176]
  411744:	stp	x22, x21, [sp, #192]
  411748:	stp	x20, x19, [sp, #208]
  41174c:	mov	w22, w6
  411750:	mov	w21, w5
  411754:	mov	w23, w4
  411758:	mov	w24, w3
  41175c:	mov	w26, w2
  411760:	mov	x20, x1
  411764:	mov	w19, w0
  411768:	mov	x2, sp
  41176c:	stp	x29, x30, [sp, #128]
  411770:	str	x27, [sp, #144]
  411774:	add	x29, sp, #0x80
  411778:	tbnz	w0, #31, 411794 <__fxstatat@plt+0xe3a4>
  41177c:	mov	w0, wzr
  411780:	mov	w1, w19
  411784:	bl	403260 <__fxstat@plt>
  411788:	mov	w25, w0
  41178c:	cbnz	w0, 41183c <__fxstatat@plt+0xe44c>
  411790:	b	4117a8 <__fxstatat@plt+0xe3b8>
  411794:	mov	w0, wzr
  411798:	mov	x1, x20
  41179c:	bl	403340 <__xstat@plt>
  4117a0:	mov	w25, w0
  4117a4:	cbnz	w0, 41183c <__fxstatat@plt+0xe44c>
  4117a8:	ldr	w27, [sp, #16]
  4117ac:	and	w8, w27, #0xf000
  4117b0:	cmp	w8, #0x4, lsl #12
  4117b4:	b.ne	4117e8 <__fxstatat@plt+0xe3f8>  // b.any
  4117b8:	cmn	w24, #0x1
  4117bc:	b.eq	4117cc <__fxstatat@plt+0xe3dc>  // b.none
  4117c0:	ldr	w8, [sp, #24]
  4117c4:	cmp	w8, w24
  4117c8:	b.ne	4117fc <__fxstatat@plt+0xe40c>  // b.any
  4117cc:	cmn	w23, #0x1
  4117d0:	b.eq	4117e0 <__fxstatat@plt+0xe3f0>  // b.none
  4117d4:	ldr	w8, [sp, #28]
  4117d8:	cmp	w8, w23
  4117dc:	b.ne	4117fc <__fxstatat@plt+0xe40c>  // b.any
  4117e0:	mov	w8, wzr
  4117e4:	b	411870 <__fxstatat@plt+0xe480>
  4117e8:	bl	403310 <__errno_location@plt>
  4117ec:	mov	w8, #0x14                  	// #20
  4117f0:	mov	w25, #0xffffffff            	// #-1
  4117f4:	str	w8, [x0]
  4117f8:	b	41183c <__fxstatat@plt+0xe44c>
  4117fc:	tbnz	w19, #31, 411814 <__fxstatat@plt+0xe424>
  411800:	mov	w0, w19
  411804:	mov	w1, w24
  411808:	mov	w2, w23
  41180c:	bl	403390 <fchown@plt>
  411810:	b	411834 <__fxstatat@plt+0xe444>
  411814:	mov	x0, x20
  411818:	mov	w1, w24
  41181c:	mov	w2, w23
  411820:	cmn	w26, #0x1
  411824:	b.eq	411830 <__fxstatat@plt+0xe440>  // b.none
  411828:	bl	4030a0 <lchown@plt>
  41182c:	b	411834 <__fxstatat@plt+0xe444>
  411830:	bl	403350 <chown@plt>
  411834:	mov	w25, w0
  411838:	cbz	w0, 411860 <__fxstatat@plt+0xe470>
  41183c:	tbnz	w19, #31, 4118ac <__fxstatat@plt+0xe4bc>
  411840:	cbz	w25, 4118a0 <__fxstatat@plt+0xe4b0>
  411844:	bl	403310 <__errno_location@plt>
  411848:	ldr	w21, [x0]
  41184c:	mov	x20, x0
  411850:	mov	w0, w19
  411854:	bl	402f60 <close@plt>
  411858:	str	w21, [x20]
  41185c:	b	4118ac <__fxstatat@plt+0xe4bc>
  411860:	mov	w9, #0x49                  	// #73
  411864:	and	w8, w27, #0xc00
  411868:	tst	w27, w9
  41186c:	csel	w8, wzr, w8, eq  // eq = none
  411870:	eor	w9, w27, w21
  411874:	orr	w8, w8, w9
  411878:	tst	w8, w22
  41187c:	b.eq	4118d0 <__fxstatat@plt+0xe4e0>  // b.none
  411880:	bic	w8, w27, w22
  411884:	and	w8, w8, #0xfff
  411888:	orr	w1, w8, w21
  41188c:	tbnz	w19, #31, 4118dc <__fxstatat@plt+0xe4ec>
  411890:	mov	w0, w19
  411894:	bl	402eb0 <fchmod@plt>
  411898:	mov	w25, w0
  41189c:	cbnz	w25, 411844 <__fxstatat@plt+0xe454>
  4118a0:	mov	w0, w19
  4118a4:	bl	402f60 <close@plt>
  4118a8:	mov	w25, w0
  4118ac:	mov	w0, w25
  4118b0:	ldp	x20, x19, [sp, #208]
  4118b4:	ldp	x22, x21, [sp, #192]
  4118b8:	ldp	x24, x23, [sp, #176]
  4118bc:	ldp	x26, x25, [sp, #160]
  4118c0:	ldr	x27, [sp, #144]
  4118c4:	ldp	x29, x30, [sp, #128]
  4118c8:	add	sp, sp, #0xe0
  4118cc:	ret
  4118d0:	mov	w25, wzr
  4118d4:	tbz	w19, #31, 411840 <__fxstatat@plt+0xe450>
  4118d8:	b	4118ac <__fxstatat@plt+0xe4bc>
  4118dc:	mov	x0, x20
  4118e0:	bl	402dd0 <chmod@plt>
  4118e4:	b	4118a8 <__fxstatat@plt+0xe4b8>
  4118e8:	sub	sp, sp, #0xe0
  4118ec:	stp	x29, x30, [sp, #208]
  4118f0:	add	x29, sp, #0xd0
  4118f4:	stp	x3, x4, [x29, #-72]
  4118f8:	stp	x5, x6, [x29, #-56]
  4118fc:	stur	x7, [x29, #-40]
  411900:	stp	q1, q2, [sp, #16]
  411904:	stp	q3, q4, [sp, #48]
  411908:	str	q0, [sp]
  41190c:	stp	q5, q6, [sp, #80]
  411910:	str	q7, [sp, #112]
  411914:	tbnz	w2, #6, 411920 <__fxstatat@plt+0xe530>
  411918:	mov	w3, wzr
  41191c:	b	411978 <__fxstatat@plt+0xe588>
  411920:	mov	x9, #0xffffffffffffffd8    	// #-40
  411924:	mov	x11, sp
  411928:	sub	x12, x29, #0x48
  41192c:	movk	x9, #0xff80, lsl #32
  411930:	add	x10, x29, #0x10
  411934:	mov	x8, #0xffffffffffffffd8    	// #-40
  411938:	add	x11, x11, #0x80
  41193c:	add	x12, x12, #0x28
  411940:	stp	x11, x9, [x29, #-16]
  411944:	stp	x10, x12, [x29, #-32]
  411948:	tbz	w8, #31, 411968 <__fxstatat@plt+0xe578>
  41194c:	add	w9, w8, #0x8
  411950:	cmn	w8, #0x8
  411954:	stur	w9, [x29, #-8]
  411958:	b.gt	411968 <__fxstatat@plt+0xe578>
  41195c:	ldur	x9, [x29, #-24]
  411960:	add	x8, x9, x8
  411964:	b	411974 <__fxstatat@plt+0xe584>
  411968:	ldur	x8, [x29, #-32]
  41196c:	add	x9, x8, #0x8
  411970:	stur	x9, [x29, #-32]
  411974:	ldr	w3, [x8]
  411978:	bl	4032f0 <openat@plt>
  41197c:	bl	40eba4 <__fxstatat@plt+0xb7b4>
  411980:	ldp	x29, x30, [sp, #208]
  411984:	add	sp, sp, #0xe0
  411988:	ret
  41198c:	stp	x29, x30, [sp, #-32]!
  411990:	str	x19, [sp, #16]
  411994:	mov	x19, x0
  411998:	mov	w0, #0x18                  	// #24
  41199c:	mov	x29, sp
  4119a0:	bl	4100b8 <__fxstatat@plt+0xccc8>
  4119a4:	str	x19, [x0]
  4119a8:	ldr	x19, [sp, #16]
  4119ac:	stp	xzr, xzr, [x0, #8]
  4119b0:	ldp	x29, x30, [sp], #32
  4119b4:	ret
  4119b8:	stp	x29, x30, [sp, #-32]!
  4119bc:	str	x19, [sp, #16]
  4119c0:	mov	x29, sp
  4119c4:	bl	411b64 <__fxstatat@plt+0xe774>
  4119c8:	cbz	x0, 4119e0 <__fxstatat@plt+0xe5f0>
  4119cc:	mov	x19, x0
  4119d0:	mov	w0, #0x18                  	// #24
  4119d4:	bl	4100b8 <__fxstatat@plt+0xccc8>
  4119d8:	stp	xzr, xzr, [x0, #8]
  4119dc:	str	x19, [x0]
  4119e0:	ldr	x19, [sp, #16]
  4119e4:	ldp	x29, x30, [sp], #32
  4119e8:	ret
  4119ec:	ldr	x0, [x0]
  4119f0:	ret
  4119f4:	sub	sp, sp, #0x60
  4119f8:	stp	x29, x30, [sp, #16]
  4119fc:	stp	x26, x25, [sp, #32]
  411a00:	stp	x24, x23, [sp, #48]
  411a04:	stp	x22, x21, [sp, #64]
  411a08:	stp	x20, x19, [sp, #80]
  411a0c:	mov	x22, x0
  411a10:	ldr	x20, [x0]
  411a14:	ldr	x25, [x22, #8]!
  411a18:	ldr	x24, [x0, #16]
  411a1c:	mov	x19, x0
  411a20:	mov	x21, x1
  411a24:	add	x23, x1, #0x1
  411a28:	add	x29, sp, #0x10
  411a2c:	cmp	x24, x21
  411a30:	b.cs	411a84 <__fxstatat@plt+0xe694>  // b.hs, b.nlast
  411a34:	mov	x2, xzr
  411a38:	mov	x8, x24
  411a3c:	mov	w9, #0xff                  	// #255
  411a40:	bfi	x9, x8, #8, #56
  411a44:	cmp	x9, x21
  411a48:	add	x2, x2, #0x1
  411a4c:	mov	x8, x9
  411a50:	b.cc	411a3c <__fxstatat@plt+0xe64c>  // b.lo, b.ul, b.last
  411a54:	add	x1, sp, #0x8
  411a58:	mov	x0, x20
  411a5c:	add	x26, sp, #0x8
  411a60:	bl	411da4 <__fxstatat@plt+0xe9b4>
  411a64:	ldrb	w8, [x26], #1
  411a68:	mov	w9, #0xff                  	// #255
  411a6c:	bfi	x9, x24, #8, #56
  411a70:	cmp	x9, x21
  411a74:	bfi	x8, x25, #8, #56
  411a78:	mov	x25, x8
  411a7c:	mov	x24, x9
  411a80:	b.cc	411a64 <__fxstatat@plt+0xe674>  // b.lo, b.ul, b.last
  411a84:	mov	x0, x25
  411a88:	subs	x10, x24, x21
  411a8c:	b.eq	411abc <__fxstatat@plt+0xe6cc>  // b.none
  411a90:	udiv	x8, x10, x23
  411a94:	msub	x10, x8, x23, x10
  411a98:	udiv	x9, x0, x23
  411a9c:	sub	x11, x24, x10
  411aa0:	msub	x25, x9, x23, x0
  411aa4:	cmp	x0, x11
  411aa8:	sub	x24, x10, #0x1
  411aac:	b.hi	411a2c <__fxstatat@plt+0xe63c>  // b.pmore
  411ab0:	mov	x0, x25
  411ab4:	stp	x9, x8, [x19, #8]
  411ab8:	b	411ac0 <__fxstatat@plt+0xe6d0>
  411abc:	stp	xzr, xzr, [x22]
  411ac0:	ldp	x20, x19, [sp, #80]
  411ac4:	ldp	x22, x21, [sp, #64]
  411ac8:	ldp	x24, x23, [sp, #48]
  411acc:	ldp	x26, x25, [sp, #32]
  411ad0:	ldp	x29, x30, [sp, #16]
  411ad4:	add	sp, sp, #0x60
  411ad8:	ret
  411adc:	stp	x29, x30, [sp, #-32]!
  411ae0:	mov	w1, #0x18                  	// #24
  411ae4:	mov	x2, #0xffffffffffffffff    	// #-1
  411ae8:	str	x19, [sp, #16]
  411aec:	mov	x29, sp
  411af0:	mov	x19, x0
  411af4:	bl	403210 <__explicit_bzero_chk@plt>
  411af8:	mov	x0, x19
  411afc:	ldr	x19, [sp, #16]
  411b00:	ldp	x29, x30, [sp], #32
  411b04:	b	4030e0 <free@plt>
  411b08:	stp	x29, x30, [sp, #-48]!
  411b0c:	stp	x22, x21, [sp, #16]
  411b10:	stp	x20, x19, [sp, #32]
  411b14:	mov	x19, x0
  411b18:	ldr	x0, [x0]
  411b1c:	mov	x29, sp
  411b20:	bl	411ef8 <__fxstatat@plt+0xeb08>
  411b24:	mov	w20, w0
  411b28:	bl	403310 <__errno_location@plt>
  411b2c:	ldr	w22, [x0]
  411b30:	mov	x21, x0
  411b34:	mov	w1, #0x18                  	// #24
  411b38:	mov	x2, #0xffffffffffffffff    	// #-1
  411b3c:	mov	x0, x19
  411b40:	bl	403210 <__explicit_bzero_chk@plt>
  411b44:	mov	x0, x19
  411b48:	bl	4030e0 <free@plt>
  411b4c:	str	w22, [x21]
  411b50:	mov	w0, w20
  411b54:	ldp	x20, x19, [sp, #32]
  411b58:	ldp	x22, x21, [sp, #16]
  411b5c:	ldp	x29, x30, [sp], #48
  411b60:	ret
  411b64:	sub	sp, sp, #0x40
  411b68:	stp	x29, x30, [sp, #16]
  411b6c:	stp	x22, x21, [sp, #32]
  411b70:	stp	x20, x19, [sp, #48]
  411b74:	add	x29, sp, #0x10
  411b78:	cbz	x1, 411ba8 <__fxstatat@plt+0xe7b8>
  411b7c:	mov	x21, x1
  411b80:	mov	x20, x0
  411b84:	cbz	x0, 411bc8 <__fxstatat@plt+0xe7d8>
  411b88:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  411b8c:	add	x1, x1, #0x178
  411b90:	mov	x0, x20
  411b94:	bl	412788 <__fxstatat@plt+0xf398>
  411b98:	mov	x22, x0
  411b9c:	cbnz	x0, 411bcc <__fxstatat@plt+0xe7dc>
  411ba0:	mov	x19, xzr
  411ba4:	b	411d7c <__fxstatat@plt+0xe98c>
  411ba8:	mov	w0, #0x1038                	// #4152
  411bac:	bl	4100b8 <__fxstatat@plt+0xccc8>
  411bb0:	adrp	x8, 411000 <__fxstatat@plt+0xdc10>
  411bb4:	add	x8, x8, #0xf44
  411bb8:	mov	x19, x0
  411bbc:	stp	xzr, x8, [x0]
  411bc0:	str	xzr, [x0, #16]
  411bc4:	b	411d7c <__fxstatat@plt+0xe98c>
  411bc8:	mov	x22, xzr
  411bcc:	mov	w0, #0x1038                	// #4152
  411bd0:	bl	4100b8 <__fxstatat@plt+0xccc8>
  411bd4:	adrp	x8, 411000 <__fxstatat@plt+0xdc10>
  411bd8:	mov	x19, x0
  411bdc:	add	x8, x8, #0xf44
  411be0:	stp	x22, x8, [x0]
  411be4:	str	x20, [x0, #16]
  411be8:	cbz	x22, 411c0c <__fxstatat@plt+0xe81c>
  411bec:	cmp	x21, #0x1, lsl #12
  411bf0:	mov	w8, #0x1000                	// #4096
  411bf4:	add	x1, x19, #0x18
  411bf8:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  411bfc:	mov	x0, x22
  411c00:	mov	w2, wzr
  411c04:	bl	402cb0 <setvbuf@plt>
  411c08:	b	411d7c <__fxstatat@plt+0xe98c>
  411c0c:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  411c10:	add	x0, x0, #0x19a
  411c14:	mov	w1, wzr
  411c18:	str	xzr, [x19, #24]
  411c1c:	add	x20, x19, #0x20
  411c20:	bl	402de0 <open@plt>
  411c24:	tbnz	w0, #31, 411c60 <__fxstatat@plt+0xe870>
  411c28:	cmp	x21, #0x800
  411c2c:	mov	w8, #0x800                 	// #2048
  411c30:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  411c34:	mov	x1, x20
  411c38:	mov	w22, w0
  411c3c:	bl	403230 <read@plt>
  411c40:	mov	x21, x0
  411c44:	mov	w0, w22
  411c48:	bl	402f60 <close@plt>
  411c4c:	cmp	x21, #0x1
  411c50:	b.lt	411c60 <__fxstatat@plt+0xe870>  // b.tstop
  411c54:	cmp	x21, #0x7ff
  411c58:	b.ls	411c64 <__fxstatat@plt+0xe874>  // b.plast
  411c5c:	b	411d74 <__fxstatat@plt+0xe984>
  411c60:	mov	x21, xzr
  411c64:	mov	w8, #0x800                 	// #2048
  411c68:	sub	x8, x8, x21
  411c6c:	cmp	x8, #0x10
  411c70:	mov	w9, #0x10                  	// #16
  411c74:	mov	x0, sp
  411c78:	mov	x1, xzr
  411c7c:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  411c80:	bl	402e90 <gettimeofday@plt>
  411c84:	add	x0, x20, x21
  411c88:	mov	x1, sp
  411c8c:	mov	x2, x22
  411c90:	bl	402b50 <memcpy@plt>
  411c94:	add	x22, x22, x21
  411c98:	cmp	x22, #0x7ff
  411c9c:	b.hi	411d74 <__fxstatat@plt+0xe984>  // b.pmore
  411ca0:	mov	w8, #0x800                 	// #2048
  411ca4:	sub	x8, x8, x22
  411ca8:	cmp	x8, #0x4
  411cac:	mov	w9, #0x4                   	// #4
  411cb0:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  411cb4:	bl	402d80 <getpid@plt>
  411cb8:	str	w0, [sp]
  411cbc:	add	x0, x20, x22
  411cc0:	mov	x1, sp
  411cc4:	mov	x2, x21
  411cc8:	bl	402b50 <memcpy@plt>
  411ccc:	add	x22, x21, x22
  411cd0:	cmp	x22, #0x7ff
  411cd4:	b.hi	411d74 <__fxstatat@plt+0xe984>  // b.pmore
  411cd8:	mov	w8, #0x800                 	// #2048
  411cdc:	sub	x8, x8, x22
  411ce0:	cmp	x8, #0x4
  411ce4:	mov	w9, #0x4                   	// #4
  411ce8:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  411cec:	bl	402e00 <getppid@plt>
  411cf0:	str	w0, [sp]
  411cf4:	add	x0, x20, x22
  411cf8:	mov	x1, sp
  411cfc:	mov	x2, x21
  411d00:	bl	402b50 <memcpy@plt>
  411d04:	add	x22, x21, x22
  411d08:	cmp	x22, #0x7ff
  411d0c:	b.hi	411d74 <__fxstatat@plt+0xe984>  // b.pmore
  411d10:	mov	w8, #0x800                 	// #2048
  411d14:	sub	x8, x8, x22
  411d18:	cmp	x8, #0x4
  411d1c:	mov	w9, #0x4                   	// #4
  411d20:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  411d24:	bl	402c50 <getuid@plt>
  411d28:	str	w0, [sp]
  411d2c:	add	x0, x20, x22
  411d30:	mov	x1, sp
  411d34:	mov	x2, x21
  411d38:	bl	402b50 <memcpy@plt>
  411d3c:	add	x22, x21, x22
  411d40:	cmp	x22, #0x7ff
  411d44:	b.hi	411d74 <__fxstatat@plt+0xe984>  // b.pmore
  411d48:	mov	w8, #0x800                 	// #2048
  411d4c:	sub	x8, x8, x22
  411d50:	cmp	x8, #0x4
  411d54:	mov	w9, #0x4                   	// #4
  411d58:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  411d5c:	bl	403110 <getgid@plt>
  411d60:	str	w0, [sp]
  411d64:	add	x0, x20, x22
  411d68:	mov	x1, sp
  411d6c:	mov	x2, x21
  411d70:	bl	402b50 <memcpy@plt>
  411d74:	mov	x0, x20
  411d78:	bl	4121fc <__fxstatat@plt+0xee0c>
  411d7c:	mov	x0, x19
  411d80:	ldp	x20, x19, [sp, #48]
  411d84:	ldp	x22, x21, [sp, #32]
  411d88:	ldp	x29, x30, [sp, #16]
  411d8c:	add	sp, sp, #0x40
  411d90:	ret
  411d94:	str	x1, [x0, #8]
  411d98:	ret
  411d9c:	str	x1, [x0, #16]
  411da0:	ret
  411da4:	stp	x29, x30, [sp, #-80]!
  411da8:	stp	x24, x23, [sp, #32]
  411dac:	stp	x22, x21, [sp, #48]
  411db0:	stp	x20, x19, [sp, #64]
  411db4:	ldr	x3, [x0]
  411db8:	mov	x21, x2
  411dbc:	mov	x19, x0
  411dc0:	mov	x20, x1
  411dc4:	str	x25, [sp, #16]
  411dc8:	mov	x29, sp
  411dcc:	cbz	x3, 411e3c <__fxstatat@plt+0xea4c>
  411dd0:	mov	w1, #0x1                   	// #1
  411dd4:	mov	x0, x20
  411dd8:	mov	x2, x21
  411ddc:	bl	403000 <fread_unlocked@plt>
  411de0:	mov	x23, x0
  411de4:	bl	403310 <__errno_location@plt>
  411de8:	subs	x21, x21, x23
  411dec:	b.eq	411ee0 <__fxstatat@plt+0xeaf0>  // b.none
  411df0:	mov	x22, x0
  411df4:	ldr	x8, [x19]
  411df8:	ldr	w9, [x22]
  411dfc:	add	x20, x20, x23
  411e00:	ldr	w8, [x8]
  411e04:	lsl	w8, w8, #26
  411e08:	and	w8, w9, w8, asr #31
  411e0c:	str	w8, [x22]
  411e10:	ldp	x8, x0, [x19, #8]
  411e14:	blr	x8
  411e18:	ldr	x3, [x19]
  411e1c:	mov	w1, #0x1                   	// #1
  411e20:	mov	x0, x20
  411e24:	mov	x2, x21
  411e28:	bl	403000 <fread_unlocked@plt>
  411e2c:	mov	x23, x0
  411e30:	subs	x21, x21, x0
  411e34:	b.ne	411df4 <__fxstatat@plt+0xea04>  // b.any
  411e38:	b	411ee0 <__fxstatat@plt+0xeaf0>
  411e3c:	ldr	x24, [x19, #24]
  411e40:	add	x22, x19, #0x838
  411e44:	sub	x8, x22, x24
  411e48:	cmp	x24, x21
  411e4c:	add	x1, x8, #0x800
  411e50:	b.cs	411ec0 <__fxstatat@plt+0xead0>  // b.hs, b.nlast
  411e54:	add	x23, x19, #0x20
  411e58:	mov	w25, #0x800                 	// #2048
  411e5c:	b	411e7c <__fxstatat@plt+0xea8c>
  411e60:	mov	x0, x23
  411e64:	mov	x1, x22
  411e68:	bl	411fb4 <__fxstatat@plt+0xebc4>
  411e6c:	cmp	x21, #0x800
  411e70:	mov	x1, x22
  411e74:	mov	w24, #0x800                 	// #2048
  411e78:	b.ls	411ec8 <__fxstatat@plt+0xead8>  // b.plast
  411e7c:	mov	x0, x20
  411e80:	mov	x2, x24
  411e84:	bl	402b50 <memcpy@plt>
  411e88:	add	x20, x20, x24
  411e8c:	tst	x20, #0x7
  411e90:	sub	x21, x21, x24
  411e94:	b.ne	411e60 <__fxstatat@plt+0xea70>  // b.any
  411e98:	cmp	x21, #0x800
  411e9c:	b.cc	411e60 <__fxstatat@plt+0xea70>  // b.lo, b.ul, b.last
  411ea0:	mov	x0, x23
  411ea4:	mov	x1, x20
  411ea8:	bl	411fb4 <__fxstatat@plt+0xebc4>
  411eac:	subs	x21, x21, #0x800
  411eb0:	add	x20, x20, #0x800
  411eb4:	b.ne	411e98 <__fxstatat@plt+0xeaa8>  // b.any
  411eb8:	mov	x8, xzr
  411ebc:	b	411edc <__fxstatat@plt+0xeaec>
  411ec0:	mov	x25, x24
  411ec4:	mov	x22, x1
  411ec8:	mov	x0, x20
  411ecc:	mov	x1, x22
  411ed0:	mov	x2, x21
  411ed4:	bl	402b50 <memcpy@plt>
  411ed8:	sub	x8, x25, x21
  411edc:	str	x8, [x19, #24]
  411ee0:	ldp	x20, x19, [sp, #64]
  411ee4:	ldp	x22, x21, [sp, #48]
  411ee8:	ldp	x24, x23, [sp, #32]
  411eec:	ldr	x25, [sp, #16]
  411ef0:	ldp	x29, x30, [sp], #80
  411ef4:	ret
  411ef8:	stp	x29, x30, [sp, #-32]!
  411efc:	stp	x20, x19, [sp, #16]
  411f00:	ldr	x19, [x0]
  411f04:	mov	w1, #0x1038                	// #4152
  411f08:	mov	x2, #0xffffffffffffffff    	// #-1
  411f0c:	mov	x29, sp
  411f10:	mov	x20, x0
  411f14:	bl	403210 <__explicit_bzero_chk@plt>
  411f18:	mov	x0, x20
  411f1c:	bl	4030e0 <free@plt>
  411f20:	cbz	x19, 411f34 <__fxstatat@plt+0xeb44>
  411f24:	mov	x0, x19
  411f28:	ldp	x20, x19, [sp, #16]
  411f2c:	ldp	x29, x30, [sp], #32
  411f30:	b	412408 <__fxstatat@plt+0xf018>
  411f34:	ldp	x20, x19, [sp, #16]
  411f38:	mov	w0, wzr
  411f3c:	ldp	x29, x30, [sp], #32
  411f40:	ret
  411f44:	stp	x29, x30, [sp, #-48]!
  411f48:	stp	x22, x21, [sp, #16]
  411f4c:	stp	x20, x19, [sp, #32]
  411f50:	mov	x29, sp
  411f54:	cbz	x0, 411fb0 <__fxstatat@plt+0xebc0>
  411f58:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  411f5c:	ldr	w20, [x8, #1168]
  411f60:	mov	x19, x0
  411f64:	bl	403310 <__errno_location@plt>
  411f68:	ldr	w21, [x0]
  411f6c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  411f70:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  411f74:	add	x8, x8, #0x18b
  411f78:	add	x9, x9, #0x17b
  411f7c:	cmp	w21, #0x0
  411f80:	csel	x1, x9, x8, eq  // eq = none
  411f84:	mov	w2, #0x5                   	// #5
  411f88:	mov	x0, xzr
  411f8c:	bl	403270 <dcgettext@plt>
  411f90:	mov	x22, x0
  411f94:	mov	x0, x19
  411f98:	bl	40d9d0 <__fxstatat@plt+0xa5e0>
  411f9c:	mov	x3, x0
  411fa0:	mov	w0, w20
  411fa4:	mov	w1, w21
  411fa8:	mov	x2, x22
  411fac:	bl	402bc0 <error@plt>
  411fb0:	bl	402fb0 <abort@plt>
  411fb4:	ldr	x9, [x0, #2064]
  411fb8:	ldr	x10, [x0, #2056]
  411fbc:	ldr	x13, [x0, #2048]
  411fc0:	mov	x8, xzr
  411fc4:	add	x9, x9, #0x1
  411fc8:	add	x15, x9, x10
  411fcc:	add	x10, x0, #0x400
  411fd0:	str	x9, [x0, #2064]
  411fd4:	add	x9, x0, x8
  411fd8:	ldr	x11, [x9]
  411fdc:	ldr	x12, [x9, #1024]
  411fe0:	eon	x13, x13, x13, lsl #21
  411fe4:	and	x14, x11, #0x7f8
  411fe8:	ldr	x14, [x0, x14]
  411fec:	add	x12, x13, x12
  411ff0:	add	x13, x12, x15
  411ff4:	eor	x12, x12, x12, lsr #5
  411ff8:	add	x13, x13, x14
  411ffc:	str	x13, [x9]
  412000:	lsr	x13, x13, #8
  412004:	and	x13, x13, #0x7f8
  412008:	ldr	x13, [x0, x13]
  41200c:	add	x14, x1, x8
  412010:	add	x8, x8, #0x20
  412014:	add	x11, x13, x11
  412018:	str	x11, [x14]
  41201c:	ldr	x13, [x9, #8]
  412020:	ldr	x15, [x9, #1032]
  412024:	and	x16, x13, #0x7f8
  412028:	ldr	x16, [x0, x16]
  41202c:	add	x12, x15, x12
  412030:	add	x11, x12, x11
  412034:	eor	x12, x12, x12, lsl #12
  412038:	add	x11, x11, x16
  41203c:	str	x11, [x9, #8]
  412040:	lsr	x11, x11, #8
  412044:	and	x11, x11, #0x7f8
  412048:	ldr	x11, [x0, x11]
  41204c:	add	x11, x11, x13
  412050:	str	x11, [x14, #8]
  412054:	ldr	x13, [x9, #16]
  412058:	ldr	x15, [x9, #1040]
  41205c:	and	x16, x13, #0x7f8
  412060:	ldr	x16, [x0, x16]
  412064:	add	x12, x15, x12
  412068:	add	x11, x12, x11
  41206c:	eor	x12, x12, x12, lsr #33
  412070:	add	x11, x11, x16
  412074:	str	x11, [x9, #16]
  412078:	lsr	x11, x11, #8
  41207c:	and	x11, x11, #0x7f8
  412080:	ldr	x11, [x0, x11]
  412084:	add	x11, x11, x13
  412088:	str	x11, [x14, #16]
  41208c:	ldr	x15, [x9, #24]
  412090:	ldr	x13, [x9, #1048]
  412094:	and	x16, x15, #0x7f8
  412098:	ldr	x16, [x0, x16]
  41209c:	add	x13, x13, x12
  4120a0:	add	x11, x13, x11
  4120a4:	add	x11, x11, x16
  4120a8:	str	x11, [x9, #24]
  4120ac:	lsr	x9, x11, #8
  4120b0:	and	x9, x9, #0x7f8
  4120b4:	ldr	x11, [x0, x9]
  4120b8:	add	x9, x0, x8
  4120bc:	cmp	x9, x10
  4120c0:	add	x15, x11, x15
  4120c4:	str	x15, [x14, #24]
  4120c8:	b.cc	411fd4 <__fxstatat@plt+0xebe4>  // b.lo, b.ul, b.last
  4120cc:	mov	x10, xzr
  4120d0:	add	x11, x0, #0x800
  4120d4:	add	x12, x1, x8
  4120d8:	ldr	x16, [x9, x10]
  4120dc:	add	x14, x9, x10
  4120e0:	sub	x17, x14, #0x400
  4120e4:	ldr	x17, [x17]
  4120e8:	and	x18, x16, #0x7f8
  4120ec:	ldr	x18, [x0, x18]
  4120f0:	eon	x13, x13, x13, lsl #21
  4120f4:	add	x13, x13, x17
  4120f8:	add	x15, x13, x15
  4120fc:	add	x15, x15, x18
  412100:	str	x15, [x9, x10]
  412104:	lsr	x15, x15, #8
  412108:	and	x15, x15, #0x7f8
  41210c:	ldr	x15, [x0, x15]
  412110:	add	x17, x0, x10
  412114:	add	x17, x17, x8
  412118:	sub	x18, x14, #0x3f8
  41211c:	add	x15, x15, x16
  412120:	str	x15, [x12, x10]
  412124:	ldr	x16, [x17, #8]
  412128:	ldr	x18, [x18]
  41212c:	eor	x13, x13, x13, lsr #5
  412130:	and	x2, x16, #0x7f8
  412134:	ldr	x2, [x0, x2]
  412138:	add	x13, x18, x13
  41213c:	add	x15, x13, x15
  412140:	add	x18, x1, x10
  412144:	add	x15, x15, x2
  412148:	str	x15, [x17, #8]
  41214c:	lsr	x15, x15, #8
  412150:	and	x15, x15, #0x7f8
  412154:	ldr	x15, [x0, x15]
  412158:	add	x18, x18, x8
  41215c:	sub	x2, x14, #0x3f0
  412160:	eor	x13, x13, x13, lsl #12
  412164:	add	x15, x15, x16
  412168:	str	x15, [x18, #8]
  41216c:	ldr	x16, [x17, #16]
  412170:	ldr	x2, [x2]
  412174:	and	x3, x16, #0x7f8
  412178:	ldr	x3, [x0, x3]
  41217c:	add	x13, x2, x13
  412180:	add	x15, x13, x15
  412184:	eor	x13, x13, x13, lsr #33
  412188:	add	x15, x15, x3
  41218c:	str	x15, [x17, #16]
  412190:	lsr	x15, x15, #8
  412194:	and	x15, x15, #0x7f8
  412198:	ldr	x15, [x0, x15]
  41219c:	add	x15, x15, x16
  4121a0:	str	x15, [x18, #16]
  4121a4:	ldr	x16, [x17, #24]
  4121a8:	sub	x18, x14, #0x3e8
  4121ac:	ldr	x18, [x18]
  4121b0:	add	x14, x14, #0x20
  4121b4:	and	x2, x16, #0x7f8
  4121b8:	ldr	x2, [x0, x2]
  4121bc:	add	x13, x18, x13
  4121c0:	add	x15, x13, x15
  4121c4:	cmp	x14, x11
  4121c8:	add	x15, x15, x2
  4121cc:	str	x15, [x17, #24]
  4121d0:	lsr	x15, x15, #8
  4121d4:	and	x15, x15, #0x7f8
  4121d8:	ldr	x15, [x0, x15]
  4121dc:	add	x17, x12, x10
  4121e0:	add	x10, x10, #0x20
  4121e4:	add	x15, x15, x16
  4121e8:	str	x15, [x17, #24]
  4121ec:	b.cc	4120d8 <__fxstatat@plt+0xece8>  // b.lo, b.ul, b.last
  4121f0:	str	x13, [x0, #2048]
  4121f4:	str	x15, [x0, #2056]
  4121f8:	ret
  4121fc:	mov	x11, #0x4b7c                	// #19324
  412200:	mov	x12, #0xc862                	// #51298
  412204:	mov	x15, #0x12a0                	// #4768
  412208:	mov	x13, #0x5524                	// #21796
  41220c:	mov	x16, #0xe0ce                	// #57550
  412210:	mov	x14, #0x9315                	// #37653
  412214:	mov	x17, #0x89ed                	// #35309
  412218:	mov	x8, #0xc0ab                	// #49323
  41221c:	movk	x11, #0xa288, lsl #16
  412220:	movk	x12, #0xc73a, lsl #16
  412224:	movk	x15, #0x3d47, lsl #16
  412228:	movk	x13, #0x4a59, lsl #16
  41222c:	movk	x16, #0x8355, lsl #16
  412230:	movk	x14, #0xa5a0, lsl #16
  412234:	movk	x17, #0xcbfc, lsl #16
  412238:	movk	x8, #0x6c44, lsl #16
  41223c:	movk	x11, #0x4677, lsl #32
  412240:	movk	x12, #0xb322, lsl #32
  412244:	movk	x15, #0xa505, lsl #32
  412248:	movk	x13, #0x2e82, lsl #32
  41224c:	movk	x16, #0x53db, lsl #32
  412250:	movk	x14, #0x4a0f, lsl #32
  412254:	movk	x17, #0x5bf2, lsl #32
  412258:	movk	x8, #0x704f, lsl #32
  41225c:	add	x9, x0, #0x20
  412260:	movk	x11, #0x647c, lsl #48
  412264:	movk	x12, #0xb9f8, lsl #48
  412268:	movk	x15, #0x8c0e, lsl #48
  41226c:	movk	x13, #0xb29b, lsl #48
  412270:	movk	x16, #0x82f0, lsl #48
  412274:	movk	x14, #0x48fe, lsl #48
  412278:	movk	x17, #0xae98, lsl #48
  41227c:	movk	x8, #0x98f5, lsl #48
  412280:	mov	x10, #0xfffffffffffffff8    	// #-8
  412284:	ldp	x18, x1, [x9, #-32]
  412288:	add	x10, x10, #0x8
  41228c:	cmp	x10, #0xf8
  412290:	add	x11, x18, x11
  412294:	ldp	x2, x18, [x9, #-16]
  412298:	add	x12, x1, x12
  41229c:	add	x15, x2, x15
  4122a0:	ldp	x1, x2, [x9]
  4122a4:	add	x13, x18, x13
  4122a8:	add	x16, x1, x16
  4122ac:	ldp	x18, x1, [x9, #16]
  4122b0:	add	x14, x2, x14
  4122b4:	sub	x11, x11, x16
  4122b8:	add	x8, x1, x8
  4122bc:	add	x17, x18, x17
  4122c0:	eor	x14, x14, x8, lsr #9
  4122c4:	add	x8, x8, x11
  4122c8:	sub	x12, x12, x14
  4122cc:	eor	x17, x17, x11, lsl #9
  4122d0:	add	x11, x12, x11
  4122d4:	sub	x15, x15, x17
  4122d8:	eor	x8, x8, x12, lsr #23
  4122dc:	add	x12, x12, x15
  4122e0:	sub	x13, x13, x8
  4122e4:	eor	x11, x11, x15, lsl #15
  4122e8:	sub	x16, x16, x11
  4122ec:	eor	x12, x12, x13, lsr #14
  4122f0:	add	x15, x13, x15
  4122f4:	add	x13, x13, x16
  4122f8:	sub	x14, x14, x12
  4122fc:	eor	x15, x15, x16, lsl #20
  412300:	eor	x13, x13, x14, lsr #17
  412304:	add	x16, x14, x16
  412308:	sub	x17, x17, x15
  41230c:	sub	x8, x8, x13
  412310:	add	x14, x14, x17
  412314:	eor	x16, x16, x17, lsl #14
  412318:	add	x17, x8, x17
  41231c:	stp	x11, x12, [x9, #-32]
  412320:	stp	x15, x13, [x9, #-16]
  412324:	stp	x16, x14, [x9]
  412328:	stp	x17, x8, [x9, #16]
  41232c:	add	x9, x9, #0x40
  412330:	b.cc	412284 <__fxstatat@plt+0xee94>  // b.lo, b.ul, b.last
  412334:	add	x9, x0, #0x20
  412338:	mov	x10, #0xfffffffffffffff8    	// #-8
  41233c:	ldp	x18, x1, [x9, #-32]
  412340:	add	x10, x10, #0x8
  412344:	cmp	x10, #0xf8
  412348:	add	x11, x18, x11
  41234c:	ldp	x2, x18, [x9, #-16]
  412350:	add	x12, x1, x12
  412354:	add	x15, x2, x15
  412358:	ldp	x1, x2, [x9]
  41235c:	add	x13, x18, x13
  412360:	add	x16, x1, x16
  412364:	ldp	x18, x1, [x9, #16]
  412368:	add	x14, x2, x14
  41236c:	sub	x11, x11, x16
  412370:	add	x8, x1, x8
  412374:	add	x17, x18, x17
  412378:	eor	x14, x14, x8, lsr #9
  41237c:	add	x8, x8, x11
  412380:	sub	x12, x12, x14
  412384:	eor	x17, x17, x11, lsl #9
  412388:	add	x11, x12, x11
  41238c:	sub	x15, x15, x17
  412390:	eor	x8, x8, x12, lsr #23
  412394:	add	x12, x12, x15
  412398:	sub	x13, x13, x8
  41239c:	eor	x11, x11, x15, lsl #15
  4123a0:	sub	x16, x16, x11
  4123a4:	eor	x12, x12, x13, lsr #14
  4123a8:	add	x15, x13, x15
  4123ac:	add	x13, x13, x16
  4123b0:	sub	x14, x14, x12
  4123b4:	eor	x15, x15, x16, lsl #20
  4123b8:	eor	x13, x13, x14, lsr #17
  4123bc:	add	x16, x14, x16
  4123c0:	sub	x17, x17, x15
  4123c4:	sub	x8, x8, x13
  4123c8:	add	x14, x14, x17
  4123cc:	eor	x16, x16, x17, lsl #14
  4123d0:	add	x17, x8, x17
  4123d4:	stp	x11, x12, [x9, #-32]
  4123d8:	stp	x15, x13, [x9, #-16]
  4123dc:	stp	x16, x14, [x9]
  4123e0:	stp	x17, x8, [x9, #16]
  4123e4:	add	x9, x9, #0x40
  4123e8:	b.cc	41233c <__fxstatat@plt+0xef4c>  // b.lo, b.ul, b.last
  4123ec:	movi	v0.2d, #0x0
  4123f0:	str	xzr, [x0, #2064]
  4123f4:	str	q0, [x0, #2048]
  4123f8:	ret
  4123fc:	mov	w2, #0x3                   	// #3
  412400:	mov	w1, wzr
  412404:	b	41249c <__fxstatat@plt+0xf0ac>
  412408:	stp	x29, x30, [sp, #-48]!
  41240c:	str	x21, [sp, #16]
  412410:	stp	x20, x19, [sp, #32]
  412414:	mov	x29, sp
  412418:	mov	x19, x0
  41241c:	bl	402d40 <fileno@plt>
  412420:	tbnz	w0, #31, 412488 <__fxstatat@plt+0xf098>
  412424:	mov	x0, x19
  412428:	bl	403290 <__freading@plt>
  41242c:	cbz	w0, 41244c <__fxstatat@plt+0xf05c>
  412430:	mov	x0, x19
  412434:	bl	402d40 <fileno@plt>
  412438:	mov	w2, #0x1                   	// #1
  41243c:	mov	x1, xzr
  412440:	bl	402d00 <lseek@plt>
  412444:	cmn	x0, #0x1
  412448:	b.eq	412488 <__fxstatat@plt+0xf098>  // b.none
  41244c:	mov	x0, x19
  412450:	bl	410a38 <__fxstatat@plt+0xd648>
  412454:	cbz	w0, 412488 <__fxstatat@plt+0xf098>
  412458:	bl	403310 <__errno_location@plt>
  41245c:	ldr	w21, [x0]
  412460:	mov	x20, x0
  412464:	mov	x0, x19
  412468:	bl	402d70 <fclose@plt>
  41246c:	cbz	w21, 412478 <__fxstatat@plt+0xf088>
  412470:	mov	w0, #0xffffffff            	// #-1
  412474:	str	w21, [x20]
  412478:	ldp	x20, x19, [sp, #32]
  41247c:	ldr	x21, [sp, #16]
  412480:	ldp	x29, x30, [sp], #48
  412484:	ret
  412488:	mov	x0, x19
  41248c:	ldp	x20, x19, [sp, #32]
  412490:	ldr	x21, [sp, #16]
  412494:	ldp	x29, x30, [sp], #48
  412498:	b	402d70 <fclose@plt>
  41249c:	sub	sp, sp, #0x100
  4124a0:	stp	x29, x30, [sp, #208]
  4124a4:	add	x29, sp, #0xd0
  4124a8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4124ac:	mov	x9, sp
  4124b0:	sub	x10, x29, #0x50
  4124b4:	stp	x20, x19, [sp, #240]
  4124b8:	mov	w19, w0
  4124bc:	movk	x8, #0xff80, lsl #32
  4124c0:	add	x11, x29, #0x30
  4124c4:	cmp	w1, #0xb
  4124c8:	add	x9, x9, #0x80
  4124cc:	add	x10, x10, #0x30
  4124d0:	stp	x22, x21, [sp, #224]
  4124d4:	stp	x2, x3, [x29, #-80]
  4124d8:	stp	x4, x5, [x29, #-64]
  4124dc:	stp	x6, x7, [x29, #-48]
  4124e0:	stp	q1, q2, [sp, #16]
  4124e4:	stp	q3, q4, [sp, #48]
  4124e8:	str	q0, [sp]
  4124ec:	stp	q5, q6, [sp, #80]
  4124f0:	str	q7, [sp, #112]
  4124f4:	stp	x9, x8, [x29, #-16]
  4124f8:	stp	x11, x10, [x29, #-32]
  4124fc:	b.hi	412548 <__fxstatat@plt+0xf158>  // b.pmore
  412500:	mov	w8, #0x1                   	// #1
  412504:	lsl	w8, w8, w1
  412508:	mov	w9, #0x514                 	// #1300
  41250c:	tst	w8, w9
  412510:	b.ne	412580 <__fxstatat@plt+0xf190>  // b.any
  412514:	mov	w9, #0xa0a                 	// #2570
  412518:	tst	w8, w9
  41251c:	b.ne	412574 <__fxstatat@plt+0xf184>  // b.any
  412520:	cbnz	w1, 412548 <__fxstatat@plt+0xf158>
  412524:	ldursw	x8, [x29, #-8]
  412528:	tbz	w8, #31, 412628 <__fxstatat@plt+0xf238>
  41252c:	add	w9, w8, #0x8
  412530:	cmn	w8, #0x8
  412534:	stur	w9, [x29, #-8]
  412538:	b.gt	412628 <__fxstatat@plt+0xf238>
  41253c:	ldur	x9, [x29, #-24]
  412540:	add	x8, x9, x8
  412544:	b	412634 <__fxstatat@plt+0xf244>
  412548:	sub	w8, w1, #0x400
  41254c:	cmp	w8, #0xa
  412550:	b.hi	412604 <__fxstatat@plt+0xf214>  // b.pmore
  412554:	mov	w9, #0x1                   	// #1
  412558:	lsl	w9, w9, w8
  41255c:	mov	w10, #0x285                 	// #645
  412560:	tst	w9, w10
  412564:	b.ne	412580 <__fxstatat@plt+0xf190>  // b.any
  412568:	mov	w10, #0x502                 	// #1282
  41256c:	tst	w9, w10
  412570:	b.eq	4125d8 <__fxstatat@plt+0xf1e8>  // b.none
  412574:	mov	w0, w19
  412578:	bl	4031a0 <fcntl@plt>
  41257c:	b	4125bc <__fxstatat@plt+0xf1cc>
  412580:	ldursw	x8, [x29, #-8]
  412584:	tbz	w8, #31, 4125a4 <__fxstatat@plt+0xf1b4>
  412588:	add	w9, w8, #0x8
  41258c:	cmn	w8, #0x8
  412590:	stur	w9, [x29, #-8]
  412594:	b.gt	4125a4 <__fxstatat@plt+0xf1b4>
  412598:	ldur	x9, [x29, #-24]
  41259c:	add	x8, x9, x8
  4125a0:	b	4125b0 <__fxstatat@plt+0xf1c0>
  4125a4:	ldur	x8, [x29, #-32]
  4125a8:	add	x9, x8, #0x8
  4125ac:	stur	x9, [x29, #-32]
  4125b0:	ldr	w2, [x8]
  4125b4:	mov	w0, w19
  4125b8:	bl	4031a0 <fcntl@plt>
  4125bc:	mov	w20, w0
  4125c0:	mov	w0, w20
  4125c4:	ldp	x20, x19, [sp, #240]
  4125c8:	ldp	x22, x21, [sp, #224]
  4125cc:	ldp	x29, x30, [sp, #208]
  4125d0:	add	sp, sp, #0x100
  4125d4:	ret
  4125d8:	cmp	w8, #0x6
  4125dc:	b.ne	412604 <__fxstatat@plt+0xf214>  // b.any
  4125e0:	ldursw	x8, [x29, #-8]
  4125e4:	tbz	w8, #31, 412644 <__fxstatat@plt+0xf254>
  4125e8:	add	w9, w8, #0x8
  4125ec:	cmn	w8, #0x8
  4125f0:	stur	w9, [x29, #-8]
  4125f4:	b.gt	412644 <__fxstatat@plt+0xf254>
  4125f8:	ldur	x9, [x29, #-24]
  4125fc:	add	x8, x9, x8
  412600:	b	412650 <__fxstatat@plt+0xf260>
  412604:	ldursw	x8, [x29, #-8]
  412608:	tbz	w8, #31, 4126b0 <__fxstatat@plt+0xf2c0>
  41260c:	add	w9, w8, #0x8
  412610:	cmn	w8, #0x8
  412614:	stur	w9, [x29, #-8]
  412618:	b.gt	4126b0 <__fxstatat@plt+0xf2c0>
  41261c:	ldur	x9, [x29, #-24]
  412620:	add	x8, x9, x8
  412624:	b	4126bc <__fxstatat@plt+0xf2cc>
  412628:	ldur	x8, [x29, #-32]
  41262c:	add	x9, x8, #0x8
  412630:	stur	x9, [x29, #-32]
  412634:	ldr	w2, [x8]
  412638:	mov	w0, w19
  41263c:	mov	w1, wzr
  412640:	b	4125b8 <__fxstatat@plt+0xf1c8>
  412644:	ldur	x8, [x29, #-32]
  412648:	add	x9, x8, #0x8
  41264c:	stur	x9, [x29, #-32]
  412650:	adrp	x22, 428000 <__progname@@GLIBC_2.17+0x1ad8>
  412654:	ldr	w9, [x22, #2816]
  412658:	ldr	w21, [x8]
  41265c:	tbnz	w9, #31, 4126d8 <__fxstatat@plt+0xf2e8>
  412660:	mov	w1, #0x406                 	// #1030
  412664:	mov	w0, w19
  412668:	mov	w2, w21
  41266c:	bl	4031a0 <fcntl@plt>
  412670:	mov	w20, w0
  412674:	tbz	w0, #31, 4126cc <__fxstatat@plt+0xf2dc>
  412678:	bl	403310 <__errno_location@plt>
  41267c:	ldr	w8, [x0]
  412680:	cmp	w8, #0x16
  412684:	b.ne	4126cc <__fxstatat@plt+0xf2dc>  // b.any
  412688:	mov	w0, w19
  41268c:	mov	w1, wzr
  412690:	mov	w2, w21
  412694:	bl	4031a0 <fcntl@plt>
  412698:	mov	w20, w0
  41269c:	tbnz	w0, #31, 4125c0 <__fxstatat@plt+0xf1d0>
  4126a0:	mov	w8, #0xffffffff            	// #-1
  4126a4:	str	w8, [x22, #2816]
  4126a8:	mov	w8, #0x1                   	// #1
  4126ac:	b	4126f8 <__fxstatat@plt+0xf308>
  4126b0:	ldur	x8, [x29, #-32]
  4126b4:	add	x9, x8, #0x8
  4126b8:	stur	x9, [x29, #-32]
  4126bc:	ldr	x2, [x8]
  4126c0:	mov	w0, w19
  4126c4:	bl	4031a0 <fcntl@plt>
  4126c8:	b	4125bc <__fxstatat@plt+0xf1cc>
  4126cc:	mov	w8, #0x1                   	// #1
  4126d0:	str	w8, [x22, #2816]
  4126d4:	b	4125c0 <__fxstatat@plt+0xf1d0>
  4126d8:	mov	w0, w19
  4126dc:	mov	w1, wzr
  4126e0:	mov	w2, w21
  4126e4:	bl	4031a0 <fcntl@plt>
  4126e8:	ldr	w8, [x22, #2816]
  4126ec:	mov	w20, w0
  4126f0:	cmn	w8, #0x1
  4126f4:	cset	w8, eq  // eq = none
  4126f8:	cbz	w8, 4125c0 <__fxstatat@plt+0xf1d0>
  4126fc:	tbnz	w20, #31, 4125c0 <__fxstatat@plt+0xf1d0>
  412700:	mov	w1, #0x1                   	// #1
  412704:	mov	w0, w20
  412708:	bl	4031a0 <fcntl@plt>
  41270c:	tbnz	w0, #31, 412728 <__fxstatat@plt+0xf338>
  412710:	orr	w2, w0, #0x1
  412714:	mov	w1, #0x2                   	// #2
  412718:	mov	w0, w20
  41271c:	bl	4031a0 <fcntl@plt>
  412720:	cmn	w0, #0x1
  412724:	b.ne	4125c0 <__fxstatat@plt+0xf1d0>  // b.any
  412728:	bl	403310 <__errno_location@plt>
  41272c:	ldr	w21, [x0]
  412730:	mov	x19, x0
  412734:	mov	w0, w20
  412738:	bl	402f60 <close@plt>
  41273c:	str	w21, [x19]
  412740:	mov	w20, #0xffffffff            	// #-1
  412744:	b	4125c0 <__fxstatat@plt+0xf1d0>
  412748:	mov	w8, w0
  41274c:	cmp	w0, #0x26
  412750:	mov	w0, wzr
  412754:	b.hi	412774 <__fxstatat@plt+0xf384>  // b.pmore
  412758:	mov	w9, w8
  41275c:	mov	w10, #0x1                   	// #1
  412760:	lsl	x9, x10, x9
  412764:	mov	x10, #0x410000              	// #4259840
  412768:	movk	x10, #0x40, lsl #32
  41276c:	tst	x9, x10
  412770:	b.ne	41277c <__fxstatat@plt+0xf38c>  // b.any
  412774:	cmp	w8, #0x5f
  412778:	b.ne	412780 <__fxstatat@plt+0xf390>  // b.any
  41277c:	ret
  412780:	mov	w0, #0x1                   	// #1
  412784:	ret
  412788:	stp	x29, x30, [sp, #-48]!
  41278c:	stp	x22, x21, [sp, #16]
  412790:	stp	x20, x19, [sp, #32]
  412794:	mov	x29, sp
  412798:	mov	x20, x1
  41279c:	bl	402da0 <fopen@plt>
  4127a0:	mov	x19, x0
  4127a4:	cbz	x0, 412820 <__fxstatat@plt+0xf430>
  4127a8:	mov	x0, x19
  4127ac:	bl	402d40 <fileno@plt>
  4127b0:	cmp	w0, #0x2
  4127b4:	b.hi	412820 <__fxstatat@plt+0xf430>  // b.pmore
  4127b8:	bl	4123fc <__fxstatat@plt+0xf00c>
  4127bc:	tbnz	w0, #31, 412804 <__fxstatat@plt+0xf414>
  4127c0:	mov	w21, w0
  4127c4:	mov	x0, x19
  4127c8:	bl	412408 <__fxstatat@plt+0xf018>
  4127cc:	cbnz	w0, 4127e4 <__fxstatat@plt+0xf3f4>
  4127d0:	mov	w0, w21
  4127d4:	mov	x1, x20
  4127d8:	bl	402e80 <fdopen@plt>
  4127dc:	mov	x19, x0
  4127e0:	cbnz	x0, 412820 <__fxstatat@plt+0xf430>
  4127e4:	bl	403310 <__errno_location@plt>
  4127e8:	ldr	w22, [x0]
  4127ec:	mov	x20, x0
  4127f0:	mov	w0, w21
  4127f4:	bl	402f60 <close@plt>
  4127f8:	mov	x19, xzr
  4127fc:	str	w22, [x20]
  412800:	b	412820 <__fxstatat@plt+0xf430>
  412804:	bl	403310 <__errno_location@plt>
  412808:	ldr	w21, [x0]
  41280c:	mov	x20, x0
  412810:	mov	x0, x19
  412814:	bl	412408 <__fxstatat@plt+0xf018>
  412818:	mov	x19, xzr
  41281c:	str	w21, [x20]
  412820:	mov	x0, x19
  412824:	ldp	x20, x19, [sp, #32]
  412828:	ldp	x22, x21, [sp, #16]
  41282c:	ldp	x29, x30, [sp], #48
  412830:	ret
  412834:	nop
  412838:	stp	x29, x30, [sp, #-64]!
  41283c:	mov	x29, sp
  412840:	stp	x19, x20, [sp, #16]
  412844:	adrp	x20, 425000 <__fxstatat@plt+0x21c10>
  412848:	add	x20, x20, #0xdd0
  41284c:	stp	x21, x22, [sp, #32]
  412850:	adrp	x21, 425000 <__fxstatat@plt+0x21c10>
  412854:	add	x21, x21, #0xdc8
  412858:	sub	x20, x20, x21
  41285c:	mov	w22, w0
  412860:	stp	x23, x24, [sp, #48]
  412864:	mov	x23, x1
  412868:	mov	x24, x2
  41286c:	bl	402b08 <mbrtowc@plt-0x38>
  412870:	cmp	xzr, x20, asr #3
  412874:	b.eq	4128a0 <__fxstatat@plt+0xf4b0>  // b.none
  412878:	asr	x20, x20, #3
  41287c:	mov	x19, #0x0                   	// #0
  412880:	ldr	x3, [x21, x19, lsl #3]
  412884:	mov	x2, x24
  412888:	add	x19, x19, #0x1
  41288c:	mov	x1, x23
  412890:	mov	w0, w22
  412894:	blr	x3
  412898:	cmp	x20, x19
  41289c:	b.ne	412880 <__fxstatat@plt+0xf490>  // b.any
  4128a0:	ldp	x19, x20, [sp, #16]
  4128a4:	ldp	x21, x22, [sp, #32]
  4128a8:	ldp	x23, x24, [sp, #48]
  4128ac:	ldp	x29, x30, [sp], #64
  4128b0:	ret
  4128b4:	nop
  4128b8:	ret
  4128bc:	nop
  4128c0:	adrp	x2, 426000 <__fxstatat@plt+0x22c10>
  4128c4:	mov	x1, #0x0                   	// #0
  4128c8:	ldr	x2, [x2, #1128]
  4128cc:	b	402c70 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004128d0 <.fini>:
  4128d0:	stp	x29, x30, [sp, #-16]!
  4128d4:	mov	x29, sp
  4128d8:	ldp	x29, x30, [sp], #16
  4128dc:	ret
