$comment
	File created using the following command:
		vcd file Decoder.msim.vcd -direction
$end
$date
	Thu Mar 14 21:38:03 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Decoder_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # E $end
$var wire 1 $ Y0 $end
$var wire 1 % Y1 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y3 $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Y0~output_o $end
$var wire 1 0 Y1~output_o $end
$var wire 1 1 Y2~output_o $end
$var wire 1 2 Y3~output_o $end
$var wire 1 3 E~input_o $end
$var wire 1 4 A1~input_o $end
$var wire 1 5 A0~input_o $end
$var wire 1 6 inst2~combout $end
$var wire 1 7 inst3~combout $end
$var wire 1 8 inst4~combout $end
$var wire 1 9 inst5~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
1'
x(
0)
1*
x+
1,
1-
1.
0/
10
11
12
03
04
05
06
17
18
19
$end
#100000
1#
13
0(
16
1/
1$
#200000
1!
0#
15
03
1(
07
00
0%
#300000
1#
13
0(
17
10
1%
#400000
1"
0!
0#
14
05
03
1(
08
01
0&
#500000
1#
13
0(
18
11
1&
#600000
1!
0#
15
03
1(
09
02
0'
#700000
1#
13
0(
19
12
1'
#800000
0"
0!
0#
04
05
03
1(
06
0/
0$
#900000
1#
13
0(
16
1/
1$
#1000000
