{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454105256042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454105256045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 17:07:35 2016 " "Processing started: Fri Jan 29 17:07:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454105256045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454105256045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454105256045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1454105256655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(128) " "Verilog HDL warning at SoCKit_Top.sv(128): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454105256809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(142) " "Verilog HDL warning at SoCKit_Top.sv(142): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454105256810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(143) " "Verilog HDL warning at SoCKit_Top.sv(143): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454105256810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(145) " "Verilog HDL warning at SoCKit_Top.sv(145): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454105256810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(150) " "Verilog HDL warning at SoCKit_Top.sv(150): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454105256810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/SoCKit_Top.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454105256816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/VGA_LED_Emulator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454105256824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256834 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256834 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex7seg " "Found entity 3: hex7seg" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256834 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454105256834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454105256834 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "dout lab1.sv(53) " "Verilog HDL error at lab1.sv(53): value cannot be assigned to input \"dout\"" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 53 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454105256836 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "dout lab1.sv(59) " "Verilog HDL error at lab1.sv(59): value cannot be assigned to input \"dout\"" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/aj2672/Desktop/lab1/lab1.sv" 59 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454105256836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454105256989 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1454105257002 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454105257172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 29 17:07:37 2016 " "Processing ended: Fri Jan 29 17:07:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454105257172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454105257172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454105257172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454105257172 ""}
