

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'
================================================================
* Date:           Wed Feb  5 16:21:28 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.290 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   190467|   190467|  3.809 ms|  3.809 ms|  190467|  190467|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer3_loop_row_Loop_col_loop  |   190465|   190465|       618|        152|        152|  1250|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 152, depth = 618


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 618
* Pipeline : 1
  Pipeline-0 : II = 152, D = 618, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.2>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 621 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 622 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 623 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 624 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 625 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 626 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 627 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten32"   --->   Operation 628 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 629 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 0, i6 %i" [cnn_lenet.cpp:29]   --->   Operation 629 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 630 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten19"   --->   Operation 630 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 631 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 0, i3 %j" [cnn_lenet.cpp:29]   --->   Operation 631 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 632 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 0, i3 %k" [cnn_lenet.cpp:29]   --->   Operation 632 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln0 = br void %kernelRow_Loop"   --->   Operation 633 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i11 %indvar_flatten32" [cnn_lenet.cpp:50]   --->   Operation 634 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (1.63ns)   --->   "%icmp_ln50 = icmp_eq  i11 %indvar_flatten32_load, i11 1250" [cnn_lenet.cpp:50]   --->   Operation 635 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (1.63ns)   --->   "%add_ln50 = add i11 %indvar_flatten32_load, i11 1" [cnn_lenet.cpp:50]   --->   Operation 636 'add' 'add_ln50' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc203, void %for.end205.exitStub" [cnn_lenet.cpp:50]   --->   Operation 637 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i6 %indvar_flatten19" [cnn_lenet.cpp:51]   --->   Operation 638 'load' 'indvar_flatten19_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [cnn_lenet.cpp:50]   --->   Operation 639 'load' 'i_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (1.82ns)   --->   "%icmp_ln51 = icmp_eq  i6 %indvar_flatten19_load, i6 25" [cnn_lenet.cpp:51]   --->   Operation 640 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i6 %i_load, i6 1" [cnn_lenet.cpp:50]   --->   Operation 641 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (1.18ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i6 %add_ln50_1, i6 %i_load" [cnn_lenet.cpp:50]   --->   Operation 642 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %select_ln50" [cnn_lenet.cpp:50]   --->   Operation 643 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i6 %select_ln50" [cnn_lenet.cpp:50]   --->   Operation 644 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (4.35ns)   --->   "%empty = mul i14 %zext_ln50_1, i14 156" [cnn_lenet.cpp:50]   --->   Operation 645 'mul' 'empty' <Predicate = (!icmp_ln50)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%empty_16 = trunc i14 %empty" [cnn_lenet.cpp:50]   --->   Operation 646 'trunc' 'empty_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%empty_17 = or i13 %empty_16, i13 1" [cnn_lenet.cpp:50]   --->   Operation 647 'or' 'empty_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%p_cast86 = zext i13 %empty_17" [cnn_lenet.cpp:50]   --->   Operation 648 'zext' 'p_cast86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 649 [3/3] (1.05ns) (grouped into DSP with root node add_ln66_2)   --->   "%empty_18 = mul i11 %zext_ln50, i11 25" [cnn_lenet.cpp:50]   --->   Operation 649 'mul' 'empty_18' <Predicate = (!icmp_ln50)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_2 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast86" [cnn_lenet.cpp:50]   --->   Operation 650 'getelementptr' 'Layer2_Weights_CPU_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 651 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_2" [cnn_lenet.cpp:50]   --->   Operation 651 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_1 : Operation 652 [1/1] (1.82ns)   --->   "%add_ln51_1 = add i6 %indvar_flatten19_load, i6 1" [cnn_lenet.cpp:51]   --->   Operation 652 'add' 'add_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (1.18ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i6 1, i6 %add_ln51_1" [cnn_lenet.cpp:51]   --->   Operation 653 'select' 'select_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (1.58ns)   --->   "%store_ln50 = store i11 %add_ln50, i11 %indvar_flatten32" [cnn_lenet.cpp:50]   --->   Operation 654 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_1 : Operation 655 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 %select_ln50, i6 %i" [cnn_lenet.cpp:29]   --->   Operation 655 'store' 'store_ln29' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_1 : Operation 656 [1/1] (1.58ns)   --->   "%store_ln51 = store i6 %select_ln51_1, i6 %indvar_flatten19" [cnn_lenet.cpp:51]   --->   Operation 656 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.2>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [cnn_lenet.cpp:52]   --->   Operation 657 'load' 'k_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [cnn_lenet.cpp:29]   --->   Operation 658 'load' 'j_load' <Predicate = (!icmp_ln50 & !icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.98ns)   --->   "%select_ln29 = select i1 %icmp_ln51, i3 0, i3 %j_load" [cnn_lenet.cpp:29]   --->   Operation 659 'select' 'select_ln29' <Predicate = (!icmp_ln50)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln51, i1 1" [cnn_lenet.cpp:29]   --->   Operation 660 'xor' 'xor_ln29' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (1.65ns)   --->   "%icmp_ln52 = icmp_eq  i3 %k_load, i3 5" [cnn_lenet.cpp:52]   --->   Operation 661 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln52, i1 %xor_ln29" [cnn_lenet.cpp:29]   --->   Operation 662 'and' 'and_ln29' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (1.65ns)   --->   "%add_ln51 = add i3 %select_ln29, i3 1" [cnn_lenet.cpp:51]   --->   Operation 663 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29 = or i1 %and_ln29, i1 %icmp_ln51" [cnn_lenet.cpp:29]   --->   Operation 664 'or' 'or_ln29' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %or_ln29, i3 0, i3 %k_load" [cnn_lenet.cpp:29]   --->   Operation 665 'select' 'select_ln29_1' <Predicate = (!icmp_ln50)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.98ns)   --->   "%select_ln51 = select i1 %and_ln29, i3 %add_ln51, i3 %select_ln29" [cnn_lenet.cpp:51]   --->   Operation 666 'select' 'select_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%p_cast85 = zext i14 %empty" [cnn_lenet.cpp:50]   --->   Operation 667 'zext' 'p_cast85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast85" [cnn_lenet.cpp:50]   --->   Operation 668 'getelementptr' 'Layer2_Weights_CPU_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 669 [2/2] (3.25ns)   --->   "%somme = load i13 %Layer2_Weights_CPU_addr" [cnn_lenet.cpp:50]   --->   Operation 669 'load' 'somme' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_2 : Operation 670 [2/3] (1.05ns) (grouped into DSP with root node add_ln66_2)   --->   "%empty_18 = mul i11 %zext_ln50, i11 25" [cnn_lenet.cpp:50]   --->   Operation 670 'mul' 'empty_18' <Predicate = (!icmp_ln50)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 671 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_2" [cnn_lenet.cpp:50]   --->   Operation 671 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i3 %select_ln51" [cnn_lenet.cpp:51]   --->   Operation 672 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (3.78ns)   --->   "%empty_168 = mul i8 %zext_ln51, i8 26" [cnn_lenet.cpp:51]   --->   Operation 673 'mul' 'empty_168' <Predicate = (!icmp_ln50)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%empty_169 = trunc i8 %empty_168" [cnn_lenet.cpp:51]   --->   Operation 674 'trunc' 'empty_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%p_cast239 = zext i8 %empty_168" [cnn_lenet.cpp:51]   --->   Operation 675 'zext' 'p_cast239' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (1.82ns)   --->   "%empty_170 = add i9 %p_cast239, i9 169" [cnn_lenet.cpp:51]   --->   Operation 676 'add' 'empty_170' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln29_1, i1 0" [cnn_lenet.cpp:29]   --->   Operation 677 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i4 %tmp_3" [cnn_lenet.cpp:58]   --->   Operation 678 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i4 %tmp_3" [cnn_lenet.cpp:58]   --->   Operation 679 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (1.87ns)   --->   "%add_ln58 = add i7 %zext_ln58_3, i7 %empty_169" [cnn_lenet.cpp:58]   --->   Operation 680 'add' 'add_ln58' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i7 %add_ln58" [cnn_lenet.cpp:58]   --->   Operation 681 'zext' 'zext_ln58_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_4" [cnn_lenet.cpp:58]   --->   Operation 682 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 683 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:58]   --->   Operation 683 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 684 [1/1] (1.82ns)   --->   "%add_ln59 = add i9 %zext_ln58_2, i9 %empty_170" [cnn_lenet.cpp:59]   --->   Operation 684 'add' 'add_ln59' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %add_ln59" [cnn_lenet.cpp:59]   --->   Operation 685 'zext' 'zext_ln59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_1 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59" [cnn_lenet.cpp:59]   --->   Operation 686 'getelementptr' 'Layer2_Neurons_CPU_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 687 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [cnn_lenet.cpp:59]   --->   Operation 687 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 688 [1/1] (1.65ns)   --->   "%add_ln52 = add i3 %select_ln29_1, i3 1" [cnn_lenet.cpp:52]   --->   Operation 688 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 %select_ln51, i3 %j" [cnn_lenet.cpp:29]   --->   Operation 689 'store' 'store_ln29' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 690 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 %add_ln52, i3 %k" [cnn_lenet.cpp:29]   --->   Operation 690 'store' 'store_ln29' <Predicate = (!icmp_ln50)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.90>
ST_3 : Operation 691 [1/2] (3.25ns)   --->   "%somme = load i13 %Layer2_Weights_CPU_addr" [cnn_lenet.cpp:50]   --->   Operation 691 'load' 'somme' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_3 : Operation 692 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%empty_18 = mul i11 %zext_ln50, i11 25" [cnn_lenet.cpp:50]   --->   Operation 692 'mul' 'empty_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%empty_20 = or i13 %empty_16, i13 2" [cnn_lenet.cpp:50]   --->   Operation 693 'or' 'empty_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%p_cast88 = zext i13 %empty_20" [cnn_lenet.cpp:50]   --->   Operation 694 'zext' 'p_cast88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_3 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast88" [cnn_lenet.cpp:50]   --->   Operation 695 'getelementptr' 'Layer2_Weights_CPU_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 696 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_3" [cnn_lenet.cpp:50]   --->   Operation 696 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%p_cast32 = zext i8 %empty_168" [cnn_lenet.cpp:51]   --->   Operation 697 'zext' 'p_cast32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (1.82ns)   --->   "%empty_171 = add i9 %p_cast239, i9 338" [cnn_lenet.cpp:51]   --->   Operation 698 'add' 'empty_171' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (1.73ns)   --->   "%empty_172 = add i10 %p_cast32, i10 507" [cnn_lenet.cpp:51]   --->   Operation 699 'add' 'empty_172' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %select_ln29_1" [cnn_lenet.cpp:52]   --->   Operation 700 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i4 %tmp_3" [cnn_lenet.cpp:58]   --->   Operation 701 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 702 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:58]   --->   Operation 702 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 703 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [cnn_lenet.cpp:59]   --->   Operation 703 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 704 [1/1] (1.82ns)   --->   "%add_ln60 = add i9 %zext_ln58_2, i9 %empty_171" [cnn_lenet.cpp:60]   --->   Operation 704 'add' 'add_ln60' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %add_ln60" [cnn_lenet.cpp:60]   --->   Operation 705 'zext' 'zext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_2 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60" [cnn_lenet.cpp:60]   --->   Operation 706 'getelementptr' 'Layer2_Neurons_CPU_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 707 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [cnn_lenet.cpp:60]   --->   Operation 707 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 708 [1/1] (1.73ns)   --->   "%add_ln61 = add i10 %zext_ln58_1, i10 %empty_172" [cnn_lenet.cpp:61]   --->   Operation 708 'add' 'add_ln61' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i10 %add_ln61" [cnn_lenet.cpp:61]   --->   Operation 709 'zext' 'zext_ln61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_3 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61" [cnn_lenet.cpp:61]   --->   Operation 710 'getelementptr' 'Layer2_Neurons_CPU_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 711 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [cnn_lenet.cpp:61]   --->   Operation 711 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 712 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln66_2 = add i11 %empty_18, i11 %zext_ln52" [cnn_lenet.cpp:66]   --->   Operation 712 'add' 'add_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 713 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_3" [cnn_lenet.cpp:50]   --->   Operation 713 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%empty_21 = or i13 %empty_16, i13 3" [cnn_lenet.cpp:50]   --->   Operation 714 'or' 'empty_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.00ns)   --->   "%p_cast89 = zext i13 %empty_21" [cnn_lenet.cpp:50]   --->   Operation 715 'zext' 'p_cast89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_4 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast89" [cnn_lenet.cpp:50]   --->   Operation 716 'getelementptr' 'Layer2_Weights_CPU_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 717 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_4" [cnn_lenet.cpp:50]   --->   Operation 717 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i3 %select_ln51" [cnn_lenet.cpp:51]   --->   Operation 718 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln51, i2 0" [cnn_lenet.cpp:51]   --->   Operation 719 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (1.73ns)   --->   "%empty_173 = add i10 %p_cast32, i10 676" [cnn_lenet.cpp:51]   --->   Operation 720 'add' 'empty_173' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (1.82ns)   --->   "%empty_174 = add i9 %p_cast239, i9 333" [cnn_lenet.cpp:51]   --->   Operation 721 'add' 'empty_174' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %Layer2_Neurons_CPU_load" [cnn_lenet.cpp:58]   --->   Operation 722 'fmul' 'mul1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [cnn_lenet.cpp:60]   --->   Operation 723 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 724 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [cnn_lenet.cpp:61]   --->   Operation 724 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 725 [1/1] (1.73ns)   --->   "%add_ln62 = add i10 %zext_ln58_1, i10 %empty_173" [cnn_lenet.cpp:62]   --->   Operation 725 'add' 'add_ln62' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %add_ln62" [cnn_lenet.cpp:62]   --->   Operation 726 'zext' 'zext_ln62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_4 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62" [cnn_lenet.cpp:62]   --->   Operation 727 'getelementptr' 'Layer2_Neurons_CPU_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 728 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [cnn_lenet.cpp:62]   --->   Operation 728 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 729 [1/1] (1.82ns)   --->   "%add_ln63 = add i9 %zext_ln58_2, i9 %empty_174" [cnn_lenet.cpp:63]   --->   Operation 729 'add' 'add_ln63' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i9 %add_ln63" [cnn_lenet.cpp:63]   --->   Operation 730 'sext' 'sext_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %sext_ln63" [cnn_lenet.cpp:63]   --->   Operation 731 'zext' 'zext_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_5 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63" [cnn_lenet.cpp:63]   --->   Operation 732 'getelementptr' 'Layer2_Neurons_CPU_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 733 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [cnn_lenet.cpp:63]   --->   Operation 733 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 734 [1/1] (1.78ns)   --->   "%add_ln66_1 = add i5 %p_shl, i5 %zext_ln51_1" [cnn_lenet.cpp:66]   --->   Operation 734 'add' 'add_ln66_1' <Predicate = (!icmp_ln50)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %add_ln66_1" [cnn_lenet.cpp:66]   --->   Operation 735 'zext' 'zext_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 736 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln66_2 = add i11 %empty_18, i11 %zext_ln52" [cnn_lenet.cpp:66]   --->   Operation 736 'add' 'add_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [1/1] (1.63ns)   --->   "%add_ln66 = add i11 %add_ln66_2, i11 %zext_ln66" [cnn_lenet.cpp:66]   --->   Operation 737 'add' 'add_ln66' <Predicate = (!icmp_ln50)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 738 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_4" [cnn_lenet.cpp:50]   --->   Operation 738 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_5 : Operation 739 [1/1] (1.67ns)   --->   "%empty_22 = add i13 %empty_16, i13 4" [cnn_lenet.cpp:50]   --->   Operation 739 'add' 'empty_22' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%p_cast90 = zext i13 %empty_22" [cnn_lenet.cpp:50]   --->   Operation 740 'zext' 'p_cast90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_5 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast90" [cnn_lenet.cpp:50]   --->   Operation 741 'getelementptr' 'Layer2_Weights_CPU_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 742 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_5" [cnn_lenet.cpp:50]   --->   Operation 742 'load' 'Layer2_Weights_CPU_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_5 : Operation 743 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %Layer2_Neurons_CPU_load" [cnn_lenet.cpp:58]   --->   Operation 743 'fmul' 'mul1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 744 [2/2] (12.3ns)   --->   "%mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %Layer2_Neurons_CPU_load_1" [cnn_lenet.cpp:59]   --->   Operation 744 'fmul' 'mul2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [cnn_lenet.cpp:62]   --->   Operation 745 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 746 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [cnn_lenet.cpp:63]   --->   Operation 746 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%or_ln58 = or i4 %tmp_3, i4 1" [cnn_lenet.cpp:58]   --->   Operation 747 'or' 'or_ln58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i4 %or_ln58" [cnn_lenet.cpp:58]   --->   Operation 748 'zext' 'zext_ln58_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln58_8 = zext i4 %or_ln58" [cnn_lenet.cpp:58]   --->   Operation 749 'zext' 'zext_ln58_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (1.87ns)   --->   "%add_ln58_1 = add i7 %zext_ln58_8, i7 %empty_169" [cnn_lenet.cpp:58]   --->   Operation 750 'add' 'add_ln58_1' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln58_9 = zext i7 %add_ln58_1" [cnn_lenet.cpp:58]   --->   Operation 751 'zext' 'zext_ln58_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_6 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_9" [cnn_lenet.cpp:58]   --->   Operation 752 'getelementptr' 'Layer2_Neurons_CPU_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 753 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [cnn_lenet.cpp:58]   --->   Operation 753 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 754 [1/1] (1.82ns)   --->   "%add_ln59_1 = add i9 %zext_ln58_7, i9 %empty_170" [cnn_lenet.cpp:59]   --->   Operation 754 'add' 'add_ln59_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %add_ln59_1" [cnn_lenet.cpp:59]   --->   Operation 755 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_7 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_1" [cnn_lenet.cpp:59]   --->   Operation 756 'getelementptr' 'Layer2_Neurons_CPU_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 757 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [cnn_lenet.cpp:59]   --->   Operation 757 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 758 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_5" [cnn_lenet.cpp:50]   --->   Operation 758 'load' 'Layer2_Weights_CPU_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_6 : Operation 759 [1/1] (1.67ns)   --->   "%empty_23 = add i13 %empty_16, i13 5" [cnn_lenet.cpp:50]   --->   Operation 759 'add' 'empty_23' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [1/1] (0.00ns)   --->   "%p_cast91 = zext i13 %empty_23" [cnn_lenet.cpp:50]   --->   Operation 760 'zext' 'p_cast91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_6 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast91" [cnn_lenet.cpp:50]   --->   Operation 761 'getelementptr' 'Layer2_Weights_CPU_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 762 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_6" [cnn_lenet.cpp:50]   --->   Operation 762 'load' 'Layer2_Weights_CPU_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_6 : Operation 763 [4/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:58]   --->   Operation 763 'fadd' 'somme_1' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/2] (12.3ns)   --->   "%mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %Layer2_Neurons_CPU_load_1" [cnn_lenet.cpp:59]   --->   Operation 764 'fmul' 'mul2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 765 [2/2] (12.3ns)   --->   "%mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %Layer2_Neurons_CPU_load_2" [cnn_lenet.cpp:60]   --->   Operation 765 'fmul' 'mul3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i4 %or_ln58" [cnn_lenet.cpp:58]   --->   Operation 766 'zext' 'zext_ln58_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 767 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [cnn_lenet.cpp:58]   --->   Operation 767 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 768 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [cnn_lenet.cpp:59]   --->   Operation 768 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 769 [1/1] (1.82ns)   --->   "%add_ln60_1 = add i9 %zext_ln58_7, i9 %empty_171" [cnn_lenet.cpp:60]   --->   Operation 769 'add' 'add_ln60_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %add_ln60_1" [cnn_lenet.cpp:60]   --->   Operation 770 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 771 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_8 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_1" [cnn_lenet.cpp:60]   --->   Operation 771 'getelementptr' 'Layer2_Neurons_CPU_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 772 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [cnn_lenet.cpp:60]   --->   Operation 772 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 773 [1/1] (1.73ns)   --->   "%add_ln61_1 = add i10 %zext_ln58_6, i10 %empty_172" [cnn_lenet.cpp:61]   --->   Operation 773 'add' 'add_ln61_1' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i10 %add_ln61_1" [cnn_lenet.cpp:61]   --->   Operation 774 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 775 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_9 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_1" [cnn_lenet.cpp:61]   --->   Operation 775 'getelementptr' 'Layer2_Neurons_CPU_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 776 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [cnn_lenet.cpp:61]   --->   Operation 776 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 777 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_6" [cnn_lenet.cpp:50]   --->   Operation 777 'load' 'Layer2_Weights_CPU_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 778 [1/1] (1.67ns)   --->   "%empty_24 = add i13 %empty_16, i13 6" [cnn_lenet.cpp:50]   --->   Operation 778 'add' 'empty_24' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%p_cast92 = zext i13 %empty_24" [cnn_lenet.cpp:50]   --->   Operation 779 'zext' 'p_cast92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_7 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast92" [cnn_lenet.cpp:50]   --->   Operation 780 'getelementptr' 'Layer2_Weights_CPU_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 781 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_7" [cnn_lenet.cpp:50]   --->   Operation 781 'load' 'Layer2_Weights_CPU_load_5' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 782 [3/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:58]   --->   Operation 782 'fadd' 'somme_1' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/2] (12.3ns)   --->   "%mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %Layer2_Neurons_CPU_load_2" [cnn_lenet.cpp:60]   --->   Operation 783 'fmul' 'mul3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [2/2] (12.3ns)   --->   "%mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %Layer2_Neurons_CPU_load_3" [cnn_lenet.cpp:61]   --->   Operation 784 'fmul' 'mul4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [cnn_lenet.cpp:60]   --->   Operation 785 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 786 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [cnn_lenet.cpp:61]   --->   Operation 786 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 787 [1/1] (1.73ns)   --->   "%add_ln62_1 = add i10 %zext_ln58_6, i10 %empty_173" [cnn_lenet.cpp:62]   --->   Operation 787 'add' 'add_ln62_1' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i10 %add_ln62_1" [cnn_lenet.cpp:62]   --->   Operation 788 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 789 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_10 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_1" [cnn_lenet.cpp:62]   --->   Operation 789 'getelementptr' 'Layer2_Neurons_CPU_addr_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 790 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [cnn_lenet.cpp:62]   --->   Operation 790 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 791 [1/1] (1.82ns)   --->   "%add_ln63_1 = add i9 %zext_ln58_7, i9 %empty_174" [cnn_lenet.cpp:63]   --->   Operation 791 'add' 'add_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i9 %add_ln63_1" [cnn_lenet.cpp:63]   --->   Operation 792 'sext' 'sext_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i10 %sext_ln63_1" [cnn_lenet.cpp:63]   --->   Operation 793 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 794 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_11 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_1" [cnn_lenet.cpp:63]   --->   Operation 794 'getelementptr' 'Layer2_Neurons_CPU_addr_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 795 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [cnn_lenet.cpp:63]   --->   Operation 795 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 796 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_7" [cnn_lenet.cpp:50]   --->   Operation 796 'load' 'Layer2_Weights_CPU_load_5' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 797 [1/1] (1.67ns)   --->   "%empty_25 = add i13 %empty_16, i13 7" [cnn_lenet.cpp:50]   --->   Operation 797 'add' 'empty_25' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 798 [1/1] (0.00ns)   --->   "%p_cast93 = zext i13 %empty_25" [cnn_lenet.cpp:50]   --->   Operation 798 'zext' 'p_cast93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_8 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast93" [cnn_lenet.cpp:50]   --->   Operation 799 'getelementptr' 'Layer2_Weights_CPU_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 800 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_8" [cnn_lenet.cpp:50]   --->   Operation 800 'load' 'Layer2_Weights_CPU_load_6' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 801 [2/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:58]   --->   Operation 801 'fadd' 'somme_1' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 802 [1/2] (12.3ns)   --->   "%mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %Layer2_Neurons_CPU_load_3" [cnn_lenet.cpp:61]   --->   Operation 802 'fmul' 'mul4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 803 [2/2] (12.3ns)   --->   "%mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %Layer2_Neurons_CPU_load_4" [cnn_lenet.cpp:62]   --->   Operation 803 'fmul' 'mul5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 804 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [cnn_lenet.cpp:62]   --->   Operation 804 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 805 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [cnn_lenet.cpp:63]   --->   Operation 805 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 806 [1/1] (1.73ns)   --->   "%add_ln58_2 = add i4 %tmp_3, i4 2" [cnn_lenet.cpp:58]   --->   Operation 806 'add' 'add_ln58_2' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln58_12 = zext i4 %add_ln58_2" [cnn_lenet.cpp:58]   --->   Operation 807 'zext' 'zext_ln58_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln58_13 = zext i4 %add_ln58_2" [cnn_lenet.cpp:58]   --->   Operation 808 'zext' 'zext_ln58_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 809 [1/1] (1.87ns)   --->   "%add_ln58_3 = add i7 %zext_ln58_13, i7 %empty_169" [cnn_lenet.cpp:58]   --->   Operation 809 'add' 'add_ln58_3' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln58_14 = zext i7 %add_ln58_3" [cnn_lenet.cpp:58]   --->   Operation 810 'zext' 'zext_ln58_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_12 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_14" [cnn_lenet.cpp:58]   --->   Operation 811 'getelementptr' 'Layer2_Neurons_CPU_addr_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 812 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [cnn_lenet.cpp:58]   --->   Operation 812 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 813 [1/1] (1.82ns)   --->   "%add_ln59_2 = add i9 %zext_ln58_12, i9 %empty_170" [cnn_lenet.cpp:59]   --->   Operation 813 'add' 'add_ln59_2' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i9 %add_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 814 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 815 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_13 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 815 'getelementptr' 'Layer2_Neurons_CPU_addr_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 816 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [cnn_lenet.cpp:59]   --->   Operation 816 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 817 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_8" [cnn_lenet.cpp:50]   --->   Operation 817 'load' 'Layer2_Weights_CPU_load_6' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 818 [1/1] (1.67ns)   --->   "%empty_26 = add i13 %empty_16, i13 8" [cnn_lenet.cpp:50]   --->   Operation 818 'add' 'empty_26' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 819 [1/1] (0.00ns)   --->   "%p_cast94 = zext i13 %empty_26" [cnn_lenet.cpp:50]   --->   Operation 819 'zext' 'p_cast94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 820 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_9 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast94" [cnn_lenet.cpp:50]   --->   Operation 820 'getelementptr' 'Layer2_Weights_CPU_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 821 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_9" [cnn_lenet.cpp:50]   --->   Operation 821 'load' 'Layer2_Weights_CPU_load_7' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 822 [1/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:58]   --->   Operation 822 'fadd' 'somme_1' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 823 [1/2] (12.3ns)   --->   "%mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %Layer2_Neurons_CPU_load_4" [cnn_lenet.cpp:62]   --->   Operation 823 'fmul' 'mul5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 824 [2/2] (12.3ns)   --->   "%mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %Layer2_Neurons_CPU_load_5" [cnn_lenet.cpp:63]   --->   Operation 824 'fmul' 'mul6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln58_11 = zext i4 %add_ln58_2" [cnn_lenet.cpp:58]   --->   Operation 825 'zext' 'zext_ln58_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 826 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [cnn_lenet.cpp:58]   --->   Operation 826 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 827 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [cnn_lenet.cpp:59]   --->   Operation 827 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 828 [1/1] (1.82ns)   --->   "%add_ln60_2 = add i9 %zext_ln58_12, i9 %empty_171" [cnn_lenet.cpp:60]   --->   Operation 828 'add' 'add_ln60_2' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i9 %add_ln60_2" [cnn_lenet.cpp:60]   --->   Operation 829 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 830 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_14 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_2" [cnn_lenet.cpp:60]   --->   Operation 830 'getelementptr' 'Layer2_Neurons_CPU_addr_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 831 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [cnn_lenet.cpp:60]   --->   Operation 831 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 832 [1/1] (1.73ns)   --->   "%add_ln61_2 = add i10 %zext_ln58_11, i10 %empty_172" [cnn_lenet.cpp:61]   --->   Operation 832 'add' 'add_ln61_2' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %add_ln61_2" [cnn_lenet.cpp:61]   --->   Operation 833 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 834 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_15 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_2" [cnn_lenet.cpp:61]   --->   Operation 834 'getelementptr' 'Layer2_Neurons_CPU_addr_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 835 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [cnn_lenet.cpp:61]   --->   Operation 835 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 836 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_9" [cnn_lenet.cpp:50]   --->   Operation 836 'load' 'Layer2_Weights_CPU_load_7' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 837 [1/1] (1.67ns)   --->   "%empty_27 = add i13 %empty_16, i13 9" [cnn_lenet.cpp:50]   --->   Operation 837 'add' 'empty_27' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [1/1] (0.00ns)   --->   "%p_cast95 = zext i13 %empty_27" [cnn_lenet.cpp:50]   --->   Operation 838 'zext' 'p_cast95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 839 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_10 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast95" [cnn_lenet.cpp:50]   --->   Operation 839 'getelementptr' 'Layer2_Weights_CPU_addr_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 840 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_10" [cnn_lenet.cpp:50]   --->   Operation 840 'load' 'Layer2_Weights_CPU_load_8' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 841 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul2" [cnn_lenet.cpp:59]   --->   Operation 841 'fadd' 'somme_2' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 842 [1/2] (12.3ns)   --->   "%mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %Layer2_Neurons_CPU_load_5" [cnn_lenet.cpp:63]   --->   Operation 842 'fmul' 'mul6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [2/2] (12.3ns)   --->   "%mul82_s = fmul i32 %Layer2_Weights_CPU_load_6, i32 %Layer2_Neurons_CPU_load_6" [cnn_lenet.cpp:58]   --->   Operation 843 'fmul' 'mul82_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [cnn_lenet.cpp:60]   --->   Operation 844 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 845 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [cnn_lenet.cpp:61]   --->   Operation 845 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 846 [1/1] (1.73ns)   --->   "%add_ln62_2 = add i10 %zext_ln58_11, i10 %empty_173" [cnn_lenet.cpp:62]   --->   Operation 846 'add' 'add_ln62_2' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62_2" [cnn_lenet.cpp:62]   --->   Operation 847 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 848 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_16 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_2" [cnn_lenet.cpp:62]   --->   Operation 848 'getelementptr' 'Layer2_Neurons_CPU_addr_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 849 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [cnn_lenet.cpp:62]   --->   Operation 849 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 850 [1/1] (1.82ns)   --->   "%add_ln63_2 = add i9 %zext_ln58_12, i9 %empty_174" [cnn_lenet.cpp:63]   --->   Operation 850 'add' 'add_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i9 %add_ln63_2" [cnn_lenet.cpp:63]   --->   Operation 851 'sext' 'sext_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i10 %sext_ln63_2" [cnn_lenet.cpp:63]   --->   Operation 852 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 853 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_17 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_2" [cnn_lenet.cpp:63]   --->   Operation 853 'getelementptr' 'Layer2_Neurons_CPU_addr_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 854 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [cnn_lenet.cpp:63]   --->   Operation 854 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 855 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_10" [cnn_lenet.cpp:50]   --->   Operation 855 'load' 'Layer2_Weights_CPU_load_8' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 856 [1/1] (1.67ns)   --->   "%empty_28 = add i13 %empty_16, i13 10" [cnn_lenet.cpp:50]   --->   Operation 856 'add' 'empty_28' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [1/1] (0.00ns)   --->   "%p_cast96 = zext i13 %empty_28" [cnn_lenet.cpp:50]   --->   Operation 857 'zext' 'p_cast96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 858 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_11 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast96" [cnn_lenet.cpp:50]   --->   Operation 858 'getelementptr' 'Layer2_Weights_CPU_addr_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 859 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_11" [cnn_lenet.cpp:50]   --->   Operation 859 'load' 'Layer2_Weights_CPU_load_9' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 860 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul2" [cnn_lenet.cpp:59]   --->   Operation 860 'fadd' 'somme_2' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 861 [1/2] (12.3ns)   --->   "%mul82_s = fmul i32 %Layer2_Weights_CPU_load_6, i32 %Layer2_Neurons_CPU_load_6" [cnn_lenet.cpp:58]   --->   Operation 861 'fmul' 'mul82_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 862 [2/2] (12.3ns)   --->   "%mul102_s = fmul i32 %Layer2_Weights_CPU_load_7, i32 %Layer2_Neurons_CPU_load_7" [cnn_lenet.cpp:59]   --->   Operation 862 'fmul' 'mul102_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 863 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [cnn_lenet.cpp:62]   --->   Operation 863 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 864 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [cnn_lenet.cpp:63]   --->   Operation 864 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 865 [1/1] (1.73ns)   --->   "%add_ln58_4 = add i4 %tmp_3, i4 3" [cnn_lenet.cpp:58]   --->   Operation 865 'add' 'add_ln58_4' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln58_17 = zext i4 %add_ln58_4" [cnn_lenet.cpp:58]   --->   Operation 866 'zext' 'zext_ln58_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln58_18 = zext i4 %add_ln58_4" [cnn_lenet.cpp:58]   --->   Operation 867 'zext' 'zext_ln58_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 868 [1/1] (1.87ns)   --->   "%add_ln58_5 = add i7 %zext_ln58_18, i7 %empty_169" [cnn_lenet.cpp:58]   --->   Operation 868 'add' 'add_ln58_5' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln58_19 = zext i7 %add_ln58_5" [cnn_lenet.cpp:58]   --->   Operation 869 'zext' 'zext_ln58_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 870 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_18 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_19" [cnn_lenet.cpp:58]   --->   Operation 870 'getelementptr' 'Layer2_Neurons_CPU_addr_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 871 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [cnn_lenet.cpp:58]   --->   Operation 871 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 872 [1/1] (1.82ns)   --->   "%add_ln59_3 = add i9 %zext_ln58_17, i9 %empty_170" [cnn_lenet.cpp:59]   --->   Operation 872 'add' 'add_ln59_3' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i9 %add_ln59_3" [cnn_lenet.cpp:59]   --->   Operation 873 'zext' 'zext_ln59_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 874 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_19 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_3" [cnn_lenet.cpp:59]   --->   Operation 874 'getelementptr' 'Layer2_Neurons_CPU_addr_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 875 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [cnn_lenet.cpp:59]   --->   Operation 875 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 876 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_11" [cnn_lenet.cpp:50]   --->   Operation 876 'load' 'Layer2_Weights_CPU_load_9' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 877 [1/1] (1.67ns)   --->   "%empty_29 = add i13 %empty_16, i13 11" [cnn_lenet.cpp:50]   --->   Operation 877 'add' 'empty_29' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 878 [1/1] (0.00ns)   --->   "%p_cast97 = zext i13 %empty_29" [cnn_lenet.cpp:50]   --->   Operation 878 'zext' 'p_cast97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 879 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_12 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast97" [cnn_lenet.cpp:50]   --->   Operation 879 'getelementptr' 'Layer2_Weights_CPU_addr_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 880 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_12" [cnn_lenet.cpp:50]   --->   Operation 880 'load' 'Layer2_Weights_CPU_load_10' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 881 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul2" [cnn_lenet.cpp:59]   --->   Operation 881 'fadd' 'somme_2' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 882 [1/2] (12.3ns)   --->   "%mul102_s = fmul i32 %Layer2_Weights_CPU_load_7, i32 %Layer2_Neurons_CPU_load_7" [cnn_lenet.cpp:59]   --->   Operation 882 'fmul' 'mul102_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 883 [2/2] (12.3ns)   --->   "%mul122_s = fmul i32 %Layer2_Weights_CPU_load_8, i32 %Layer2_Neurons_CPU_load_8" [cnn_lenet.cpp:60]   --->   Operation 883 'fmul' 'mul122_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln58_16 = zext i4 %add_ln58_4" [cnn_lenet.cpp:58]   --->   Operation 884 'zext' 'zext_ln58_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 885 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [cnn_lenet.cpp:58]   --->   Operation 885 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 886 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [cnn_lenet.cpp:59]   --->   Operation 886 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 887 [1/1] (1.82ns)   --->   "%add_ln60_3 = add i9 %zext_ln58_17, i9 %empty_171" [cnn_lenet.cpp:60]   --->   Operation 887 'add' 'add_ln60_3' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i9 %add_ln60_3" [cnn_lenet.cpp:60]   --->   Operation 888 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_20 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_3" [cnn_lenet.cpp:60]   --->   Operation 889 'getelementptr' 'Layer2_Neurons_CPU_addr_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 890 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [cnn_lenet.cpp:60]   --->   Operation 890 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 891 [1/1] (1.73ns)   --->   "%add_ln61_3 = add i10 %zext_ln58_16, i10 %empty_172" [cnn_lenet.cpp:61]   --->   Operation 891 'add' 'add_ln61_3' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i10 %add_ln61_3" [cnn_lenet.cpp:61]   --->   Operation 892 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_21 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_3" [cnn_lenet.cpp:61]   --->   Operation 893 'getelementptr' 'Layer2_Neurons_CPU_addr_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 894 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [cnn_lenet.cpp:61]   --->   Operation 894 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 895 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_12" [cnn_lenet.cpp:50]   --->   Operation 895 'load' 'Layer2_Weights_CPU_load_10' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 896 [1/1] (1.67ns)   --->   "%empty_30 = add i13 %empty_16, i13 12" [cnn_lenet.cpp:50]   --->   Operation 896 'add' 'empty_30' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%p_cast98 = zext i13 %empty_30" [cnn_lenet.cpp:50]   --->   Operation 897 'zext' 'p_cast98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_13 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast98" [cnn_lenet.cpp:50]   --->   Operation 898 'getelementptr' 'Layer2_Weights_CPU_addr_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 899 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_13" [cnn_lenet.cpp:50]   --->   Operation 899 'load' 'Layer2_Weights_CPU_load_11' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 900 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul2" [cnn_lenet.cpp:59]   --->   Operation 900 'fadd' 'somme_2' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/2] (12.3ns)   --->   "%mul122_s = fmul i32 %Layer2_Weights_CPU_load_8, i32 %Layer2_Neurons_CPU_load_8" [cnn_lenet.cpp:60]   --->   Operation 901 'fmul' 'mul122_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 902 [2/2] (12.3ns)   --->   "%mul142_s = fmul i32 %Layer2_Weights_CPU_load_9, i32 %Layer2_Neurons_CPU_load_9" [cnn_lenet.cpp:61]   --->   Operation 902 'fmul' 'mul142_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 903 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [cnn_lenet.cpp:60]   --->   Operation 903 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 904 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [cnn_lenet.cpp:61]   --->   Operation 904 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 905 [1/1] (1.73ns)   --->   "%add_ln62_3 = add i10 %zext_ln58_16, i10 %empty_173" [cnn_lenet.cpp:62]   --->   Operation 905 'add' 'add_ln62_3' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i10 %add_ln62_3" [cnn_lenet.cpp:62]   --->   Operation 906 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 907 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_22 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_3" [cnn_lenet.cpp:62]   --->   Operation 907 'getelementptr' 'Layer2_Neurons_CPU_addr_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 908 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [cnn_lenet.cpp:62]   --->   Operation 908 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 909 [1/1] (1.82ns)   --->   "%add_ln63_3 = add i9 %zext_ln58_17, i9 %empty_174" [cnn_lenet.cpp:63]   --->   Operation 909 'add' 'add_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i9 %add_ln63_3" [cnn_lenet.cpp:63]   --->   Operation 910 'sext' 'sext_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i10 %sext_ln63_3" [cnn_lenet.cpp:63]   --->   Operation 911 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_23 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_3" [cnn_lenet.cpp:63]   --->   Operation 912 'getelementptr' 'Layer2_Neurons_CPU_addr_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 913 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [cnn_lenet.cpp:63]   --->   Operation 913 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 914 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_13" [cnn_lenet.cpp:50]   --->   Operation 914 'load' 'Layer2_Weights_CPU_load_11' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 915 [1/1] (1.67ns)   --->   "%empty_31 = add i13 %empty_16, i13 13" [cnn_lenet.cpp:50]   --->   Operation 915 'add' 'empty_31' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 916 [1/1] (0.00ns)   --->   "%p_cast99 = zext i13 %empty_31" [cnn_lenet.cpp:50]   --->   Operation 916 'zext' 'p_cast99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 917 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_14 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast99" [cnn_lenet.cpp:50]   --->   Operation 917 'getelementptr' 'Layer2_Weights_CPU_addr_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 918 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_14" [cnn_lenet.cpp:50]   --->   Operation 918 'load' 'Layer2_Weights_CPU_load_12' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 919 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul3" [cnn_lenet.cpp:60]   --->   Operation 919 'fadd' 'somme_3' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 920 [1/2] (12.3ns)   --->   "%mul142_s = fmul i32 %Layer2_Weights_CPU_load_9, i32 %Layer2_Neurons_CPU_load_9" [cnn_lenet.cpp:61]   --->   Operation 920 'fmul' 'mul142_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 921 [2/2] (12.3ns)   --->   "%mul162_s = fmul i32 %Layer2_Weights_CPU_load_10, i32 %Layer2_Neurons_CPU_load_10" [cnn_lenet.cpp:62]   --->   Operation 921 'fmul' 'mul162_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 922 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [cnn_lenet.cpp:62]   --->   Operation 922 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 923 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [cnn_lenet.cpp:63]   --->   Operation 923 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 924 [1/1] (1.73ns)   --->   "%add_ln58_6 = add i4 %tmp_3, i4 4" [cnn_lenet.cpp:58]   --->   Operation 924 'add' 'add_ln58_6' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln58_22 = zext i4 %add_ln58_6" [cnn_lenet.cpp:58]   --->   Operation 925 'zext' 'zext_ln58_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln58_23 = zext i4 %add_ln58_6" [cnn_lenet.cpp:58]   --->   Operation 926 'zext' 'zext_ln58_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 927 [1/1] (1.87ns)   --->   "%add_ln58_7 = add i7 %zext_ln58_23, i7 %empty_169" [cnn_lenet.cpp:58]   --->   Operation 927 'add' 'add_ln58_7' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln58_24 = zext i7 %add_ln58_7" [cnn_lenet.cpp:58]   --->   Operation 928 'zext' 'zext_ln58_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 929 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_24 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_24" [cnn_lenet.cpp:58]   --->   Operation 929 'getelementptr' 'Layer2_Neurons_CPU_addr_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 930 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [cnn_lenet.cpp:58]   --->   Operation 930 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 931 [1/1] (1.82ns)   --->   "%add_ln59_4 = add i9 %zext_ln58_22, i9 %empty_170" [cnn_lenet.cpp:59]   --->   Operation 931 'add' 'add_ln59_4' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i9 %add_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 932 'zext' 'zext_ln59_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 933 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_25 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 933 'getelementptr' 'Layer2_Neurons_CPU_addr_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 934 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_25 = load i10 %Layer2_Neurons_CPU_addr_25" [cnn_lenet.cpp:59]   --->   Operation 934 'load' 'Layer2_Neurons_CPU_load_25' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 935 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_14" [cnn_lenet.cpp:50]   --->   Operation 935 'load' 'Layer2_Weights_CPU_load_12' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 936 [1/1] (1.67ns)   --->   "%empty_32 = add i13 %empty_16, i13 14" [cnn_lenet.cpp:50]   --->   Operation 936 'add' 'empty_32' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 937 [1/1] (0.00ns)   --->   "%p_cast100 = zext i13 %empty_32" [cnn_lenet.cpp:50]   --->   Operation 937 'zext' 'p_cast100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 938 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_15 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast100" [cnn_lenet.cpp:50]   --->   Operation 938 'getelementptr' 'Layer2_Weights_CPU_addr_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 939 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_15" [cnn_lenet.cpp:50]   --->   Operation 939 'load' 'Layer2_Weights_CPU_load_13' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 940 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul3" [cnn_lenet.cpp:60]   --->   Operation 940 'fadd' 'somme_3' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 941 [1/2] (12.3ns)   --->   "%mul162_s = fmul i32 %Layer2_Weights_CPU_load_10, i32 %Layer2_Neurons_CPU_load_10" [cnn_lenet.cpp:62]   --->   Operation 941 'fmul' 'mul162_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 942 [2/2] (12.3ns)   --->   "%mul182_s = fmul i32 %Layer2_Weights_CPU_load_11, i32 %Layer2_Neurons_CPU_load_11" [cnn_lenet.cpp:63]   --->   Operation 942 'fmul' 'mul182_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln58_21 = zext i4 %add_ln58_6" [cnn_lenet.cpp:58]   --->   Operation 943 'zext' 'zext_ln58_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 944 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [cnn_lenet.cpp:58]   --->   Operation 944 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 945 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_25 = load i10 %Layer2_Neurons_CPU_addr_25" [cnn_lenet.cpp:59]   --->   Operation 945 'load' 'Layer2_Neurons_CPU_load_25' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 946 [1/1] (1.82ns)   --->   "%add_ln60_4 = add i9 %zext_ln58_22, i9 %empty_171" [cnn_lenet.cpp:60]   --->   Operation 946 'add' 'add_ln60_4' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i9 %add_ln60_4" [cnn_lenet.cpp:60]   --->   Operation 947 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 948 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_26 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_4" [cnn_lenet.cpp:60]   --->   Operation 948 'getelementptr' 'Layer2_Neurons_CPU_addr_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 949 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_26 = load i10 %Layer2_Neurons_CPU_addr_26" [cnn_lenet.cpp:60]   --->   Operation 949 'load' 'Layer2_Neurons_CPU_load_26' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 950 [1/1] (1.73ns)   --->   "%add_ln61_4 = add i10 %zext_ln58_21, i10 %empty_172" [cnn_lenet.cpp:61]   --->   Operation 950 'add' 'add_ln61_4' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i10 %add_ln61_4" [cnn_lenet.cpp:61]   --->   Operation 951 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 952 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_27 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_4" [cnn_lenet.cpp:61]   --->   Operation 952 'getelementptr' 'Layer2_Neurons_CPU_addr_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 953 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_27 = load i10 %Layer2_Neurons_CPU_addr_27" [cnn_lenet.cpp:61]   --->   Operation 953 'load' 'Layer2_Neurons_CPU_load_27' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 954 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_15" [cnn_lenet.cpp:50]   --->   Operation 954 'load' 'Layer2_Weights_CPU_load_13' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 955 [1/1] (1.67ns)   --->   "%empty_33 = add i13 %empty_16, i13 15" [cnn_lenet.cpp:50]   --->   Operation 955 'add' 'empty_33' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 956 [1/1] (0.00ns)   --->   "%p_cast101 = zext i13 %empty_33" [cnn_lenet.cpp:50]   --->   Operation 956 'zext' 'p_cast101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 957 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_16 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast101" [cnn_lenet.cpp:50]   --->   Operation 957 'getelementptr' 'Layer2_Weights_CPU_addr_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 958 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_16" [cnn_lenet.cpp:50]   --->   Operation 958 'load' 'Layer2_Weights_CPU_load_14' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 959 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul3" [cnn_lenet.cpp:60]   --->   Operation 959 'fadd' 'somme_3' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 960 [1/2] (12.3ns)   --->   "%mul182_s = fmul i32 %Layer2_Weights_CPU_load_11, i32 %Layer2_Neurons_CPU_load_11" [cnn_lenet.cpp:63]   --->   Operation 960 'fmul' 'mul182_s' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 961 [2/2] (12.3ns)   --->   "%mul82_5 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %Layer2_Neurons_CPU_load_12" [cnn_lenet.cpp:58]   --->   Operation 961 'fmul' 'mul82_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 962 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_26 = load i10 %Layer2_Neurons_CPU_addr_26" [cnn_lenet.cpp:60]   --->   Operation 962 'load' 'Layer2_Neurons_CPU_load_26' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 963 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_27 = load i10 %Layer2_Neurons_CPU_addr_27" [cnn_lenet.cpp:61]   --->   Operation 963 'load' 'Layer2_Neurons_CPU_load_27' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 964 [1/1] (1.73ns)   --->   "%add_ln62_4 = add i10 %zext_ln58_21, i10 %empty_173" [cnn_lenet.cpp:62]   --->   Operation 964 'add' 'add_ln62_4' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i10 %add_ln62_4" [cnn_lenet.cpp:62]   --->   Operation 965 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 966 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_28 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_4" [cnn_lenet.cpp:62]   --->   Operation 966 'getelementptr' 'Layer2_Neurons_CPU_addr_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 967 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_28 = load i10 %Layer2_Neurons_CPU_addr_28" [cnn_lenet.cpp:62]   --->   Operation 967 'load' 'Layer2_Neurons_CPU_load_28' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 968 [1/1] (1.82ns)   --->   "%add_ln63_4 = add i9 %zext_ln58_22, i9 %empty_174" [cnn_lenet.cpp:63]   --->   Operation 968 'add' 'add_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i9 %add_ln63_4" [cnn_lenet.cpp:63]   --->   Operation 969 'sext' 'sext_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i10 %sext_ln63_4" [cnn_lenet.cpp:63]   --->   Operation 970 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 971 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_29 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_4" [cnn_lenet.cpp:63]   --->   Operation 971 'getelementptr' 'Layer2_Neurons_CPU_addr_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 972 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_29 = load i10 %Layer2_Neurons_CPU_addr_29" [cnn_lenet.cpp:63]   --->   Operation 972 'load' 'Layer2_Neurons_CPU_load_29' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 973 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_16" [cnn_lenet.cpp:50]   --->   Operation 973 'load' 'Layer2_Weights_CPU_load_14' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 974 [1/1] (1.67ns)   --->   "%empty_34 = add i13 %empty_16, i13 16" [cnn_lenet.cpp:50]   --->   Operation 974 'add' 'empty_34' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 975 [1/1] (0.00ns)   --->   "%p_cast102 = zext i13 %empty_34" [cnn_lenet.cpp:50]   --->   Operation 975 'zext' 'p_cast102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 976 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_17 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast102" [cnn_lenet.cpp:50]   --->   Operation 976 'getelementptr' 'Layer2_Weights_CPU_addr_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 977 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_17" [cnn_lenet.cpp:50]   --->   Operation 977 'load' 'Layer2_Weights_CPU_load_15' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 978 [1/1] (1.87ns)   --->   "%empty_175 = add i7 %empty_169, i7 13" [cnn_lenet.cpp:51]   --->   Operation 978 'add' 'empty_175' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 979 [1/1] (1.82ns)   --->   "%empty_176 = add i9 %p_cast239, i9 182" [cnn_lenet.cpp:51]   --->   Operation 979 'add' 'empty_176' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 980 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul3" [cnn_lenet.cpp:60]   --->   Operation 980 'fadd' 'somme_3' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 981 [1/2] (12.3ns)   --->   "%mul82_5 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %Layer2_Neurons_CPU_load_12" [cnn_lenet.cpp:58]   --->   Operation 981 'fmul' 'mul82_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 982 [2/2] (12.3ns)   --->   "%mul102_5 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %Layer2_Neurons_CPU_load_13" [cnn_lenet.cpp:59]   --->   Operation 982 'fmul' 'mul102_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 983 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_28 = load i10 %Layer2_Neurons_CPU_addr_28" [cnn_lenet.cpp:62]   --->   Operation 983 'load' 'Layer2_Neurons_CPU_load_28' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 984 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_29 = load i10 %Layer2_Neurons_CPU_addr_29" [cnn_lenet.cpp:63]   --->   Operation 984 'load' 'Layer2_Neurons_CPU_load_29' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 985 [1/1] (1.87ns)   --->   "%add_ln58_8 = add i7 %zext_ln58_3, i7 %empty_175" [cnn_lenet.cpp:58]   --->   Operation 985 'add' 'add_ln58_8' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln58_25 = zext i7 %add_ln58_8" [cnn_lenet.cpp:58]   --->   Operation 986 'zext' 'zext_ln58_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 987 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_30 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_25" [cnn_lenet.cpp:58]   --->   Operation 987 'getelementptr' 'Layer2_Neurons_CPU_addr_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 988 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_30 = load i10 %Layer2_Neurons_CPU_addr_30" [cnn_lenet.cpp:58]   --->   Operation 988 'load' 'Layer2_Neurons_CPU_load_30' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 989 [1/1] (1.82ns)   --->   "%add_ln59_5 = add i9 %zext_ln58_2, i9 %empty_176" [cnn_lenet.cpp:59]   --->   Operation 989 'add' 'add_ln59_5' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i9 %add_ln59_5" [cnn_lenet.cpp:59]   --->   Operation 990 'zext' 'zext_ln59_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 991 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_31 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_5" [cnn_lenet.cpp:59]   --->   Operation 991 'getelementptr' 'Layer2_Neurons_CPU_addr_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 992 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_31 = load i10 %Layer2_Neurons_CPU_addr_31" [cnn_lenet.cpp:59]   --->   Operation 992 'load' 'Layer2_Neurons_CPU_load_31' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 993 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_17" [cnn_lenet.cpp:50]   --->   Operation 993 'load' 'Layer2_Weights_CPU_load_15' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 994 [1/1] (1.67ns)   --->   "%empty_35 = add i13 %empty_16, i13 17" [cnn_lenet.cpp:50]   --->   Operation 994 'add' 'empty_35' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 995 [1/1] (0.00ns)   --->   "%p_cast103 = zext i13 %empty_35" [cnn_lenet.cpp:50]   --->   Operation 995 'zext' 'p_cast103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 996 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_18 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast103" [cnn_lenet.cpp:50]   --->   Operation 996 'getelementptr' 'Layer2_Weights_CPU_addr_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 997 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_18" [cnn_lenet.cpp:50]   --->   Operation 997 'load' 'Layer2_Weights_CPU_load_16' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 998 [1/1] (1.82ns)   --->   "%empty_177 = add i9 %p_cast239, i9 351" [cnn_lenet.cpp:51]   --->   Operation 998 'add' 'empty_177' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 999 [1/1] (1.73ns)   --->   "%empty_178 = add i10 %p_cast32, i10 520" [cnn_lenet.cpp:51]   --->   Operation 999 'add' 'empty_178' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1000 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul4" [cnn_lenet.cpp:61]   --->   Operation 1000 'fadd' 'somme_4' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1001 [1/2] (12.3ns)   --->   "%mul102_5 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %Layer2_Neurons_CPU_load_13" [cnn_lenet.cpp:59]   --->   Operation 1001 'fmul' 'mul102_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1002 [2/2] (12.3ns)   --->   "%mul122_5 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %Layer2_Neurons_CPU_load_14" [cnn_lenet.cpp:60]   --->   Operation 1002 'fmul' 'mul122_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1003 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_30 = load i10 %Layer2_Neurons_CPU_addr_30" [cnn_lenet.cpp:58]   --->   Operation 1003 'load' 'Layer2_Neurons_CPU_load_30' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 1004 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_31 = load i10 %Layer2_Neurons_CPU_addr_31" [cnn_lenet.cpp:59]   --->   Operation 1004 'load' 'Layer2_Neurons_CPU_load_31' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 1005 [1/1] (1.82ns)   --->   "%add_ln60_5 = add i9 %zext_ln58_2, i9 %empty_177" [cnn_lenet.cpp:60]   --->   Operation 1005 'add' 'add_ln60_5' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i9 %add_ln60_5" [cnn_lenet.cpp:60]   --->   Operation 1006 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 1007 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_32 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_5" [cnn_lenet.cpp:60]   --->   Operation 1007 'getelementptr' 'Layer2_Neurons_CPU_addr_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 1008 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_32 = load i10 %Layer2_Neurons_CPU_addr_32" [cnn_lenet.cpp:60]   --->   Operation 1008 'load' 'Layer2_Neurons_CPU_load_32' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 1009 [1/1] (1.73ns)   --->   "%add_ln61_5 = add i10 %zext_ln58_1, i10 %empty_178" [cnn_lenet.cpp:61]   --->   Operation 1009 'add' 'add_ln61_5' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i10 %add_ln61_5" [cnn_lenet.cpp:61]   --->   Operation 1010 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 1011 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_33 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_5" [cnn_lenet.cpp:61]   --->   Operation 1011 'getelementptr' 'Layer2_Neurons_CPU_addr_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 1012 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_33 = load i10 %Layer2_Neurons_CPU_addr_33" [cnn_lenet.cpp:61]   --->   Operation 1012 'load' 'Layer2_Neurons_CPU_load_33' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 1013 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_18" [cnn_lenet.cpp:50]   --->   Operation 1013 'load' 'Layer2_Weights_CPU_load_16' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 1014 [1/1] (1.67ns)   --->   "%empty_36 = add i13 %empty_16, i13 18" [cnn_lenet.cpp:50]   --->   Operation 1014 'add' 'empty_36' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1015 [1/1] (0.00ns)   --->   "%p_cast104 = zext i13 %empty_36" [cnn_lenet.cpp:50]   --->   Operation 1015 'zext' 'p_cast104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1016 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_19 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast104" [cnn_lenet.cpp:50]   --->   Operation 1016 'getelementptr' 'Layer2_Weights_CPU_addr_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1017 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_19" [cnn_lenet.cpp:50]   --->   Operation 1017 'load' 'Layer2_Weights_CPU_load_17' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 1018 [1/1] (1.73ns)   --->   "%empty_179 = add i10 %p_cast32, i10 689" [cnn_lenet.cpp:51]   --->   Operation 1018 'add' 'empty_179' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1019 [1/1] (1.82ns)   --->   "%empty_180 = add i9 %p_cast239, i9 346" [cnn_lenet.cpp:51]   --->   Operation 1019 'add' 'empty_180' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1020 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul4" [cnn_lenet.cpp:61]   --->   Operation 1020 'fadd' 'somme_4' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1021 [1/2] (12.3ns)   --->   "%mul122_5 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %Layer2_Neurons_CPU_load_14" [cnn_lenet.cpp:60]   --->   Operation 1021 'fmul' 'mul122_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1022 [2/2] (12.3ns)   --->   "%mul142_5 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %Layer2_Neurons_CPU_load_15" [cnn_lenet.cpp:61]   --->   Operation 1022 'fmul' 'mul142_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1023 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_32 = load i10 %Layer2_Neurons_CPU_addr_32" [cnn_lenet.cpp:60]   --->   Operation 1023 'load' 'Layer2_Neurons_CPU_load_32' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 1024 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_33 = load i10 %Layer2_Neurons_CPU_addr_33" [cnn_lenet.cpp:61]   --->   Operation 1024 'load' 'Layer2_Neurons_CPU_load_33' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 1025 [1/1] (1.73ns)   --->   "%add_ln62_5 = add i10 %zext_ln58_1, i10 %empty_179" [cnn_lenet.cpp:62]   --->   Operation 1025 'add' 'add_ln62_5' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i10 %add_ln62_5" [cnn_lenet.cpp:62]   --->   Operation 1026 'zext' 'zext_ln62_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1027 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_34 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_5" [cnn_lenet.cpp:62]   --->   Operation 1027 'getelementptr' 'Layer2_Neurons_CPU_addr_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1028 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_34 = load i10 %Layer2_Neurons_CPU_addr_34" [cnn_lenet.cpp:62]   --->   Operation 1028 'load' 'Layer2_Neurons_CPU_load_34' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 1029 [1/1] (1.82ns)   --->   "%add_ln63_5 = add i9 %zext_ln58_2, i9 %empty_180" [cnn_lenet.cpp:63]   --->   Operation 1029 'add' 'add_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i9 %add_ln63_5" [cnn_lenet.cpp:63]   --->   Operation 1030 'sext' 'sext_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i10 %sext_ln63_5" [cnn_lenet.cpp:63]   --->   Operation 1031 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1032 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_35 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_5" [cnn_lenet.cpp:63]   --->   Operation 1032 'getelementptr' 'Layer2_Neurons_CPU_addr_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 1033 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_35 = load i10 %Layer2_Neurons_CPU_addr_35" [cnn_lenet.cpp:63]   --->   Operation 1033 'load' 'Layer2_Neurons_CPU_load_35' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 1034 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_19" [cnn_lenet.cpp:50]   --->   Operation 1034 'load' 'Layer2_Weights_CPU_load_17' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 1035 [1/1] (1.67ns)   --->   "%empty_37 = add i13 %empty_16, i13 19" [cnn_lenet.cpp:50]   --->   Operation 1035 'add' 'empty_37' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1036 [1/1] (0.00ns)   --->   "%p_cast105 = zext i13 %empty_37" [cnn_lenet.cpp:50]   --->   Operation 1036 'zext' 'p_cast105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1037 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_20 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast105" [cnn_lenet.cpp:50]   --->   Operation 1037 'getelementptr' 'Layer2_Weights_CPU_addr_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1038 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_20" [cnn_lenet.cpp:50]   --->   Operation 1038 'load' 'Layer2_Weights_CPU_load_18' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 1039 [1/1] (0.00ns)   --->   "%p_cast53 = zext i7 %empty_175" [cnn_lenet.cpp:51]   --->   Operation 1039 'zext' 'p_cast53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1040 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul4" [cnn_lenet.cpp:61]   --->   Operation 1040 'fadd' 'somme_4' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i4 %or_ln58" [cnn_lenet.cpp:58]   --->   Operation 1041 'zext' 'zext_ln58_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1042 [1/2] (12.3ns)   --->   "%mul142_5 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %Layer2_Neurons_CPU_load_15" [cnn_lenet.cpp:61]   --->   Operation 1042 'fmul' 'mul142_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1043 [2/2] (12.3ns)   --->   "%mul162_5 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %Layer2_Neurons_CPU_load_16" [cnn_lenet.cpp:62]   --->   Operation 1043 'fmul' 'mul162_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1044 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_34 = load i10 %Layer2_Neurons_CPU_addr_34" [cnn_lenet.cpp:62]   --->   Operation 1044 'load' 'Layer2_Neurons_CPU_load_34' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1045 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_35 = load i10 %Layer2_Neurons_CPU_addr_35" [cnn_lenet.cpp:63]   --->   Operation 1045 'load' 'Layer2_Neurons_CPU_load_35' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1046 [1/1] (1.87ns)   --->   "%add_ln58_9 = add i8 %zext_ln58_5, i8 %p_cast53" [cnn_lenet.cpp:58]   --->   Operation 1046 'add' 'add_ln58_9' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln58_26 = zext i8 %add_ln58_9" [cnn_lenet.cpp:58]   --->   Operation 1047 'zext' 'zext_ln58_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1048 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_36 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_26" [cnn_lenet.cpp:58]   --->   Operation 1048 'getelementptr' 'Layer2_Neurons_CPU_addr_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1049 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_36 = load i10 %Layer2_Neurons_CPU_addr_36" [cnn_lenet.cpp:58]   --->   Operation 1049 'load' 'Layer2_Neurons_CPU_load_36' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1050 [1/1] (1.82ns)   --->   "%add_ln59_6 = add i9 %zext_ln58_7, i9 %empty_176" [cnn_lenet.cpp:59]   --->   Operation 1050 'add' 'add_ln59_6' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln59_6 = zext i9 %add_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 1051 'zext' 'zext_ln59_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1052 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_37 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 1052 'getelementptr' 'Layer2_Neurons_CPU_addr_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 1053 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_37 = load i10 %Layer2_Neurons_CPU_addr_37" [cnn_lenet.cpp:59]   --->   Operation 1053 'load' 'Layer2_Neurons_CPU_load_37' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1054 [1/1] (1.87ns)   --->   "%add_ln58_10 = add i7 %zext_ln58_13, i7 %empty_175" [cnn_lenet.cpp:58]   --->   Operation 1054 'add' 'add_ln58_10' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 1055 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_20" [cnn_lenet.cpp:50]   --->   Operation 1055 'load' 'Layer2_Weights_CPU_load_18' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 1056 [1/1] (1.67ns)   --->   "%empty_38 = add i13 %empty_16, i13 20" [cnn_lenet.cpp:50]   --->   Operation 1056 'add' 'empty_38' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1057 [1/1] (0.00ns)   --->   "%p_cast106 = zext i13 %empty_38" [cnn_lenet.cpp:50]   --->   Operation 1057 'zext' 'p_cast106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1058 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_21 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast106" [cnn_lenet.cpp:50]   --->   Operation 1058 'getelementptr' 'Layer2_Weights_CPU_addr_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1059 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_21" [cnn_lenet.cpp:50]   --->   Operation 1059 'load' 'Layer2_Weights_CPU_load_19' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 1060 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul4" [cnn_lenet.cpp:61]   --->   Operation 1060 'fadd' 'somme_4' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1061 [1/2] (12.3ns)   --->   "%mul162_5 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %Layer2_Neurons_CPU_load_16" [cnn_lenet.cpp:62]   --->   Operation 1061 'fmul' 'mul162_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1062 [2/2] (12.3ns)   --->   "%mul182_5 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %Layer2_Neurons_CPU_load_17" [cnn_lenet.cpp:63]   --->   Operation 1062 'fmul' 'mul182_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1063 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_36 = load i10 %Layer2_Neurons_CPU_addr_36" [cnn_lenet.cpp:58]   --->   Operation 1063 'load' 'Layer2_Neurons_CPU_load_36' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1064 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_37 = load i10 %Layer2_Neurons_CPU_addr_37" [cnn_lenet.cpp:59]   --->   Operation 1064 'load' 'Layer2_Neurons_CPU_load_37' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1065 [1/1] (1.82ns)   --->   "%add_ln60_6 = add i9 %zext_ln58_7, i9 %empty_177" [cnn_lenet.cpp:60]   --->   Operation 1065 'add' 'add_ln60_6' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i9 %add_ln60_6" [cnn_lenet.cpp:60]   --->   Operation 1066 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1067 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_38 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_6" [cnn_lenet.cpp:60]   --->   Operation 1067 'getelementptr' 'Layer2_Neurons_CPU_addr_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1068 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_38 = load i10 %Layer2_Neurons_CPU_addr_38" [cnn_lenet.cpp:60]   --->   Operation 1068 'load' 'Layer2_Neurons_CPU_load_38' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1069 [1/1] (1.73ns)   --->   "%add_ln61_6 = add i10 %zext_ln58_6, i10 %empty_178" [cnn_lenet.cpp:61]   --->   Operation 1069 'add' 'add_ln61_6' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i10 %add_ln61_6" [cnn_lenet.cpp:61]   --->   Operation 1070 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1071 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_39 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_6" [cnn_lenet.cpp:61]   --->   Operation 1071 'getelementptr' 'Layer2_Neurons_CPU_addr_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 1072 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_39 = load i10 %Layer2_Neurons_CPU_addr_39" [cnn_lenet.cpp:61]   --->   Operation 1072 'load' 'Layer2_Neurons_CPU_load_39' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 1073 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_21" [cnn_lenet.cpp:50]   --->   Operation 1073 'load' 'Layer2_Weights_CPU_load_19' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 1074 [1/1] (1.67ns)   --->   "%empty_39 = add i13 %empty_16, i13 21" [cnn_lenet.cpp:50]   --->   Operation 1074 'add' 'empty_39' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1075 [1/1] (0.00ns)   --->   "%p_cast107 = zext i13 %empty_39" [cnn_lenet.cpp:50]   --->   Operation 1075 'zext' 'p_cast107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1076 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_22 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast107" [cnn_lenet.cpp:50]   --->   Operation 1076 'getelementptr' 'Layer2_Weights_CPU_addr_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1077 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_22" [cnn_lenet.cpp:50]   --->   Operation 1077 'load' 'Layer2_Weights_CPU_load_20' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 1078 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul5" [cnn_lenet.cpp:62]   --->   Operation 1078 'fadd' 'somme_5' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1079 [1/2] (12.3ns)   --->   "%mul182_5 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %Layer2_Neurons_CPU_load_17" [cnn_lenet.cpp:63]   --->   Operation 1079 'fmul' 'mul182_5' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1080 [2/2] (12.3ns)   --->   "%mul82_6 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %Layer2_Neurons_CPU_load_18" [cnn_lenet.cpp:58]   --->   Operation 1080 'fmul' 'mul82_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1081 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_38 = load i10 %Layer2_Neurons_CPU_addr_38" [cnn_lenet.cpp:60]   --->   Operation 1081 'load' 'Layer2_Neurons_CPU_load_38' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1082 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_39 = load i10 %Layer2_Neurons_CPU_addr_39" [cnn_lenet.cpp:61]   --->   Operation 1082 'load' 'Layer2_Neurons_CPU_load_39' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1083 [1/1] (1.73ns)   --->   "%add_ln62_6 = add i10 %zext_ln58_6, i10 %empty_179" [cnn_lenet.cpp:62]   --->   Operation 1083 'add' 'add_ln62_6' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i10 %add_ln62_6" [cnn_lenet.cpp:62]   --->   Operation 1084 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1085 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_40 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_6" [cnn_lenet.cpp:62]   --->   Operation 1085 'getelementptr' 'Layer2_Neurons_CPU_addr_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1086 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_40 = load i10 %Layer2_Neurons_CPU_addr_40" [cnn_lenet.cpp:62]   --->   Operation 1086 'load' 'Layer2_Neurons_CPU_load_40' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1087 [1/1] (1.82ns)   --->   "%add_ln63_6 = add i9 %zext_ln58_7, i9 %empty_180" [cnn_lenet.cpp:63]   --->   Operation 1087 'add' 'add_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i9 %add_ln63_6" [cnn_lenet.cpp:63]   --->   Operation 1088 'sext' 'sext_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i10 %sext_ln63_6" [cnn_lenet.cpp:63]   --->   Operation 1089 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1090 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_41 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_6" [cnn_lenet.cpp:63]   --->   Operation 1090 'getelementptr' 'Layer2_Neurons_CPU_addr_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 1091 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_41 = load i10 %Layer2_Neurons_CPU_addr_41" [cnn_lenet.cpp:63]   --->   Operation 1091 'load' 'Layer2_Neurons_CPU_load_41' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 1092 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_22" [cnn_lenet.cpp:50]   --->   Operation 1092 'load' 'Layer2_Weights_CPU_load_20' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 1093 [1/1] (1.67ns)   --->   "%empty_40 = add i13 %empty_16, i13 22" [cnn_lenet.cpp:50]   --->   Operation 1093 'add' 'empty_40' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1094 [1/1] (0.00ns)   --->   "%p_cast108 = zext i13 %empty_40" [cnn_lenet.cpp:50]   --->   Operation 1094 'zext' 'p_cast108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1095 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_23 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast108" [cnn_lenet.cpp:50]   --->   Operation 1095 'getelementptr' 'Layer2_Weights_CPU_addr_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1096 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_23" [cnn_lenet.cpp:50]   --->   Operation 1096 'load' 'Layer2_Weights_CPU_load_21' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 1097 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul5" [cnn_lenet.cpp:62]   --->   Operation 1097 'fadd' 'somme_5' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1098 [1/2] (12.3ns)   --->   "%mul82_6 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %Layer2_Neurons_CPU_load_18" [cnn_lenet.cpp:58]   --->   Operation 1098 'fmul' 'mul82_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1099 [2/2] (12.3ns)   --->   "%mul102_6 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %Layer2_Neurons_CPU_load_19" [cnn_lenet.cpp:59]   --->   Operation 1099 'fmul' 'mul102_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1100 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_40 = load i10 %Layer2_Neurons_CPU_addr_40" [cnn_lenet.cpp:62]   --->   Operation 1100 'load' 'Layer2_Neurons_CPU_load_40' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1101 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_41 = load i10 %Layer2_Neurons_CPU_addr_41" [cnn_lenet.cpp:63]   --->   Operation 1101 'load' 'Layer2_Neurons_CPU_load_41' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln58_27 = zext i7 %add_ln58_10" [cnn_lenet.cpp:58]   --->   Operation 1102 'zext' 'zext_ln58_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1103 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_42 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_27" [cnn_lenet.cpp:58]   --->   Operation 1103 'getelementptr' 'Layer2_Neurons_CPU_addr_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1104 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_42 = load i10 %Layer2_Neurons_CPU_addr_42" [cnn_lenet.cpp:58]   --->   Operation 1104 'load' 'Layer2_Neurons_CPU_load_42' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1105 [1/1] (1.82ns)   --->   "%add_ln59_7 = add i9 %zext_ln58_12, i9 %empty_176" [cnn_lenet.cpp:59]   --->   Operation 1105 'add' 'add_ln59_7' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln59_7 = zext i9 %add_ln59_7" [cnn_lenet.cpp:59]   --->   Operation 1106 'zext' 'zext_ln59_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1107 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_43 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_7" [cnn_lenet.cpp:59]   --->   Operation 1107 'getelementptr' 'Layer2_Neurons_CPU_addr_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 1108 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_43 = load i10 %Layer2_Neurons_CPU_addr_43" [cnn_lenet.cpp:59]   --->   Operation 1108 'load' 'Layer2_Neurons_CPU_load_43' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 1109 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_23" [cnn_lenet.cpp:50]   --->   Operation 1109 'load' 'Layer2_Weights_CPU_load_21' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 1110 [1/1] (1.67ns)   --->   "%empty_41 = add i13 %empty_16, i13 23" [cnn_lenet.cpp:50]   --->   Operation 1110 'add' 'empty_41' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1111 [1/1] (0.00ns)   --->   "%p_cast109 = zext i13 %empty_41" [cnn_lenet.cpp:50]   --->   Operation 1111 'zext' 'p_cast109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1112 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_24 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast109" [cnn_lenet.cpp:50]   --->   Operation 1112 'getelementptr' 'Layer2_Weights_CPU_addr_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1113 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_24" [cnn_lenet.cpp:50]   --->   Operation 1113 'load' 'Layer2_Weights_CPU_load_22' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 1114 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul5" [cnn_lenet.cpp:62]   --->   Operation 1114 'fadd' 'somme_5' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1115 [1/2] (12.3ns)   --->   "%mul102_6 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %Layer2_Neurons_CPU_load_19" [cnn_lenet.cpp:59]   --->   Operation 1115 'fmul' 'mul102_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1116 [2/2] (12.3ns)   --->   "%mul122_6 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %Layer2_Neurons_CPU_load_20" [cnn_lenet.cpp:60]   --->   Operation 1116 'fmul' 'mul122_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1117 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_42 = load i10 %Layer2_Neurons_CPU_addr_42" [cnn_lenet.cpp:58]   --->   Operation 1117 'load' 'Layer2_Neurons_CPU_load_42' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1118 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_43 = load i10 %Layer2_Neurons_CPU_addr_43" [cnn_lenet.cpp:59]   --->   Operation 1118 'load' 'Layer2_Neurons_CPU_load_43' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1119 [1/1] (1.82ns)   --->   "%add_ln60_7 = add i9 %zext_ln58_12, i9 %empty_177" [cnn_lenet.cpp:60]   --->   Operation 1119 'add' 'add_ln60_7' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i9 %add_ln60_7" [cnn_lenet.cpp:60]   --->   Operation 1120 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1121 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_44 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_7" [cnn_lenet.cpp:60]   --->   Operation 1121 'getelementptr' 'Layer2_Neurons_CPU_addr_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1122 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_44 = load i10 %Layer2_Neurons_CPU_addr_44" [cnn_lenet.cpp:60]   --->   Operation 1122 'load' 'Layer2_Neurons_CPU_load_44' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1123 [1/1] (1.73ns)   --->   "%add_ln61_7 = add i10 %zext_ln58_11, i10 %empty_178" [cnn_lenet.cpp:61]   --->   Operation 1123 'add' 'add_ln61_7' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i10 %add_ln61_7" [cnn_lenet.cpp:61]   --->   Operation 1124 'zext' 'zext_ln61_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1125 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_45 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_7" [cnn_lenet.cpp:61]   --->   Operation 1125 'getelementptr' 'Layer2_Neurons_CPU_addr_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 1126 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_45 = load i10 %Layer2_Neurons_CPU_addr_45" [cnn_lenet.cpp:61]   --->   Operation 1126 'load' 'Layer2_Neurons_CPU_load_45' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 1127 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_24" [cnn_lenet.cpp:50]   --->   Operation 1127 'load' 'Layer2_Weights_CPU_load_22' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 1128 [1/1] (1.67ns)   --->   "%empty_42 = add i13 %empty_16, i13 24" [cnn_lenet.cpp:50]   --->   Operation 1128 'add' 'empty_42' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1129 [1/1] (0.00ns)   --->   "%p_cast110 = zext i13 %empty_42" [cnn_lenet.cpp:50]   --->   Operation 1129 'zext' 'p_cast110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1130 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_25 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast110" [cnn_lenet.cpp:50]   --->   Operation 1130 'getelementptr' 'Layer2_Weights_CPU_addr_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1131 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_25" [cnn_lenet.cpp:50]   --->   Operation 1131 'load' 'Layer2_Weights_CPU_load_23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 1132 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul5" [cnn_lenet.cpp:62]   --->   Operation 1132 'fadd' 'somme_5' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1133 [1/2] (12.3ns)   --->   "%mul122_6 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %Layer2_Neurons_CPU_load_20" [cnn_lenet.cpp:60]   --->   Operation 1133 'fmul' 'mul122_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1134 [2/2] (12.3ns)   --->   "%mul142_6 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %Layer2_Neurons_CPU_load_21" [cnn_lenet.cpp:61]   --->   Operation 1134 'fmul' 'mul142_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1135 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_44 = load i10 %Layer2_Neurons_CPU_addr_44" [cnn_lenet.cpp:60]   --->   Operation 1135 'load' 'Layer2_Neurons_CPU_load_44' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1136 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_45 = load i10 %Layer2_Neurons_CPU_addr_45" [cnn_lenet.cpp:61]   --->   Operation 1136 'load' 'Layer2_Neurons_CPU_load_45' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1137 [1/1] (1.73ns)   --->   "%add_ln62_7 = add i10 %zext_ln58_11, i10 %empty_179" [cnn_lenet.cpp:62]   --->   Operation 1137 'add' 'add_ln62_7' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i10 %add_ln62_7" [cnn_lenet.cpp:62]   --->   Operation 1138 'zext' 'zext_ln62_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1139 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_46 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_7" [cnn_lenet.cpp:62]   --->   Operation 1139 'getelementptr' 'Layer2_Neurons_CPU_addr_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1140 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_46 = load i10 %Layer2_Neurons_CPU_addr_46" [cnn_lenet.cpp:62]   --->   Operation 1140 'load' 'Layer2_Neurons_CPU_load_46' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1141 [1/1] (1.82ns)   --->   "%add_ln63_7 = add i9 %zext_ln58_12, i9 %empty_180" [cnn_lenet.cpp:63]   --->   Operation 1141 'add' 'add_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i9 %add_ln63_7" [cnn_lenet.cpp:63]   --->   Operation 1142 'sext' 'sext_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i10 %sext_ln63_7" [cnn_lenet.cpp:63]   --->   Operation 1143 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1144 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_47 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_7" [cnn_lenet.cpp:63]   --->   Operation 1144 'getelementptr' 'Layer2_Neurons_CPU_addr_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 1145 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_47 = load i10 %Layer2_Neurons_CPU_addr_47" [cnn_lenet.cpp:63]   --->   Operation 1145 'load' 'Layer2_Neurons_CPU_load_47' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 1146 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_25" [cnn_lenet.cpp:50]   --->   Operation 1146 'load' 'Layer2_Weights_CPU_load_23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 1147 [1/1] (1.67ns)   --->   "%empty_43 = add i13 %empty_16, i13 25" [cnn_lenet.cpp:50]   --->   Operation 1147 'add' 'empty_43' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1148 [1/1] (0.00ns)   --->   "%p_cast111 = zext i13 %empty_43" [cnn_lenet.cpp:50]   --->   Operation 1148 'zext' 'p_cast111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1149 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_26 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast111" [cnn_lenet.cpp:50]   --->   Operation 1149 'getelementptr' 'Layer2_Weights_CPU_addr_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1150 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_26" [cnn_lenet.cpp:50]   --->   Operation 1150 'load' 'Layer2_Weights_CPU_load_24' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 1151 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul6" [cnn_lenet.cpp:63]   --->   Operation 1151 'fadd' 'somme_6' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln58_15 = zext i4 %add_ln58_4" [cnn_lenet.cpp:58]   --->   Operation 1152 'zext' 'zext_ln58_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1153 [1/2] (12.3ns)   --->   "%mul142_6 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %Layer2_Neurons_CPU_load_21" [cnn_lenet.cpp:61]   --->   Operation 1153 'fmul' 'mul142_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1154 [2/2] (12.3ns)   --->   "%mul162_6 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %Layer2_Neurons_CPU_load_22" [cnn_lenet.cpp:62]   --->   Operation 1154 'fmul' 'mul162_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1155 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_46 = load i10 %Layer2_Neurons_CPU_addr_46" [cnn_lenet.cpp:62]   --->   Operation 1155 'load' 'Layer2_Neurons_CPU_load_46' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1156 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_47 = load i10 %Layer2_Neurons_CPU_addr_47" [cnn_lenet.cpp:63]   --->   Operation 1156 'load' 'Layer2_Neurons_CPU_load_47' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1157 [1/1] (1.87ns)   --->   "%add_ln58_11 = add i8 %zext_ln58_15, i8 %p_cast53" [cnn_lenet.cpp:58]   --->   Operation 1157 'add' 'add_ln58_11' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln58_28 = zext i8 %add_ln58_11" [cnn_lenet.cpp:58]   --->   Operation 1158 'zext' 'zext_ln58_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1159 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_48 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_28" [cnn_lenet.cpp:58]   --->   Operation 1159 'getelementptr' 'Layer2_Neurons_CPU_addr_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1160 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_48 = load i10 %Layer2_Neurons_CPU_addr_48" [cnn_lenet.cpp:58]   --->   Operation 1160 'load' 'Layer2_Neurons_CPU_load_48' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1161 [1/1] (1.82ns)   --->   "%add_ln59_8 = add i9 %zext_ln58_17, i9 %empty_176" [cnn_lenet.cpp:59]   --->   Operation 1161 'add' 'add_ln59_8' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln59_8 = zext i9 %add_ln59_8" [cnn_lenet.cpp:59]   --->   Operation 1162 'zext' 'zext_ln59_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1163 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_49 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_8" [cnn_lenet.cpp:59]   --->   Operation 1163 'getelementptr' 'Layer2_Neurons_CPU_addr_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 1164 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_49 = load i10 %Layer2_Neurons_CPU_addr_49" [cnn_lenet.cpp:59]   --->   Operation 1164 'load' 'Layer2_Neurons_CPU_load_49' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 1165 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_26" [cnn_lenet.cpp:50]   --->   Operation 1165 'load' 'Layer2_Weights_CPU_load_24' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 1166 [1/1] (1.67ns)   --->   "%empty_44 = add i13 %empty_16, i13 26" [cnn_lenet.cpp:50]   --->   Operation 1166 'add' 'empty_44' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1167 [1/1] (0.00ns)   --->   "%p_cast112 = zext i13 %empty_44" [cnn_lenet.cpp:50]   --->   Operation 1167 'zext' 'p_cast112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1168 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_27 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast112" [cnn_lenet.cpp:50]   --->   Operation 1168 'getelementptr' 'Layer2_Weights_CPU_addr_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1169 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_27" [cnn_lenet.cpp:50]   --->   Operation 1169 'load' 'Layer2_Weights_CPU_load_25' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 1170 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul6" [cnn_lenet.cpp:63]   --->   Operation 1170 'fadd' 'somme_6' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1171 [1/2] (12.3ns)   --->   "%mul162_6 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %Layer2_Neurons_CPU_load_22" [cnn_lenet.cpp:62]   --->   Operation 1171 'fmul' 'mul162_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1172 [2/2] (12.3ns)   --->   "%mul182_6 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %Layer2_Neurons_CPU_load_23" [cnn_lenet.cpp:63]   --->   Operation 1172 'fmul' 'mul182_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1173 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_48 = load i10 %Layer2_Neurons_CPU_addr_48" [cnn_lenet.cpp:58]   --->   Operation 1173 'load' 'Layer2_Neurons_CPU_load_48' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1174 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_49 = load i10 %Layer2_Neurons_CPU_addr_49" [cnn_lenet.cpp:59]   --->   Operation 1174 'load' 'Layer2_Neurons_CPU_load_49' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1175 [1/1] (1.82ns)   --->   "%add_ln60_8 = add i9 %zext_ln58_17, i9 %empty_177" [cnn_lenet.cpp:60]   --->   Operation 1175 'add' 'add_ln60_8' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i9 %add_ln60_8" [cnn_lenet.cpp:60]   --->   Operation 1176 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1177 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_50 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_8" [cnn_lenet.cpp:60]   --->   Operation 1177 'getelementptr' 'Layer2_Neurons_CPU_addr_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1178 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_50 = load i10 %Layer2_Neurons_CPU_addr_50" [cnn_lenet.cpp:60]   --->   Operation 1178 'load' 'Layer2_Neurons_CPU_load_50' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1179 [1/1] (1.73ns)   --->   "%add_ln61_8 = add i10 %zext_ln58_16, i10 %empty_178" [cnn_lenet.cpp:61]   --->   Operation 1179 'add' 'add_ln61_8' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i10 %add_ln61_8" [cnn_lenet.cpp:61]   --->   Operation 1180 'zext' 'zext_ln61_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1181 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_51 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_8" [cnn_lenet.cpp:61]   --->   Operation 1181 'getelementptr' 'Layer2_Neurons_CPU_addr_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 1182 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_51 = load i10 %Layer2_Neurons_CPU_addr_51" [cnn_lenet.cpp:61]   --->   Operation 1182 'load' 'Layer2_Neurons_CPU_load_51' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 1183 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_27" [cnn_lenet.cpp:50]   --->   Operation 1183 'load' 'Layer2_Weights_CPU_load_25' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1184 [1/1] (1.67ns)   --->   "%empty_45 = add i13 %empty_16, i13 27" [cnn_lenet.cpp:50]   --->   Operation 1184 'add' 'empty_45' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1185 [1/1] (0.00ns)   --->   "%p_cast113 = zext i13 %empty_45" [cnn_lenet.cpp:50]   --->   Operation 1185 'zext' 'p_cast113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1186 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_28 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast113" [cnn_lenet.cpp:50]   --->   Operation 1186 'getelementptr' 'Layer2_Weights_CPU_addr_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1187 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_28" [cnn_lenet.cpp:50]   --->   Operation 1187 'load' 'Layer2_Weights_CPU_load_26' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1188 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul6" [cnn_lenet.cpp:63]   --->   Operation 1188 'fadd' 'somme_6' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1189 [1/2] (12.3ns)   --->   "%mul182_6 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %Layer2_Neurons_CPU_load_23" [cnn_lenet.cpp:63]   --->   Operation 1189 'fmul' 'mul182_6' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1190 [2/2] (12.3ns)   --->   "%mul82_7 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %Layer2_Neurons_CPU_load_24" [cnn_lenet.cpp:58]   --->   Operation 1190 'fmul' 'mul82_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1191 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_50 = load i10 %Layer2_Neurons_CPU_addr_50" [cnn_lenet.cpp:60]   --->   Operation 1191 'load' 'Layer2_Neurons_CPU_load_50' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1192 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_51 = load i10 %Layer2_Neurons_CPU_addr_51" [cnn_lenet.cpp:61]   --->   Operation 1192 'load' 'Layer2_Neurons_CPU_load_51' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1193 [1/1] (1.73ns)   --->   "%add_ln62_8 = add i10 %zext_ln58_16, i10 %empty_179" [cnn_lenet.cpp:62]   --->   Operation 1193 'add' 'add_ln62_8' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i10 %add_ln62_8" [cnn_lenet.cpp:62]   --->   Operation 1194 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1195 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_52 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_8" [cnn_lenet.cpp:62]   --->   Operation 1195 'getelementptr' 'Layer2_Neurons_CPU_addr_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1196 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_52 = load i10 %Layer2_Neurons_CPU_addr_52" [cnn_lenet.cpp:62]   --->   Operation 1196 'load' 'Layer2_Neurons_CPU_load_52' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1197 [1/1] (1.82ns)   --->   "%add_ln63_8 = add i9 %zext_ln58_17, i9 %empty_180" [cnn_lenet.cpp:63]   --->   Operation 1197 'add' 'add_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i9 %add_ln63_8" [cnn_lenet.cpp:63]   --->   Operation 1198 'sext' 'sext_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i10 %sext_ln63_8" [cnn_lenet.cpp:63]   --->   Operation 1199 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1200 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_53 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_8" [cnn_lenet.cpp:63]   --->   Operation 1200 'getelementptr' 'Layer2_Neurons_CPU_addr_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 1201 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_53 = load i10 %Layer2_Neurons_CPU_addr_53" [cnn_lenet.cpp:63]   --->   Operation 1201 'load' 'Layer2_Neurons_CPU_load_53' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 1202 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_28" [cnn_lenet.cpp:50]   --->   Operation 1202 'load' 'Layer2_Weights_CPU_load_26' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1203 [1/1] (1.67ns)   --->   "%empty_46 = add i13 %empty_16, i13 28" [cnn_lenet.cpp:50]   --->   Operation 1203 'add' 'empty_46' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1204 [1/1] (0.00ns)   --->   "%p_cast114 = zext i13 %empty_46" [cnn_lenet.cpp:50]   --->   Operation 1204 'zext' 'p_cast114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1205 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_29 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast114" [cnn_lenet.cpp:50]   --->   Operation 1205 'getelementptr' 'Layer2_Weights_CPU_addr_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1206 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_29" [cnn_lenet.cpp:50]   --->   Operation 1206 'load' 'Layer2_Weights_CPU_load_27' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1207 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul6" [cnn_lenet.cpp:63]   --->   Operation 1207 'fadd' 'somme_6' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln58_20 = zext i4 %add_ln58_6" [cnn_lenet.cpp:58]   --->   Operation 1208 'zext' 'zext_ln58_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1209 [1/2] (12.3ns)   --->   "%mul82_7 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %Layer2_Neurons_CPU_load_24" [cnn_lenet.cpp:58]   --->   Operation 1209 'fmul' 'mul82_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1210 [2/2] (12.3ns)   --->   "%mul102_7 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %Layer2_Neurons_CPU_load_25" [cnn_lenet.cpp:59]   --->   Operation 1210 'fmul' 'mul102_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1211 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_52 = load i10 %Layer2_Neurons_CPU_addr_52" [cnn_lenet.cpp:62]   --->   Operation 1211 'load' 'Layer2_Neurons_CPU_load_52' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1212 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_53 = load i10 %Layer2_Neurons_CPU_addr_53" [cnn_lenet.cpp:63]   --->   Operation 1212 'load' 'Layer2_Neurons_CPU_load_53' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1213 [1/1] (1.87ns)   --->   "%add_ln58_12 = add i8 %zext_ln58_20, i8 %p_cast53" [cnn_lenet.cpp:58]   --->   Operation 1213 'add' 'add_ln58_12' <Predicate = (!icmp_ln50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln58_29 = zext i8 %add_ln58_12" [cnn_lenet.cpp:58]   --->   Operation 1214 'zext' 'zext_ln58_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1215 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_54 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_29" [cnn_lenet.cpp:58]   --->   Operation 1215 'getelementptr' 'Layer2_Neurons_CPU_addr_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1216 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_54 = load i10 %Layer2_Neurons_CPU_addr_54" [cnn_lenet.cpp:58]   --->   Operation 1216 'load' 'Layer2_Neurons_CPU_load_54' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1217 [1/1] (1.82ns)   --->   "%add_ln59_9 = add i9 %zext_ln58_22, i9 %empty_176" [cnn_lenet.cpp:59]   --->   Operation 1217 'add' 'add_ln59_9' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln59_9 = zext i9 %add_ln59_9" [cnn_lenet.cpp:59]   --->   Operation 1218 'zext' 'zext_ln59_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1219 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_55 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_9" [cnn_lenet.cpp:59]   --->   Operation 1219 'getelementptr' 'Layer2_Neurons_CPU_addr_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 1220 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_55 = load i10 %Layer2_Neurons_CPU_addr_55" [cnn_lenet.cpp:59]   --->   Operation 1220 'load' 'Layer2_Neurons_CPU_load_55' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 30 <SV = 29> <Delay = 12.3>
ST_30 : Operation 1221 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_29" [cnn_lenet.cpp:50]   --->   Operation 1221 'load' 'Layer2_Weights_CPU_load_27' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1222 [1/1] (1.67ns)   --->   "%empty_47 = add i13 %empty_16, i13 29" [cnn_lenet.cpp:50]   --->   Operation 1222 'add' 'empty_47' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1223 [1/1] (0.00ns)   --->   "%p_cast115 = zext i13 %empty_47" [cnn_lenet.cpp:50]   --->   Operation 1223 'zext' 'p_cast115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1224 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_30 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast115" [cnn_lenet.cpp:50]   --->   Operation 1224 'getelementptr' 'Layer2_Weights_CPU_addr_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1225 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_30" [cnn_lenet.cpp:50]   --->   Operation 1225 'load' 'Layer2_Weights_CPU_load_28' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1226 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul82_s" [cnn_lenet.cpp:58]   --->   Operation 1226 'fadd' 'somme_7' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1227 [1/2] (12.3ns)   --->   "%mul102_7 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %Layer2_Neurons_CPU_load_25" [cnn_lenet.cpp:59]   --->   Operation 1227 'fmul' 'mul102_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1228 [2/2] (12.3ns)   --->   "%mul122_7 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %Layer2_Neurons_CPU_load_26" [cnn_lenet.cpp:60]   --->   Operation 1228 'fmul' 'mul122_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1229 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_54 = load i10 %Layer2_Neurons_CPU_addr_54" [cnn_lenet.cpp:58]   --->   Operation 1229 'load' 'Layer2_Neurons_CPU_load_54' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1230 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_55 = load i10 %Layer2_Neurons_CPU_addr_55" [cnn_lenet.cpp:59]   --->   Operation 1230 'load' 'Layer2_Neurons_CPU_load_55' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1231 [1/1] (1.82ns)   --->   "%add_ln60_9 = add i9 %zext_ln58_22, i9 %empty_177" [cnn_lenet.cpp:60]   --->   Operation 1231 'add' 'add_ln60_9' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i9 %add_ln60_9" [cnn_lenet.cpp:60]   --->   Operation 1232 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1233 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_56 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_9" [cnn_lenet.cpp:60]   --->   Operation 1233 'getelementptr' 'Layer2_Neurons_CPU_addr_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1234 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_56 = load i10 %Layer2_Neurons_CPU_addr_56" [cnn_lenet.cpp:60]   --->   Operation 1234 'load' 'Layer2_Neurons_CPU_load_56' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1235 [1/1] (1.73ns)   --->   "%add_ln61_9 = add i10 %zext_ln58_21, i10 %empty_178" [cnn_lenet.cpp:61]   --->   Operation 1235 'add' 'add_ln61_9' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i10 %add_ln61_9" [cnn_lenet.cpp:61]   --->   Operation 1236 'zext' 'zext_ln61_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1237 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_57 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_9" [cnn_lenet.cpp:61]   --->   Operation 1237 'getelementptr' 'Layer2_Neurons_CPU_addr_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 1238 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_57 = load i10 %Layer2_Neurons_CPU_addr_57" [cnn_lenet.cpp:61]   --->   Operation 1238 'load' 'Layer2_Neurons_CPU_load_57' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 1239 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_30" [cnn_lenet.cpp:50]   --->   Operation 1239 'load' 'Layer2_Weights_CPU_load_28' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1240 [1/1] (1.67ns)   --->   "%empty_48 = add i13 %empty_16, i13 30" [cnn_lenet.cpp:50]   --->   Operation 1240 'add' 'empty_48' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1241 [1/1] (0.00ns)   --->   "%p_cast116 = zext i13 %empty_48" [cnn_lenet.cpp:50]   --->   Operation 1241 'zext' 'p_cast116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1242 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_31 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast116" [cnn_lenet.cpp:50]   --->   Operation 1242 'getelementptr' 'Layer2_Weights_CPU_addr_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1243 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_31" [cnn_lenet.cpp:50]   --->   Operation 1243 'load' 'Layer2_Weights_CPU_load_29' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1244 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul82_s" [cnn_lenet.cpp:58]   --->   Operation 1244 'fadd' 'somme_7' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1245 [1/2] (12.3ns)   --->   "%mul122_7 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %Layer2_Neurons_CPU_load_26" [cnn_lenet.cpp:60]   --->   Operation 1245 'fmul' 'mul122_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1246 [2/2] (12.3ns)   --->   "%mul142_7 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %Layer2_Neurons_CPU_load_27" [cnn_lenet.cpp:61]   --->   Operation 1246 'fmul' 'mul142_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1247 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_56 = load i10 %Layer2_Neurons_CPU_addr_56" [cnn_lenet.cpp:60]   --->   Operation 1247 'load' 'Layer2_Neurons_CPU_load_56' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1248 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_57 = load i10 %Layer2_Neurons_CPU_addr_57" [cnn_lenet.cpp:61]   --->   Operation 1248 'load' 'Layer2_Neurons_CPU_load_57' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1249 [1/1] (1.73ns)   --->   "%add_ln62_9 = add i10 %zext_ln58_21, i10 %empty_179" [cnn_lenet.cpp:62]   --->   Operation 1249 'add' 'add_ln62_9' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i10 %add_ln62_9" [cnn_lenet.cpp:62]   --->   Operation 1250 'zext' 'zext_ln62_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1251 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_58 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_9" [cnn_lenet.cpp:62]   --->   Operation 1251 'getelementptr' 'Layer2_Neurons_CPU_addr_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1252 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_58 = load i10 %Layer2_Neurons_CPU_addr_58" [cnn_lenet.cpp:62]   --->   Operation 1252 'load' 'Layer2_Neurons_CPU_load_58' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1253 [1/1] (1.82ns)   --->   "%add_ln63_9 = add i9 %zext_ln58_22, i9 %empty_180" [cnn_lenet.cpp:63]   --->   Operation 1253 'add' 'add_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i9 %add_ln63_9" [cnn_lenet.cpp:63]   --->   Operation 1254 'sext' 'sext_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i10 %sext_ln63_9" [cnn_lenet.cpp:63]   --->   Operation 1255 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1256 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_59 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_9" [cnn_lenet.cpp:63]   --->   Operation 1256 'getelementptr' 'Layer2_Neurons_CPU_addr_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 1257 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_59 = load i10 %Layer2_Neurons_CPU_addr_59" [cnn_lenet.cpp:63]   --->   Operation 1257 'load' 'Layer2_Neurons_CPU_load_59' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 32 <SV = 31> <Delay = 12.3>
ST_32 : Operation 1258 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_31" [cnn_lenet.cpp:50]   --->   Operation 1258 'load' 'Layer2_Weights_CPU_load_29' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1259 [1/1] (1.67ns)   --->   "%empty_49 = add i13 %empty_16, i13 31" [cnn_lenet.cpp:50]   --->   Operation 1259 'add' 'empty_49' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1260 [1/1] (0.00ns)   --->   "%p_cast117 = zext i13 %empty_49" [cnn_lenet.cpp:50]   --->   Operation 1260 'zext' 'p_cast117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1261 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_32 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast117" [cnn_lenet.cpp:50]   --->   Operation 1261 'getelementptr' 'Layer2_Weights_CPU_addr_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1262 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_32" [cnn_lenet.cpp:50]   --->   Operation 1262 'load' 'Layer2_Weights_CPU_load_30' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1263 [1/1] (1.91ns)   --->   "%empty_181 = add i8 %empty_168, i8 26" [cnn_lenet.cpp:51]   --->   Operation 1263 'add' 'empty_181' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1264 [1/1] (1.82ns)   --->   "%empty_182 = add i9 %p_cast239, i9 195" [cnn_lenet.cpp:51]   --->   Operation 1264 'add' 'empty_182' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %tmp_3" [cnn_lenet.cpp:58]   --->   Operation 1265 'zext' 'zext_ln58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1266 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul82_s" [cnn_lenet.cpp:58]   --->   Operation 1266 'fadd' 'somme_7' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1267 [1/2] (12.3ns)   --->   "%mul142_7 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %Layer2_Neurons_CPU_load_27" [cnn_lenet.cpp:61]   --->   Operation 1267 'fmul' 'mul142_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1268 [2/2] (12.3ns)   --->   "%mul162_7 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %Layer2_Neurons_CPU_load_28" [cnn_lenet.cpp:62]   --->   Operation 1268 'fmul' 'mul162_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1269 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_58 = load i10 %Layer2_Neurons_CPU_addr_58" [cnn_lenet.cpp:62]   --->   Operation 1269 'load' 'Layer2_Neurons_CPU_load_58' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1270 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_59 = load i10 %Layer2_Neurons_CPU_addr_59" [cnn_lenet.cpp:63]   --->   Operation 1270 'load' 'Layer2_Neurons_CPU_load_59' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1271 [1/1] (1.91ns)   --->   "%add_ln58_13 = add i8 %zext_ln58, i8 %empty_181" [cnn_lenet.cpp:58]   --->   Operation 1271 'add' 'add_ln58_13' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln58_30 = zext i8 %add_ln58_13" [cnn_lenet.cpp:58]   --->   Operation 1272 'zext' 'zext_ln58_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_60 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_30" [cnn_lenet.cpp:58]   --->   Operation 1273 'getelementptr' 'Layer2_Neurons_CPU_addr_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1274 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_60 = load i10 %Layer2_Neurons_CPU_addr_60" [cnn_lenet.cpp:58]   --->   Operation 1274 'load' 'Layer2_Neurons_CPU_load_60' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1275 [1/1] (1.82ns)   --->   "%add_ln59_10 = add i9 %zext_ln58_2, i9 %empty_182" [cnn_lenet.cpp:59]   --->   Operation 1275 'add' 'add_ln59_10' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln59_10 = zext i9 %add_ln59_10" [cnn_lenet.cpp:59]   --->   Operation 1276 'zext' 'zext_ln59_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_61 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_10" [cnn_lenet.cpp:59]   --->   Operation 1277 'getelementptr' 'Layer2_Neurons_CPU_addr_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 1278 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_61 = load i10 %Layer2_Neurons_CPU_addr_61" [cnn_lenet.cpp:59]   --->   Operation 1278 'load' 'Layer2_Neurons_CPU_load_61' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 33 <SV = 32> <Delay = 12.3>
ST_33 : Operation 1279 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_32" [cnn_lenet.cpp:50]   --->   Operation 1279 'load' 'Layer2_Weights_CPU_load_30' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1280 [1/1] (1.67ns)   --->   "%empty_50 = add i13 %empty_16, i13 32" [cnn_lenet.cpp:50]   --->   Operation 1280 'add' 'empty_50' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1281 [1/1] (0.00ns)   --->   "%p_cast118 = zext i13 %empty_50" [cnn_lenet.cpp:50]   --->   Operation 1281 'zext' 'p_cast118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1282 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_33 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast118" [cnn_lenet.cpp:50]   --->   Operation 1282 'getelementptr' 'Layer2_Weights_CPU_addr_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1283 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_33" [cnn_lenet.cpp:50]   --->   Operation 1283 'load' 'Layer2_Weights_CPU_load_31' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1284 [1/1] (1.82ns)   --->   "%empty_183 = add i9 %p_cast239, i9 364" [cnn_lenet.cpp:51]   --->   Operation 1284 'add' 'empty_183' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1285 [1/1] (1.73ns)   --->   "%empty_184 = add i10 %p_cast32, i10 533" [cnn_lenet.cpp:51]   --->   Operation 1285 'add' 'empty_184' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1286 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul82_s" [cnn_lenet.cpp:58]   --->   Operation 1286 'fadd' 'somme_7' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1287 [1/2] (12.3ns)   --->   "%mul162_7 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %Layer2_Neurons_CPU_load_28" [cnn_lenet.cpp:62]   --->   Operation 1287 'fmul' 'mul162_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1288 [2/2] (12.3ns)   --->   "%mul182_7 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %Layer2_Neurons_CPU_load_29" [cnn_lenet.cpp:63]   --->   Operation 1288 'fmul' 'mul182_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1289 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_60 = load i10 %Layer2_Neurons_CPU_addr_60" [cnn_lenet.cpp:58]   --->   Operation 1289 'load' 'Layer2_Neurons_CPU_load_60' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1290 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_61 = load i10 %Layer2_Neurons_CPU_addr_61" [cnn_lenet.cpp:59]   --->   Operation 1290 'load' 'Layer2_Neurons_CPU_load_61' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1291 [1/1] (1.82ns)   --->   "%add_ln60_10 = add i9 %zext_ln58_2, i9 %empty_183" [cnn_lenet.cpp:60]   --->   Operation 1291 'add' 'add_ln60_10' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i9 %add_ln60_10" [cnn_lenet.cpp:60]   --->   Operation 1292 'zext' 'zext_ln60_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1293 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_62 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_10" [cnn_lenet.cpp:60]   --->   Operation 1293 'getelementptr' 'Layer2_Neurons_CPU_addr_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1294 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_62 = load i10 %Layer2_Neurons_CPU_addr_62" [cnn_lenet.cpp:60]   --->   Operation 1294 'load' 'Layer2_Neurons_CPU_load_62' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1295 [1/1] (1.73ns)   --->   "%add_ln61_10 = add i10 %zext_ln58_1, i10 %empty_184" [cnn_lenet.cpp:61]   --->   Operation 1295 'add' 'add_ln61_10' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i10 %add_ln61_10" [cnn_lenet.cpp:61]   --->   Operation 1296 'zext' 'zext_ln61_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1297 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_63 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_10" [cnn_lenet.cpp:61]   --->   Operation 1297 'getelementptr' 'Layer2_Neurons_CPU_addr_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_33 : Operation 1298 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_63 = load i10 %Layer2_Neurons_CPU_addr_63" [cnn_lenet.cpp:61]   --->   Operation 1298 'load' 'Layer2_Neurons_CPU_load_63' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 34 <SV = 33> <Delay = 12.3>
ST_34 : Operation 1299 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_33" [cnn_lenet.cpp:50]   --->   Operation 1299 'load' 'Layer2_Weights_CPU_load_31' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1300 [1/1] (1.67ns)   --->   "%empty_51 = add i13 %empty_16, i13 33" [cnn_lenet.cpp:50]   --->   Operation 1300 'add' 'empty_51' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1301 [1/1] (0.00ns)   --->   "%p_cast119 = zext i13 %empty_51" [cnn_lenet.cpp:50]   --->   Operation 1301 'zext' 'p_cast119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_34 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast119" [cnn_lenet.cpp:50]   --->   Operation 1302 'getelementptr' 'Layer2_Weights_CPU_addr_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1303 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_34" [cnn_lenet.cpp:50]   --->   Operation 1303 'load' 'Layer2_Weights_CPU_load_32' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1304 [1/1] (1.73ns)   --->   "%empty_185 = add i10 %p_cast32, i10 702" [cnn_lenet.cpp:51]   --->   Operation 1304 'add' 'empty_185' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1305 [1/1] (1.82ns)   --->   "%empty_186 = add i9 %p_cast239, i9 359" [cnn_lenet.cpp:51]   --->   Operation 1305 'add' 'empty_186' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1306 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul102_s" [cnn_lenet.cpp:59]   --->   Operation 1306 'fadd' 'somme_8' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1307 [1/2] (12.3ns)   --->   "%mul182_7 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %Layer2_Neurons_CPU_load_29" [cnn_lenet.cpp:63]   --->   Operation 1307 'fmul' 'mul182_7' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1308 [2/2] (12.3ns)   --->   "%mul82_1 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %Layer2_Neurons_CPU_load_30" [cnn_lenet.cpp:58]   --->   Operation 1308 'fmul' 'mul82_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1309 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_62 = load i10 %Layer2_Neurons_CPU_addr_62" [cnn_lenet.cpp:60]   --->   Operation 1309 'load' 'Layer2_Neurons_CPU_load_62' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1310 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_63 = load i10 %Layer2_Neurons_CPU_addr_63" [cnn_lenet.cpp:61]   --->   Operation 1310 'load' 'Layer2_Neurons_CPU_load_63' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1311 [1/1] (1.73ns)   --->   "%add_ln62_10 = add i10 %zext_ln58_1, i10 %empty_185" [cnn_lenet.cpp:62]   --->   Operation 1311 'add' 'add_ln62_10' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln62_10 = zext i10 %add_ln62_10" [cnn_lenet.cpp:62]   --->   Operation 1312 'zext' 'zext_ln62_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1313 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_64 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_10" [cnn_lenet.cpp:62]   --->   Operation 1313 'getelementptr' 'Layer2_Neurons_CPU_addr_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1314 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_64 = load i10 %Layer2_Neurons_CPU_addr_64" [cnn_lenet.cpp:62]   --->   Operation 1314 'load' 'Layer2_Neurons_CPU_load_64' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1315 [1/1] (1.82ns)   --->   "%add_ln63_10 = add i9 %zext_ln58_2, i9 %empty_186" [cnn_lenet.cpp:63]   --->   Operation 1315 'add' 'add_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i9 %add_ln63_10" [cnn_lenet.cpp:63]   --->   Operation 1316 'sext' 'sext_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i10 %sext_ln63_10" [cnn_lenet.cpp:63]   --->   Operation 1317 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1318 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_65 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_10" [cnn_lenet.cpp:63]   --->   Operation 1318 'getelementptr' 'Layer2_Neurons_CPU_addr_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_34 : Operation 1319 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_65 = load i10 %Layer2_Neurons_CPU_addr_65" [cnn_lenet.cpp:63]   --->   Operation 1319 'load' 'Layer2_Neurons_CPU_load_65' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 35 <SV = 34> <Delay = 12.3>
ST_35 : Operation 1320 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_34" [cnn_lenet.cpp:50]   --->   Operation 1320 'load' 'Layer2_Weights_CPU_load_32' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1321 [1/1] (1.67ns)   --->   "%empty_52 = add i13 %empty_16, i13 34" [cnn_lenet.cpp:50]   --->   Operation 1321 'add' 'empty_52' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1322 [1/1] (0.00ns)   --->   "%p_cast120 = zext i13 %empty_52" [cnn_lenet.cpp:50]   --->   Operation 1322 'zext' 'p_cast120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1323 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_35 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast120" [cnn_lenet.cpp:50]   --->   Operation 1323 'getelementptr' 'Layer2_Weights_CPU_addr_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1324 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_35" [cnn_lenet.cpp:50]   --->   Operation 1324 'load' 'Layer2_Weights_CPU_load_33' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1325 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul102_s" [cnn_lenet.cpp:59]   --->   Operation 1325 'fadd' 'somme_8' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1326 [1/2] (12.3ns)   --->   "%mul82_1 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %Layer2_Neurons_CPU_load_30" [cnn_lenet.cpp:58]   --->   Operation 1326 'fmul' 'mul82_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1327 [2/2] (12.3ns)   --->   "%mul102_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %Layer2_Neurons_CPU_load_31" [cnn_lenet.cpp:59]   --->   Operation 1327 'fmul' 'mul102_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1328 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_64 = load i10 %Layer2_Neurons_CPU_addr_64" [cnn_lenet.cpp:62]   --->   Operation 1328 'load' 'Layer2_Neurons_CPU_load_64' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1329 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_65 = load i10 %Layer2_Neurons_CPU_addr_65" [cnn_lenet.cpp:63]   --->   Operation 1329 'load' 'Layer2_Neurons_CPU_load_65' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1330 [1/1] (1.91ns)   --->   "%add_ln58_14 = add i8 %zext_ln58_5, i8 %empty_181" [cnn_lenet.cpp:58]   --->   Operation 1330 'add' 'add_ln58_14' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln58_31 = zext i8 %add_ln58_14" [cnn_lenet.cpp:58]   --->   Operation 1331 'zext' 'zext_ln58_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1332 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_66 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_31" [cnn_lenet.cpp:58]   --->   Operation 1332 'getelementptr' 'Layer2_Neurons_CPU_addr_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1333 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_66 = load i10 %Layer2_Neurons_CPU_addr_66" [cnn_lenet.cpp:58]   --->   Operation 1333 'load' 'Layer2_Neurons_CPU_load_66' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1334 [1/1] (1.82ns)   --->   "%add_ln59_11 = add i9 %zext_ln58_7, i9 %empty_182" [cnn_lenet.cpp:59]   --->   Operation 1334 'add' 'add_ln59_11' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln59_11 = zext i9 %add_ln59_11" [cnn_lenet.cpp:59]   --->   Operation 1335 'zext' 'zext_ln59_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1336 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_67 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_11" [cnn_lenet.cpp:59]   --->   Operation 1336 'getelementptr' 'Layer2_Neurons_CPU_addr_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_35 : Operation 1337 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_67 = load i10 %Layer2_Neurons_CPU_addr_67" [cnn_lenet.cpp:59]   --->   Operation 1337 'load' 'Layer2_Neurons_CPU_load_67' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 36 <SV = 35> <Delay = 12.3>
ST_36 : Operation 1338 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_35" [cnn_lenet.cpp:50]   --->   Operation 1338 'load' 'Layer2_Weights_CPU_load_33' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1339 [1/1] (1.67ns)   --->   "%empty_53 = add i13 %empty_16, i13 35" [cnn_lenet.cpp:50]   --->   Operation 1339 'add' 'empty_53' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1340 [1/1] (0.00ns)   --->   "%p_cast121 = zext i13 %empty_53" [cnn_lenet.cpp:50]   --->   Operation 1340 'zext' 'p_cast121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1341 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_36 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast121" [cnn_lenet.cpp:50]   --->   Operation 1341 'getelementptr' 'Layer2_Weights_CPU_addr_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1342 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_36" [cnn_lenet.cpp:50]   --->   Operation 1342 'load' 'Layer2_Weights_CPU_load_34' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1343 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul102_s" [cnn_lenet.cpp:59]   --->   Operation 1343 'fadd' 'somme_8' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1344 [1/2] (12.3ns)   --->   "%mul102_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %Layer2_Neurons_CPU_load_31" [cnn_lenet.cpp:59]   --->   Operation 1344 'fmul' 'mul102_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1345 [2/2] (12.3ns)   --->   "%mul122_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %Layer2_Neurons_CPU_load_32" [cnn_lenet.cpp:60]   --->   Operation 1345 'fmul' 'mul122_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1346 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_66 = load i10 %Layer2_Neurons_CPU_addr_66" [cnn_lenet.cpp:58]   --->   Operation 1346 'load' 'Layer2_Neurons_CPU_load_66' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1347 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_67 = load i10 %Layer2_Neurons_CPU_addr_67" [cnn_lenet.cpp:59]   --->   Operation 1347 'load' 'Layer2_Neurons_CPU_load_67' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1348 [1/1] (1.82ns)   --->   "%add_ln60_11 = add i9 %zext_ln58_7, i9 %empty_183" [cnn_lenet.cpp:60]   --->   Operation 1348 'add' 'add_ln60_11' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i9 %add_ln60_11" [cnn_lenet.cpp:60]   --->   Operation 1349 'zext' 'zext_ln60_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1350 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_68 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_11" [cnn_lenet.cpp:60]   --->   Operation 1350 'getelementptr' 'Layer2_Neurons_CPU_addr_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1351 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_68 = load i10 %Layer2_Neurons_CPU_addr_68" [cnn_lenet.cpp:60]   --->   Operation 1351 'load' 'Layer2_Neurons_CPU_load_68' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1352 [1/1] (1.73ns)   --->   "%add_ln61_11 = add i10 %zext_ln58_6, i10 %empty_184" [cnn_lenet.cpp:61]   --->   Operation 1352 'add' 'add_ln61_11' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln61_11 = zext i10 %add_ln61_11" [cnn_lenet.cpp:61]   --->   Operation 1353 'zext' 'zext_ln61_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1354 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_69 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_11" [cnn_lenet.cpp:61]   --->   Operation 1354 'getelementptr' 'Layer2_Neurons_CPU_addr_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_36 : Operation 1355 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_69 = load i10 %Layer2_Neurons_CPU_addr_69" [cnn_lenet.cpp:61]   --->   Operation 1355 'load' 'Layer2_Neurons_CPU_load_69' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 37 <SV = 36> <Delay = 12.3>
ST_37 : Operation 1356 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_36" [cnn_lenet.cpp:50]   --->   Operation 1356 'load' 'Layer2_Weights_CPU_load_34' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1357 [1/1] (1.67ns)   --->   "%empty_54 = add i13 %empty_16, i13 36" [cnn_lenet.cpp:50]   --->   Operation 1357 'add' 'empty_54' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1358 [1/1] (0.00ns)   --->   "%p_cast122 = zext i13 %empty_54" [cnn_lenet.cpp:50]   --->   Operation 1358 'zext' 'p_cast122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1359 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_37 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast122" [cnn_lenet.cpp:50]   --->   Operation 1359 'getelementptr' 'Layer2_Weights_CPU_addr_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1360 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_37" [cnn_lenet.cpp:50]   --->   Operation 1360 'load' 'Layer2_Weights_CPU_load_35' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1361 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul102_s" [cnn_lenet.cpp:59]   --->   Operation 1361 'fadd' 'somme_8' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1362 [1/2] (12.3ns)   --->   "%mul122_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %Layer2_Neurons_CPU_load_32" [cnn_lenet.cpp:60]   --->   Operation 1362 'fmul' 'mul122_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1363 [2/2] (12.3ns)   --->   "%mul142_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %Layer2_Neurons_CPU_load_33" [cnn_lenet.cpp:61]   --->   Operation 1363 'fmul' 'mul142_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1364 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_68 = load i10 %Layer2_Neurons_CPU_addr_68" [cnn_lenet.cpp:60]   --->   Operation 1364 'load' 'Layer2_Neurons_CPU_load_68' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1365 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_69 = load i10 %Layer2_Neurons_CPU_addr_69" [cnn_lenet.cpp:61]   --->   Operation 1365 'load' 'Layer2_Neurons_CPU_load_69' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1366 [1/1] (1.73ns)   --->   "%add_ln62_11 = add i10 %zext_ln58_6, i10 %empty_185" [cnn_lenet.cpp:62]   --->   Operation 1366 'add' 'add_ln62_11' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln62_11 = zext i10 %add_ln62_11" [cnn_lenet.cpp:62]   --->   Operation 1367 'zext' 'zext_ln62_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1368 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_70 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_11" [cnn_lenet.cpp:62]   --->   Operation 1368 'getelementptr' 'Layer2_Neurons_CPU_addr_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1369 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_70 = load i10 %Layer2_Neurons_CPU_addr_70" [cnn_lenet.cpp:62]   --->   Operation 1369 'load' 'Layer2_Neurons_CPU_load_70' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1370 [1/1] (1.82ns)   --->   "%add_ln63_11 = add i9 %zext_ln58_7, i9 %empty_186" [cnn_lenet.cpp:63]   --->   Operation 1370 'add' 'add_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i9 %add_ln63_11" [cnn_lenet.cpp:63]   --->   Operation 1371 'sext' 'sext_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i10 %sext_ln63_11" [cnn_lenet.cpp:63]   --->   Operation 1372 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1373 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_71 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_11" [cnn_lenet.cpp:63]   --->   Operation 1373 'getelementptr' 'Layer2_Neurons_CPU_addr_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_37 : Operation 1374 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_71 = load i10 %Layer2_Neurons_CPU_addr_71" [cnn_lenet.cpp:63]   --->   Operation 1374 'load' 'Layer2_Neurons_CPU_load_71' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 38 <SV = 37> <Delay = 12.3>
ST_38 : Operation 1375 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_37" [cnn_lenet.cpp:50]   --->   Operation 1375 'load' 'Layer2_Weights_CPU_load_35' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1376 [1/1] (1.67ns)   --->   "%empty_55 = add i13 %empty_16, i13 37" [cnn_lenet.cpp:50]   --->   Operation 1376 'add' 'empty_55' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1377 [1/1] (0.00ns)   --->   "%p_cast123 = zext i13 %empty_55" [cnn_lenet.cpp:50]   --->   Operation 1377 'zext' 'p_cast123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1378 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_38 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast123" [cnn_lenet.cpp:50]   --->   Operation 1378 'getelementptr' 'Layer2_Weights_CPU_addr_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1379 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_38" [cnn_lenet.cpp:50]   --->   Operation 1379 'load' 'Layer2_Weights_CPU_load_36' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1380 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul122_s" [cnn_lenet.cpp:60]   --->   Operation 1380 'fadd' 'somme_9' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln58_10 = zext i4 %add_ln58_2" [cnn_lenet.cpp:58]   --->   Operation 1381 'zext' 'zext_ln58_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1382 [1/2] (12.3ns)   --->   "%mul142_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %Layer2_Neurons_CPU_load_33" [cnn_lenet.cpp:61]   --->   Operation 1382 'fmul' 'mul142_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1383 [2/2] (12.3ns)   --->   "%mul162_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %Layer2_Neurons_CPU_load_34" [cnn_lenet.cpp:62]   --->   Operation 1383 'fmul' 'mul162_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1384 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_70 = load i10 %Layer2_Neurons_CPU_addr_70" [cnn_lenet.cpp:62]   --->   Operation 1384 'load' 'Layer2_Neurons_CPU_load_70' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1385 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_71 = load i10 %Layer2_Neurons_CPU_addr_71" [cnn_lenet.cpp:63]   --->   Operation 1385 'load' 'Layer2_Neurons_CPU_load_71' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1386 [1/1] (1.91ns)   --->   "%add_ln58_15 = add i8 %zext_ln58_10, i8 %empty_181" [cnn_lenet.cpp:58]   --->   Operation 1386 'add' 'add_ln58_15' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln58_32 = zext i8 %add_ln58_15" [cnn_lenet.cpp:58]   --->   Operation 1387 'zext' 'zext_ln58_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1388 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_72 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_32" [cnn_lenet.cpp:58]   --->   Operation 1388 'getelementptr' 'Layer2_Neurons_CPU_addr_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1389 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_72 = load i10 %Layer2_Neurons_CPU_addr_72" [cnn_lenet.cpp:58]   --->   Operation 1389 'load' 'Layer2_Neurons_CPU_load_72' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1390 [1/1] (1.82ns)   --->   "%add_ln59_12 = add i9 %zext_ln58_12, i9 %empty_182" [cnn_lenet.cpp:59]   --->   Operation 1390 'add' 'add_ln59_12' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln59_12 = zext i9 %add_ln59_12" [cnn_lenet.cpp:59]   --->   Operation 1391 'zext' 'zext_ln59_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1392 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_73 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_12" [cnn_lenet.cpp:59]   --->   Operation 1392 'getelementptr' 'Layer2_Neurons_CPU_addr_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_38 : Operation 1393 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_73 = load i10 %Layer2_Neurons_CPU_addr_73" [cnn_lenet.cpp:59]   --->   Operation 1393 'load' 'Layer2_Neurons_CPU_load_73' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 39 <SV = 38> <Delay = 12.3>
ST_39 : Operation 1394 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_38" [cnn_lenet.cpp:50]   --->   Operation 1394 'load' 'Layer2_Weights_CPU_load_36' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1395 [1/1] (1.67ns)   --->   "%empty_56 = add i13 %empty_16, i13 38" [cnn_lenet.cpp:50]   --->   Operation 1395 'add' 'empty_56' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1396 [1/1] (0.00ns)   --->   "%p_cast124 = zext i13 %empty_56" [cnn_lenet.cpp:50]   --->   Operation 1396 'zext' 'p_cast124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1397 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_39 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast124" [cnn_lenet.cpp:50]   --->   Operation 1397 'getelementptr' 'Layer2_Weights_CPU_addr_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1398 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_39" [cnn_lenet.cpp:50]   --->   Operation 1398 'load' 'Layer2_Weights_CPU_load_37' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1399 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul122_s" [cnn_lenet.cpp:60]   --->   Operation 1399 'fadd' 'somme_9' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1400 [1/2] (12.3ns)   --->   "%mul162_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %Layer2_Neurons_CPU_load_34" [cnn_lenet.cpp:62]   --->   Operation 1400 'fmul' 'mul162_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1401 [2/2] (12.3ns)   --->   "%mul182_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %Layer2_Neurons_CPU_load_35" [cnn_lenet.cpp:63]   --->   Operation 1401 'fmul' 'mul182_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1402 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_72 = load i10 %Layer2_Neurons_CPU_addr_72" [cnn_lenet.cpp:58]   --->   Operation 1402 'load' 'Layer2_Neurons_CPU_load_72' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1403 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_73 = load i10 %Layer2_Neurons_CPU_addr_73" [cnn_lenet.cpp:59]   --->   Operation 1403 'load' 'Layer2_Neurons_CPU_load_73' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1404 [1/1] (1.82ns)   --->   "%add_ln60_12 = add i9 %zext_ln58_12, i9 %empty_183" [cnn_lenet.cpp:60]   --->   Operation 1404 'add' 'add_ln60_12' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i9 %add_ln60_12" [cnn_lenet.cpp:60]   --->   Operation 1405 'zext' 'zext_ln60_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1406 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_74 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_12" [cnn_lenet.cpp:60]   --->   Operation 1406 'getelementptr' 'Layer2_Neurons_CPU_addr_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1407 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_74 = load i10 %Layer2_Neurons_CPU_addr_74" [cnn_lenet.cpp:60]   --->   Operation 1407 'load' 'Layer2_Neurons_CPU_load_74' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1408 [1/1] (1.73ns)   --->   "%add_ln61_12 = add i10 %zext_ln58_11, i10 %empty_184" [cnn_lenet.cpp:61]   --->   Operation 1408 'add' 'add_ln61_12' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln61_12 = zext i10 %add_ln61_12" [cnn_lenet.cpp:61]   --->   Operation 1409 'zext' 'zext_ln61_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1410 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_75 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_12" [cnn_lenet.cpp:61]   --->   Operation 1410 'getelementptr' 'Layer2_Neurons_CPU_addr_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_39 : Operation 1411 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_75 = load i10 %Layer2_Neurons_CPU_addr_75" [cnn_lenet.cpp:61]   --->   Operation 1411 'load' 'Layer2_Neurons_CPU_load_75' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 40 <SV = 39> <Delay = 12.3>
ST_40 : Operation 1412 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_39" [cnn_lenet.cpp:50]   --->   Operation 1412 'load' 'Layer2_Weights_CPU_load_37' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1413 [1/1] (1.67ns)   --->   "%empty_57 = add i13 %empty_16, i13 39" [cnn_lenet.cpp:50]   --->   Operation 1413 'add' 'empty_57' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1414 [1/1] (0.00ns)   --->   "%p_cast125 = zext i13 %empty_57" [cnn_lenet.cpp:50]   --->   Operation 1414 'zext' 'p_cast125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1415 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_40 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast125" [cnn_lenet.cpp:50]   --->   Operation 1415 'getelementptr' 'Layer2_Weights_CPU_addr_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1416 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_40" [cnn_lenet.cpp:50]   --->   Operation 1416 'load' 'Layer2_Weights_CPU_load_38' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1417 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul122_s" [cnn_lenet.cpp:60]   --->   Operation 1417 'fadd' 'somme_9' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1418 [1/2] (12.3ns)   --->   "%mul182_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %Layer2_Neurons_CPU_load_35" [cnn_lenet.cpp:63]   --->   Operation 1418 'fmul' 'mul182_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1419 [2/2] (12.3ns)   --->   "%mul82_1_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %Layer2_Neurons_CPU_load_36" [cnn_lenet.cpp:58]   --->   Operation 1419 'fmul' 'mul82_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1420 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_74 = load i10 %Layer2_Neurons_CPU_addr_74" [cnn_lenet.cpp:60]   --->   Operation 1420 'load' 'Layer2_Neurons_CPU_load_74' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1421 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_75 = load i10 %Layer2_Neurons_CPU_addr_75" [cnn_lenet.cpp:61]   --->   Operation 1421 'load' 'Layer2_Neurons_CPU_load_75' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1422 [1/1] (1.73ns)   --->   "%add_ln62_12 = add i10 %zext_ln58_11, i10 %empty_185" [cnn_lenet.cpp:62]   --->   Operation 1422 'add' 'add_ln62_12' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln62_12 = zext i10 %add_ln62_12" [cnn_lenet.cpp:62]   --->   Operation 1423 'zext' 'zext_ln62_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1424 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_76 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_12" [cnn_lenet.cpp:62]   --->   Operation 1424 'getelementptr' 'Layer2_Neurons_CPU_addr_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1425 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_76 = load i10 %Layer2_Neurons_CPU_addr_76" [cnn_lenet.cpp:62]   --->   Operation 1425 'load' 'Layer2_Neurons_CPU_load_76' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1426 [1/1] (1.82ns)   --->   "%add_ln63_12 = add i9 %zext_ln58_12, i9 %empty_186" [cnn_lenet.cpp:63]   --->   Operation 1426 'add' 'add_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i9 %add_ln63_12" [cnn_lenet.cpp:63]   --->   Operation 1427 'sext' 'sext_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i10 %sext_ln63_12" [cnn_lenet.cpp:63]   --->   Operation 1428 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1429 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_77 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_12" [cnn_lenet.cpp:63]   --->   Operation 1429 'getelementptr' 'Layer2_Neurons_CPU_addr_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_40 : Operation 1430 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_77 = load i10 %Layer2_Neurons_CPU_addr_77" [cnn_lenet.cpp:63]   --->   Operation 1430 'load' 'Layer2_Neurons_CPU_load_77' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 41 <SV = 40> <Delay = 12.3>
ST_41 : Operation 1431 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_40" [cnn_lenet.cpp:50]   --->   Operation 1431 'load' 'Layer2_Weights_CPU_load_38' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1432 [1/1] (1.67ns)   --->   "%empty_58 = add i13 %empty_16, i13 40" [cnn_lenet.cpp:50]   --->   Operation 1432 'add' 'empty_58' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1433 [1/1] (0.00ns)   --->   "%p_cast126 = zext i13 %empty_58" [cnn_lenet.cpp:50]   --->   Operation 1433 'zext' 'p_cast126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1434 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_41 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast126" [cnn_lenet.cpp:50]   --->   Operation 1434 'getelementptr' 'Layer2_Weights_CPU_addr_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1435 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_41" [cnn_lenet.cpp:50]   --->   Operation 1435 'load' 'Layer2_Weights_CPU_load_39' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1436 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul122_s" [cnn_lenet.cpp:60]   --->   Operation 1436 'fadd' 'somme_9' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1437 [1/2] (12.3ns)   --->   "%mul82_1_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %Layer2_Neurons_CPU_load_36" [cnn_lenet.cpp:58]   --->   Operation 1437 'fmul' 'mul82_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1438 [2/2] (12.3ns)   --->   "%mul102_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %Layer2_Neurons_CPU_load_37" [cnn_lenet.cpp:59]   --->   Operation 1438 'fmul' 'mul102_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1439 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_76 = load i10 %Layer2_Neurons_CPU_addr_76" [cnn_lenet.cpp:62]   --->   Operation 1439 'load' 'Layer2_Neurons_CPU_load_76' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1440 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_77 = load i10 %Layer2_Neurons_CPU_addr_77" [cnn_lenet.cpp:63]   --->   Operation 1440 'load' 'Layer2_Neurons_CPU_load_77' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1441 [1/1] (1.91ns)   --->   "%add_ln58_16 = add i8 %zext_ln58_15, i8 %empty_181" [cnn_lenet.cpp:58]   --->   Operation 1441 'add' 'add_ln58_16' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln58_33 = zext i8 %add_ln58_16" [cnn_lenet.cpp:58]   --->   Operation 1442 'zext' 'zext_ln58_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1443 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_78 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_33" [cnn_lenet.cpp:58]   --->   Operation 1443 'getelementptr' 'Layer2_Neurons_CPU_addr_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1444 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_78 = load i10 %Layer2_Neurons_CPU_addr_78" [cnn_lenet.cpp:58]   --->   Operation 1444 'load' 'Layer2_Neurons_CPU_load_78' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1445 [1/1] (1.82ns)   --->   "%add_ln59_13 = add i9 %zext_ln58_17, i9 %empty_182" [cnn_lenet.cpp:59]   --->   Operation 1445 'add' 'add_ln59_13' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln59_13 = zext i9 %add_ln59_13" [cnn_lenet.cpp:59]   --->   Operation 1446 'zext' 'zext_ln59_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1447 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_79 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_13" [cnn_lenet.cpp:59]   --->   Operation 1447 'getelementptr' 'Layer2_Neurons_CPU_addr_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 1448 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_79 = load i10 %Layer2_Neurons_CPU_addr_79" [cnn_lenet.cpp:59]   --->   Operation 1448 'load' 'Layer2_Neurons_CPU_load_79' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 42 <SV = 41> <Delay = 12.3>
ST_42 : Operation 1449 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_41" [cnn_lenet.cpp:50]   --->   Operation 1449 'load' 'Layer2_Weights_CPU_load_39' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1450 [1/1] (1.67ns)   --->   "%empty_59 = add i13 %empty_16, i13 41" [cnn_lenet.cpp:50]   --->   Operation 1450 'add' 'empty_59' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1451 [1/1] (0.00ns)   --->   "%p_cast127 = zext i13 %empty_59" [cnn_lenet.cpp:50]   --->   Operation 1451 'zext' 'p_cast127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1452 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_42 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast127" [cnn_lenet.cpp:50]   --->   Operation 1452 'getelementptr' 'Layer2_Weights_CPU_addr_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1453 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_42" [cnn_lenet.cpp:50]   --->   Operation 1453 'load' 'Layer2_Weights_CPU_load_40' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1454 [4/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul142_s" [cnn_lenet.cpp:61]   --->   Operation 1454 'fadd' 'somme_10' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1455 [1/2] (12.3ns)   --->   "%mul102_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %Layer2_Neurons_CPU_load_37" [cnn_lenet.cpp:59]   --->   Operation 1455 'fmul' 'mul102_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1456 [2/2] (12.3ns)   --->   "%mul122_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %Layer2_Neurons_CPU_load_38" [cnn_lenet.cpp:60]   --->   Operation 1456 'fmul' 'mul122_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1457 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_78 = load i10 %Layer2_Neurons_CPU_addr_78" [cnn_lenet.cpp:58]   --->   Operation 1457 'load' 'Layer2_Neurons_CPU_load_78' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1458 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_79 = load i10 %Layer2_Neurons_CPU_addr_79" [cnn_lenet.cpp:59]   --->   Operation 1458 'load' 'Layer2_Neurons_CPU_load_79' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1459 [1/1] (1.82ns)   --->   "%add_ln60_13 = add i9 %zext_ln58_17, i9 %empty_183" [cnn_lenet.cpp:60]   --->   Operation 1459 'add' 'add_ln60_13' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i9 %add_ln60_13" [cnn_lenet.cpp:60]   --->   Operation 1460 'zext' 'zext_ln60_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1461 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_80 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_13" [cnn_lenet.cpp:60]   --->   Operation 1461 'getelementptr' 'Layer2_Neurons_CPU_addr_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1462 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_80 = load i10 %Layer2_Neurons_CPU_addr_80" [cnn_lenet.cpp:60]   --->   Operation 1462 'load' 'Layer2_Neurons_CPU_load_80' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1463 [1/1] (1.73ns)   --->   "%add_ln61_13 = add i10 %zext_ln58_16, i10 %empty_184" [cnn_lenet.cpp:61]   --->   Operation 1463 'add' 'add_ln61_13' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln61_13 = zext i10 %add_ln61_13" [cnn_lenet.cpp:61]   --->   Operation 1464 'zext' 'zext_ln61_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1465 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_81 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_13" [cnn_lenet.cpp:61]   --->   Operation 1465 'getelementptr' 'Layer2_Neurons_CPU_addr_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_42 : Operation 1466 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_81 = load i10 %Layer2_Neurons_CPU_addr_81" [cnn_lenet.cpp:61]   --->   Operation 1466 'load' 'Layer2_Neurons_CPU_load_81' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 43 <SV = 42> <Delay = 12.3>
ST_43 : Operation 1467 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_42" [cnn_lenet.cpp:50]   --->   Operation 1467 'load' 'Layer2_Weights_CPU_load_40' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1468 [1/1] (1.67ns)   --->   "%empty_60 = add i13 %empty_16, i13 42" [cnn_lenet.cpp:50]   --->   Operation 1468 'add' 'empty_60' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1469 [1/1] (0.00ns)   --->   "%p_cast128 = zext i13 %empty_60" [cnn_lenet.cpp:50]   --->   Operation 1469 'zext' 'p_cast128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1470 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_43 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast128" [cnn_lenet.cpp:50]   --->   Operation 1470 'getelementptr' 'Layer2_Weights_CPU_addr_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1471 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_43" [cnn_lenet.cpp:50]   --->   Operation 1471 'load' 'Layer2_Weights_CPU_load_41' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1472 [3/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul142_s" [cnn_lenet.cpp:61]   --->   Operation 1472 'fadd' 'somme_10' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1473 [1/2] (12.3ns)   --->   "%mul122_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %Layer2_Neurons_CPU_load_38" [cnn_lenet.cpp:60]   --->   Operation 1473 'fmul' 'mul122_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1474 [2/2] (12.3ns)   --->   "%mul142_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %Layer2_Neurons_CPU_load_39" [cnn_lenet.cpp:61]   --->   Operation 1474 'fmul' 'mul142_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1475 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_80 = load i10 %Layer2_Neurons_CPU_addr_80" [cnn_lenet.cpp:60]   --->   Operation 1475 'load' 'Layer2_Neurons_CPU_load_80' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1476 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_81 = load i10 %Layer2_Neurons_CPU_addr_81" [cnn_lenet.cpp:61]   --->   Operation 1476 'load' 'Layer2_Neurons_CPU_load_81' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1477 [1/1] (1.73ns)   --->   "%add_ln62_13 = add i10 %zext_ln58_16, i10 %empty_185" [cnn_lenet.cpp:62]   --->   Operation 1477 'add' 'add_ln62_13' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln62_13 = zext i10 %add_ln62_13" [cnn_lenet.cpp:62]   --->   Operation 1478 'zext' 'zext_ln62_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1479 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_82 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_13" [cnn_lenet.cpp:62]   --->   Operation 1479 'getelementptr' 'Layer2_Neurons_CPU_addr_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1480 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_82 = load i10 %Layer2_Neurons_CPU_addr_82" [cnn_lenet.cpp:62]   --->   Operation 1480 'load' 'Layer2_Neurons_CPU_load_82' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1481 [1/1] (1.82ns)   --->   "%add_ln63_13 = add i9 %zext_ln58_17, i9 %empty_186" [cnn_lenet.cpp:63]   --->   Operation 1481 'add' 'add_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i9 %add_ln63_13" [cnn_lenet.cpp:63]   --->   Operation 1482 'sext' 'sext_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i10 %sext_ln63_13" [cnn_lenet.cpp:63]   --->   Operation 1483 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1484 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_83 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_13" [cnn_lenet.cpp:63]   --->   Operation 1484 'getelementptr' 'Layer2_Neurons_CPU_addr_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_43 : Operation 1485 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_83 = load i10 %Layer2_Neurons_CPU_addr_83" [cnn_lenet.cpp:63]   --->   Operation 1485 'load' 'Layer2_Neurons_CPU_load_83' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 44 <SV = 43> <Delay = 12.3>
ST_44 : Operation 1486 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_43" [cnn_lenet.cpp:50]   --->   Operation 1486 'load' 'Layer2_Weights_CPU_load_41' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1487 [1/1] (1.67ns)   --->   "%empty_61 = add i13 %empty_16, i13 43" [cnn_lenet.cpp:50]   --->   Operation 1487 'add' 'empty_61' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1488 [1/1] (0.00ns)   --->   "%p_cast129 = zext i13 %empty_61" [cnn_lenet.cpp:50]   --->   Operation 1488 'zext' 'p_cast129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1489 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_44 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast129" [cnn_lenet.cpp:50]   --->   Operation 1489 'getelementptr' 'Layer2_Weights_CPU_addr_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1490 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_44" [cnn_lenet.cpp:50]   --->   Operation 1490 'load' 'Layer2_Weights_CPU_load_42' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1491 [2/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul142_s" [cnn_lenet.cpp:61]   --->   Operation 1491 'fadd' 'somme_10' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1492 [1/2] (12.3ns)   --->   "%mul142_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %Layer2_Neurons_CPU_load_39" [cnn_lenet.cpp:61]   --->   Operation 1492 'fmul' 'mul142_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1493 [2/2] (12.3ns)   --->   "%mul162_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %Layer2_Neurons_CPU_load_40" [cnn_lenet.cpp:62]   --->   Operation 1493 'fmul' 'mul162_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1494 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_82 = load i10 %Layer2_Neurons_CPU_addr_82" [cnn_lenet.cpp:62]   --->   Operation 1494 'load' 'Layer2_Neurons_CPU_load_82' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1495 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_83 = load i10 %Layer2_Neurons_CPU_addr_83" [cnn_lenet.cpp:63]   --->   Operation 1495 'load' 'Layer2_Neurons_CPU_load_83' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1496 [1/1] (1.91ns)   --->   "%add_ln58_17 = add i8 %zext_ln58_20, i8 %empty_181" [cnn_lenet.cpp:58]   --->   Operation 1496 'add' 'add_ln58_17' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln58_34 = zext i8 %add_ln58_17" [cnn_lenet.cpp:58]   --->   Operation 1497 'zext' 'zext_ln58_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1498 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_84 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_34" [cnn_lenet.cpp:58]   --->   Operation 1498 'getelementptr' 'Layer2_Neurons_CPU_addr_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1499 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_84 = load i10 %Layer2_Neurons_CPU_addr_84" [cnn_lenet.cpp:58]   --->   Operation 1499 'load' 'Layer2_Neurons_CPU_load_84' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1500 [1/1] (1.82ns)   --->   "%add_ln59_14 = add i9 %zext_ln58_22, i9 %empty_182" [cnn_lenet.cpp:59]   --->   Operation 1500 'add' 'add_ln59_14' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln59_14 = zext i9 %add_ln59_14" [cnn_lenet.cpp:59]   --->   Operation 1501 'zext' 'zext_ln59_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1502 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_85 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_14" [cnn_lenet.cpp:59]   --->   Operation 1502 'getelementptr' 'Layer2_Neurons_CPU_addr_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_44 : Operation 1503 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_85 = load i10 %Layer2_Neurons_CPU_addr_85" [cnn_lenet.cpp:59]   --->   Operation 1503 'load' 'Layer2_Neurons_CPU_load_85' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 45 <SV = 44> <Delay = 12.3>
ST_45 : Operation 1504 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_44" [cnn_lenet.cpp:50]   --->   Operation 1504 'load' 'Layer2_Weights_CPU_load_42' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1505 [1/1] (1.67ns)   --->   "%empty_62 = add i13 %empty_16, i13 44" [cnn_lenet.cpp:50]   --->   Operation 1505 'add' 'empty_62' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1506 [1/1] (0.00ns)   --->   "%p_cast130 = zext i13 %empty_62" [cnn_lenet.cpp:50]   --->   Operation 1506 'zext' 'p_cast130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1507 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_45 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast130" [cnn_lenet.cpp:50]   --->   Operation 1507 'getelementptr' 'Layer2_Weights_CPU_addr_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1508 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_45" [cnn_lenet.cpp:50]   --->   Operation 1508 'load' 'Layer2_Weights_CPU_load_43' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1509 [1/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul142_s" [cnn_lenet.cpp:61]   --->   Operation 1509 'fadd' 'somme_10' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1510 [1/2] (12.3ns)   --->   "%mul162_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %Layer2_Neurons_CPU_load_40" [cnn_lenet.cpp:62]   --->   Operation 1510 'fmul' 'mul162_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1511 [2/2] (12.3ns)   --->   "%mul182_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %Layer2_Neurons_CPU_load_41" [cnn_lenet.cpp:63]   --->   Operation 1511 'fmul' 'mul182_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1512 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_84 = load i10 %Layer2_Neurons_CPU_addr_84" [cnn_lenet.cpp:58]   --->   Operation 1512 'load' 'Layer2_Neurons_CPU_load_84' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1513 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_85 = load i10 %Layer2_Neurons_CPU_addr_85" [cnn_lenet.cpp:59]   --->   Operation 1513 'load' 'Layer2_Neurons_CPU_load_85' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1514 [1/1] (1.82ns)   --->   "%add_ln60_14 = add i9 %zext_ln58_22, i9 %empty_183" [cnn_lenet.cpp:60]   --->   Operation 1514 'add' 'add_ln60_14' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i9 %add_ln60_14" [cnn_lenet.cpp:60]   --->   Operation 1515 'zext' 'zext_ln60_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1516 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_86 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_14" [cnn_lenet.cpp:60]   --->   Operation 1516 'getelementptr' 'Layer2_Neurons_CPU_addr_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1517 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_86 = load i10 %Layer2_Neurons_CPU_addr_86" [cnn_lenet.cpp:60]   --->   Operation 1517 'load' 'Layer2_Neurons_CPU_load_86' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1518 [1/1] (1.73ns)   --->   "%add_ln61_14 = add i10 %zext_ln58_21, i10 %empty_184" [cnn_lenet.cpp:61]   --->   Operation 1518 'add' 'add_ln61_14' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln61_14 = zext i10 %add_ln61_14" [cnn_lenet.cpp:61]   --->   Operation 1519 'zext' 'zext_ln61_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1520 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_87 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_14" [cnn_lenet.cpp:61]   --->   Operation 1520 'getelementptr' 'Layer2_Neurons_CPU_addr_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_45 : Operation 1521 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_87 = load i10 %Layer2_Neurons_CPU_addr_87" [cnn_lenet.cpp:61]   --->   Operation 1521 'load' 'Layer2_Neurons_CPU_load_87' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 46 <SV = 45> <Delay = 12.3>
ST_46 : Operation 1522 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_45" [cnn_lenet.cpp:50]   --->   Operation 1522 'load' 'Layer2_Weights_CPU_load_43' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1523 [1/1] (1.67ns)   --->   "%empty_63 = add i13 %empty_16, i13 45" [cnn_lenet.cpp:50]   --->   Operation 1523 'add' 'empty_63' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1524 [1/1] (0.00ns)   --->   "%p_cast131 = zext i13 %empty_63" [cnn_lenet.cpp:50]   --->   Operation 1524 'zext' 'p_cast131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1525 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_46 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast131" [cnn_lenet.cpp:50]   --->   Operation 1525 'getelementptr' 'Layer2_Weights_CPU_addr_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1526 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_46" [cnn_lenet.cpp:50]   --->   Operation 1526 'load' 'Layer2_Weights_CPU_load_44' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1527 [4/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul162_s" [cnn_lenet.cpp:62]   --->   Operation 1527 'fadd' 'somme_11' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1528 [1/2] (12.3ns)   --->   "%mul182_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %Layer2_Neurons_CPU_load_41" [cnn_lenet.cpp:63]   --->   Operation 1528 'fmul' 'mul182_1_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1529 [2/2] (12.3ns)   --->   "%mul82_1_2 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %Layer2_Neurons_CPU_load_42" [cnn_lenet.cpp:58]   --->   Operation 1529 'fmul' 'mul82_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1530 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_86 = load i10 %Layer2_Neurons_CPU_addr_86" [cnn_lenet.cpp:60]   --->   Operation 1530 'load' 'Layer2_Neurons_CPU_load_86' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1531 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_87 = load i10 %Layer2_Neurons_CPU_addr_87" [cnn_lenet.cpp:61]   --->   Operation 1531 'load' 'Layer2_Neurons_CPU_load_87' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1532 [1/1] (1.73ns)   --->   "%add_ln62_14 = add i10 %zext_ln58_21, i10 %empty_185" [cnn_lenet.cpp:62]   --->   Operation 1532 'add' 'add_ln62_14' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln62_14 = zext i10 %add_ln62_14" [cnn_lenet.cpp:62]   --->   Operation 1533 'zext' 'zext_ln62_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1534 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_88 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_14" [cnn_lenet.cpp:62]   --->   Operation 1534 'getelementptr' 'Layer2_Neurons_CPU_addr_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1535 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_88 = load i10 %Layer2_Neurons_CPU_addr_88" [cnn_lenet.cpp:62]   --->   Operation 1535 'load' 'Layer2_Neurons_CPU_load_88' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1536 [1/1] (1.82ns)   --->   "%add_ln63_14 = add i9 %zext_ln58_22, i9 %empty_186" [cnn_lenet.cpp:63]   --->   Operation 1536 'add' 'add_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i9 %add_ln63_14" [cnn_lenet.cpp:63]   --->   Operation 1537 'sext' 'sext_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i10 %sext_ln63_14" [cnn_lenet.cpp:63]   --->   Operation 1538 'zext' 'zext_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1539 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_89 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_14" [cnn_lenet.cpp:63]   --->   Operation 1539 'getelementptr' 'Layer2_Neurons_CPU_addr_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_46 : Operation 1540 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_89 = load i10 %Layer2_Neurons_CPU_addr_89" [cnn_lenet.cpp:63]   --->   Operation 1540 'load' 'Layer2_Neurons_CPU_load_89' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 47 <SV = 46> <Delay = 12.3>
ST_47 : Operation 1541 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_46" [cnn_lenet.cpp:50]   --->   Operation 1541 'load' 'Layer2_Weights_CPU_load_44' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1542 [1/1] (1.67ns)   --->   "%empty_64 = add i13 %empty_16, i13 46" [cnn_lenet.cpp:50]   --->   Operation 1542 'add' 'empty_64' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1543 [1/1] (0.00ns)   --->   "%p_cast132 = zext i13 %empty_64" [cnn_lenet.cpp:50]   --->   Operation 1543 'zext' 'p_cast132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1544 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_47 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast132" [cnn_lenet.cpp:50]   --->   Operation 1544 'getelementptr' 'Layer2_Weights_CPU_addr_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1545 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_47" [cnn_lenet.cpp:50]   --->   Operation 1545 'load' 'Layer2_Weights_CPU_load_45' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1546 [1/1] (1.91ns)   --->   "%empty_187 = add i8 %empty_168, i8 39" [cnn_lenet.cpp:51]   --->   Operation 1546 'add' 'empty_187' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1547 [1/1] (1.82ns)   --->   "%empty_188 = add i9 %p_cast239, i9 208" [cnn_lenet.cpp:51]   --->   Operation 1547 'add' 'empty_188' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1548 [3/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul162_s" [cnn_lenet.cpp:62]   --->   Operation 1548 'fadd' 'somme_11' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1549 [1/2] (12.3ns)   --->   "%mul82_1_2 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %Layer2_Neurons_CPU_load_42" [cnn_lenet.cpp:58]   --->   Operation 1549 'fmul' 'mul82_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1550 [2/2] (12.3ns)   --->   "%mul102_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %Layer2_Neurons_CPU_load_43" [cnn_lenet.cpp:59]   --->   Operation 1550 'fmul' 'mul102_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1551 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_88 = load i10 %Layer2_Neurons_CPU_addr_88" [cnn_lenet.cpp:62]   --->   Operation 1551 'load' 'Layer2_Neurons_CPU_load_88' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1552 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_89 = load i10 %Layer2_Neurons_CPU_addr_89" [cnn_lenet.cpp:63]   --->   Operation 1552 'load' 'Layer2_Neurons_CPU_load_89' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1553 [1/1] (1.91ns)   --->   "%add_ln58_18 = add i8 %zext_ln58, i8 %empty_187" [cnn_lenet.cpp:58]   --->   Operation 1553 'add' 'add_ln58_18' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln58_35 = zext i8 %add_ln58_18" [cnn_lenet.cpp:58]   --->   Operation 1554 'zext' 'zext_ln58_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1555 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_90 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_35" [cnn_lenet.cpp:58]   --->   Operation 1555 'getelementptr' 'Layer2_Neurons_CPU_addr_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1556 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_90 = load i10 %Layer2_Neurons_CPU_addr_90" [cnn_lenet.cpp:58]   --->   Operation 1556 'load' 'Layer2_Neurons_CPU_load_90' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1557 [1/1] (1.82ns)   --->   "%add_ln59_15 = add i9 %zext_ln58_2, i9 %empty_188" [cnn_lenet.cpp:59]   --->   Operation 1557 'add' 'add_ln59_15' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln59_15 = zext i9 %add_ln59_15" [cnn_lenet.cpp:59]   --->   Operation 1558 'zext' 'zext_ln59_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1559 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_91 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_15" [cnn_lenet.cpp:59]   --->   Operation 1559 'getelementptr' 'Layer2_Neurons_CPU_addr_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_47 : Operation 1560 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_91 = load i10 %Layer2_Neurons_CPU_addr_91" [cnn_lenet.cpp:59]   --->   Operation 1560 'load' 'Layer2_Neurons_CPU_load_91' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 48 <SV = 47> <Delay = 12.3>
ST_48 : Operation 1561 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_47" [cnn_lenet.cpp:50]   --->   Operation 1561 'load' 'Layer2_Weights_CPU_load_45' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1562 [1/1] (1.67ns)   --->   "%empty_65 = add i13 %empty_16, i13 47" [cnn_lenet.cpp:50]   --->   Operation 1562 'add' 'empty_65' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1563 [1/1] (0.00ns)   --->   "%p_cast133 = zext i13 %empty_65" [cnn_lenet.cpp:50]   --->   Operation 1563 'zext' 'p_cast133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1564 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_48 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast133" [cnn_lenet.cpp:50]   --->   Operation 1564 'getelementptr' 'Layer2_Weights_CPU_addr_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1565 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_48" [cnn_lenet.cpp:50]   --->   Operation 1565 'load' 'Layer2_Weights_CPU_load_46' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1566 [1/1] (1.82ns)   --->   "%empty_189 = add i9 %p_cast239, i9 377" [cnn_lenet.cpp:51]   --->   Operation 1566 'add' 'empty_189' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1567 [1/1] (1.73ns)   --->   "%empty_190 = add i10 %p_cast32, i10 546" [cnn_lenet.cpp:51]   --->   Operation 1567 'add' 'empty_190' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1568 [2/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul162_s" [cnn_lenet.cpp:62]   --->   Operation 1568 'fadd' 'somme_11' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1569 [1/2] (12.3ns)   --->   "%mul102_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %Layer2_Neurons_CPU_load_43" [cnn_lenet.cpp:59]   --->   Operation 1569 'fmul' 'mul102_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1570 [2/2] (12.3ns)   --->   "%mul122_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %Layer2_Neurons_CPU_load_44" [cnn_lenet.cpp:60]   --->   Operation 1570 'fmul' 'mul122_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1571 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_90 = load i10 %Layer2_Neurons_CPU_addr_90" [cnn_lenet.cpp:58]   --->   Operation 1571 'load' 'Layer2_Neurons_CPU_load_90' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1572 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_91 = load i10 %Layer2_Neurons_CPU_addr_91" [cnn_lenet.cpp:59]   --->   Operation 1572 'load' 'Layer2_Neurons_CPU_load_91' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1573 [1/1] (1.82ns)   --->   "%add_ln60_15 = add i9 %zext_ln58_2, i9 %empty_189" [cnn_lenet.cpp:60]   --->   Operation 1573 'add' 'add_ln60_15' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i9 %add_ln60_15" [cnn_lenet.cpp:60]   --->   Operation 1574 'zext' 'zext_ln60_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1575 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_92 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_15" [cnn_lenet.cpp:60]   --->   Operation 1575 'getelementptr' 'Layer2_Neurons_CPU_addr_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1576 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_92 = load i10 %Layer2_Neurons_CPU_addr_92" [cnn_lenet.cpp:60]   --->   Operation 1576 'load' 'Layer2_Neurons_CPU_load_92' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1577 [1/1] (1.73ns)   --->   "%add_ln61_15 = add i10 %zext_ln58_1, i10 %empty_190" [cnn_lenet.cpp:61]   --->   Operation 1577 'add' 'add_ln61_15' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln61_15 = zext i10 %add_ln61_15" [cnn_lenet.cpp:61]   --->   Operation 1578 'zext' 'zext_ln61_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1579 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_93 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_15" [cnn_lenet.cpp:61]   --->   Operation 1579 'getelementptr' 'Layer2_Neurons_CPU_addr_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_48 : Operation 1580 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_93 = load i10 %Layer2_Neurons_CPU_addr_93" [cnn_lenet.cpp:61]   --->   Operation 1580 'load' 'Layer2_Neurons_CPU_load_93' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 49 <SV = 48> <Delay = 12.3>
ST_49 : Operation 1581 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_48" [cnn_lenet.cpp:50]   --->   Operation 1581 'load' 'Layer2_Weights_CPU_load_46' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1582 [1/1] (1.67ns)   --->   "%empty_66 = add i13 %empty_16, i13 48" [cnn_lenet.cpp:50]   --->   Operation 1582 'add' 'empty_66' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1583 [1/1] (0.00ns)   --->   "%p_cast134 = zext i13 %empty_66" [cnn_lenet.cpp:50]   --->   Operation 1583 'zext' 'p_cast134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1584 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_49 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast134" [cnn_lenet.cpp:50]   --->   Operation 1584 'getelementptr' 'Layer2_Weights_CPU_addr_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1585 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_49" [cnn_lenet.cpp:50]   --->   Operation 1585 'load' 'Layer2_Weights_CPU_load_47' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1586 [1/1] (1.73ns)   --->   "%empty_191 = add i10 %p_cast32, i10 715" [cnn_lenet.cpp:51]   --->   Operation 1586 'add' 'empty_191' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1587 [1/1] (1.82ns)   --->   "%empty_192 = add i9 %p_cast239, i9 372" [cnn_lenet.cpp:51]   --->   Operation 1587 'add' 'empty_192' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1588 [1/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul162_s" [cnn_lenet.cpp:62]   --->   Operation 1588 'fadd' 'somme_11' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1589 [1/2] (12.3ns)   --->   "%mul122_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %Layer2_Neurons_CPU_load_44" [cnn_lenet.cpp:60]   --->   Operation 1589 'fmul' 'mul122_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1590 [2/2] (12.3ns)   --->   "%mul142_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %Layer2_Neurons_CPU_load_45" [cnn_lenet.cpp:61]   --->   Operation 1590 'fmul' 'mul142_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1591 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_92 = load i10 %Layer2_Neurons_CPU_addr_92" [cnn_lenet.cpp:60]   --->   Operation 1591 'load' 'Layer2_Neurons_CPU_load_92' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1592 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_93 = load i10 %Layer2_Neurons_CPU_addr_93" [cnn_lenet.cpp:61]   --->   Operation 1592 'load' 'Layer2_Neurons_CPU_load_93' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1593 [1/1] (1.73ns)   --->   "%add_ln62_15 = add i10 %zext_ln58_1, i10 %empty_191" [cnn_lenet.cpp:62]   --->   Operation 1593 'add' 'add_ln62_15' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln62_15 = zext i10 %add_ln62_15" [cnn_lenet.cpp:62]   --->   Operation 1594 'zext' 'zext_ln62_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1595 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_94 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_15" [cnn_lenet.cpp:62]   --->   Operation 1595 'getelementptr' 'Layer2_Neurons_CPU_addr_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1596 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_94 = load i10 %Layer2_Neurons_CPU_addr_94" [cnn_lenet.cpp:62]   --->   Operation 1596 'load' 'Layer2_Neurons_CPU_load_94' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1597 [1/1] (1.82ns)   --->   "%add_ln63_15 = add i9 %zext_ln58_2, i9 %empty_192" [cnn_lenet.cpp:63]   --->   Operation 1597 'add' 'add_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i9 %add_ln63_15" [cnn_lenet.cpp:63]   --->   Operation 1598 'sext' 'sext_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i10 %sext_ln63_15" [cnn_lenet.cpp:63]   --->   Operation 1599 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1600 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_95 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_15" [cnn_lenet.cpp:63]   --->   Operation 1600 'getelementptr' 'Layer2_Neurons_CPU_addr_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_49 : Operation 1601 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_95 = load i10 %Layer2_Neurons_CPU_addr_95" [cnn_lenet.cpp:63]   --->   Operation 1601 'load' 'Layer2_Neurons_CPU_load_95' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 50 <SV = 49> <Delay = 12.3>
ST_50 : Operation 1602 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_49" [cnn_lenet.cpp:50]   --->   Operation 1602 'load' 'Layer2_Weights_CPU_load_47' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1603 [1/1] (1.67ns)   --->   "%empty_67 = add i13 %empty_16, i13 49" [cnn_lenet.cpp:50]   --->   Operation 1603 'add' 'empty_67' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1604 [1/1] (0.00ns)   --->   "%p_cast135 = zext i13 %empty_67" [cnn_lenet.cpp:50]   --->   Operation 1604 'zext' 'p_cast135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1605 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_50 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast135" [cnn_lenet.cpp:50]   --->   Operation 1605 'getelementptr' 'Layer2_Weights_CPU_addr_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1606 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_50" [cnn_lenet.cpp:50]   --->   Operation 1606 'load' 'Layer2_Weights_CPU_load_48' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1607 [4/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul182_s" [cnn_lenet.cpp:63]   --->   Operation 1607 'fadd' 'somme_12' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1608 [1/2] (12.3ns)   --->   "%mul142_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %Layer2_Neurons_CPU_load_45" [cnn_lenet.cpp:61]   --->   Operation 1608 'fmul' 'mul142_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1609 [2/2] (12.3ns)   --->   "%mul162_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %Layer2_Neurons_CPU_load_46" [cnn_lenet.cpp:62]   --->   Operation 1609 'fmul' 'mul162_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1610 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_94 = load i10 %Layer2_Neurons_CPU_addr_94" [cnn_lenet.cpp:62]   --->   Operation 1610 'load' 'Layer2_Neurons_CPU_load_94' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1611 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_95 = load i10 %Layer2_Neurons_CPU_addr_95" [cnn_lenet.cpp:63]   --->   Operation 1611 'load' 'Layer2_Neurons_CPU_load_95' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1612 [1/1] (1.91ns)   --->   "%add_ln58_19 = add i8 %zext_ln58_5, i8 %empty_187" [cnn_lenet.cpp:58]   --->   Operation 1612 'add' 'add_ln58_19' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln58_36 = zext i8 %add_ln58_19" [cnn_lenet.cpp:58]   --->   Operation 1613 'zext' 'zext_ln58_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1614 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_96 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_36" [cnn_lenet.cpp:58]   --->   Operation 1614 'getelementptr' 'Layer2_Neurons_CPU_addr_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1615 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_96 = load i10 %Layer2_Neurons_CPU_addr_96" [cnn_lenet.cpp:58]   --->   Operation 1615 'load' 'Layer2_Neurons_CPU_load_96' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1616 [1/1] (1.82ns)   --->   "%add_ln59_16 = add i9 %zext_ln58_7, i9 %empty_188" [cnn_lenet.cpp:59]   --->   Operation 1616 'add' 'add_ln59_16' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln59_16 = zext i9 %add_ln59_16" [cnn_lenet.cpp:59]   --->   Operation 1617 'zext' 'zext_ln59_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1618 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_97 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_16" [cnn_lenet.cpp:59]   --->   Operation 1618 'getelementptr' 'Layer2_Neurons_CPU_addr_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_50 : Operation 1619 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_97 = load i10 %Layer2_Neurons_CPU_addr_97" [cnn_lenet.cpp:59]   --->   Operation 1619 'load' 'Layer2_Neurons_CPU_load_97' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 51 <SV = 50> <Delay = 12.3>
ST_51 : Operation 1620 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_50" [cnn_lenet.cpp:50]   --->   Operation 1620 'load' 'Layer2_Weights_CPU_load_48' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1621 [1/1] (1.67ns)   --->   "%empty_68 = add i13 %empty_16, i13 50" [cnn_lenet.cpp:50]   --->   Operation 1621 'add' 'empty_68' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1622 [1/1] (0.00ns)   --->   "%p_cast136 = zext i13 %empty_68" [cnn_lenet.cpp:50]   --->   Operation 1622 'zext' 'p_cast136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1623 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_51 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast136" [cnn_lenet.cpp:50]   --->   Operation 1623 'getelementptr' 'Layer2_Weights_CPU_addr_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1624 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_51" [cnn_lenet.cpp:50]   --->   Operation 1624 'load' 'Layer2_Weights_CPU_load_49' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1625 [3/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul182_s" [cnn_lenet.cpp:63]   --->   Operation 1625 'fadd' 'somme_12' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1626 [1/2] (12.3ns)   --->   "%mul162_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %Layer2_Neurons_CPU_load_46" [cnn_lenet.cpp:62]   --->   Operation 1626 'fmul' 'mul162_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1627 [2/2] (12.3ns)   --->   "%mul182_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %Layer2_Neurons_CPU_load_47" [cnn_lenet.cpp:63]   --->   Operation 1627 'fmul' 'mul182_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1628 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_96 = load i10 %Layer2_Neurons_CPU_addr_96" [cnn_lenet.cpp:58]   --->   Operation 1628 'load' 'Layer2_Neurons_CPU_load_96' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1629 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_97 = load i10 %Layer2_Neurons_CPU_addr_97" [cnn_lenet.cpp:59]   --->   Operation 1629 'load' 'Layer2_Neurons_CPU_load_97' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1630 [1/1] (1.82ns)   --->   "%add_ln60_16 = add i9 %zext_ln58_7, i9 %empty_189" [cnn_lenet.cpp:60]   --->   Operation 1630 'add' 'add_ln60_16' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i9 %add_ln60_16" [cnn_lenet.cpp:60]   --->   Operation 1631 'zext' 'zext_ln60_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1632 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_98 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_16" [cnn_lenet.cpp:60]   --->   Operation 1632 'getelementptr' 'Layer2_Neurons_CPU_addr_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1633 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_98 = load i10 %Layer2_Neurons_CPU_addr_98" [cnn_lenet.cpp:60]   --->   Operation 1633 'load' 'Layer2_Neurons_CPU_load_98' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1634 [1/1] (1.73ns)   --->   "%add_ln61_16 = add i10 %zext_ln58_6, i10 %empty_190" [cnn_lenet.cpp:61]   --->   Operation 1634 'add' 'add_ln61_16' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln61_16 = zext i10 %add_ln61_16" [cnn_lenet.cpp:61]   --->   Operation 1635 'zext' 'zext_ln61_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1636 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_99 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_16" [cnn_lenet.cpp:61]   --->   Operation 1636 'getelementptr' 'Layer2_Neurons_CPU_addr_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_51 : Operation 1637 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_99 = load i10 %Layer2_Neurons_CPU_addr_99" [cnn_lenet.cpp:61]   --->   Operation 1637 'load' 'Layer2_Neurons_CPU_load_99' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 52 <SV = 51> <Delay = 12.3>
ST_52 : Operation 1638 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_51" [cnn_lenet.cpp:50]   --->   Operation 1638 'load' 'Layer2_Weights_CPU_load_49' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1639 [1/1] (1.67ns)   --->   "%empty_69 = add i13 %empty_16, i13 51" [cnn_lenet.cpp:50]   --->   Operation 1639 'add' 'empty_69' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1640 [1/1] (0.00ns)   --->   "%p_cast137 = zext i13 %empty_69" [cnn_lenet.cpp:50]   --->   Operation 1640 'zext' 'p_cast137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1641 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_52 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast137" [cnn_lenet.cpp:50]   --->   Operation 1641 'getelementptr' 'Layer2_Weights_CPU_addr_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1642 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_52" [cnn_lenet.cpp:50]   --->   Operation 1642 'load' 'Layer2_Weights_CPU_load_50' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1643 [2/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul182_s" [cnn_lenet.cpp:63]   --->   Operation 1643 'fadd' 'somme_12' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1644 [1/2] (12.3ns)   --->   "%mul182_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %Layer2_Neurons_CPU_load_47" [cnn_lenet.cpp:63]   --->   Operation 1644 'fmul' 'mul182_1_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1645 [2/2] (12.3ns)   --->   "%mul82_1_3 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %Layer2_Neurons_CPU_load_48" [cnn_lenet.cpp:58]   --->   Operation 1645 'fmul' 'mul82_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1646 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_98 = load i10 %Layer2_Neurons_CPU_addr_98" [cnn_lenet.cpp:60]   --->   Operation 1646 'load' 'Layer2_Neurons_CPU_load_98' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1647 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_99 = load i10 %Layer2_Neurons_CPU_addr_99" [cnn_lenet.cpp:61]   --->   Operation 1647 'load' 'Layer2_Neurons_CPU_load_99' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1648 [1/1] (1.73ns)   --->   "%add_ln62_16 = add i10 %zext_ln58_6, i10 %empty_191" [cnn_lenet.cpp:62]   --->   Operation 1648 'add' 'add_ln62_16' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln62_16 = zext i10 %add_ln62_16" [cnn_lenet.cpp:62]   --->   Operation 1649 'zext' 'zext_ln62_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1650 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_100 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_16" [cnn_lenet.cpp:62]   --->   Operation 1650 'getelementptr' 'Layer2_Neurons_CPU_addr_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1651 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_100 = load i10 %Layer2_Neurons_CPU_addr_100" [cnn_lenet.cpp:62]   --->   Operation 1651 'load' 'Layer2_Neurons_CPU_load_100' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1652 [1/1] (1.82ns)   --->   "%add_ln63_16 = add i9 %zext_ln58_7, i9 %empty_192" [cnn_lenet.cpp:63]   --->   Operation 1652 'add' 'add_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i9 %add_ln63_16" [cnn_lenet.cpp:63]   --->   Operation 1653 'sext' 'sext_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i10 %sext_ln63_16" [cnn_lenet.cpp:63]   --->   Operation 1654 'zext' 'zext_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1655 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_101 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_16" [cnn_lenet.cpp:63]   --->   Operation 1655 'getelementptr' 'Layer2_Neurons_CPU_addr_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_52 : Operation 1656 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_101 = load i10 %Layer2_Neurons_CPU_addr_101" [cnn_lenet.cpp:63]   --->   Operation 1656 'load' 'Layer2_Neurons_CPU_load_101' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 53 <SV = 52> <Delay = 12.3>
ST_53 : Operation 1657 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_52" [cnn_lenet.cpp:50]   --->   Operation 1657 'load' 'Layer2_Weights_CPU_load_50' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1658 [1/1] (1.67ns)   --->   "%empty_70 = add i13 %empty_16, i13 52" [cnn_lenet.cpp:50]   --->   Operation 1658 'add' 'empty_70' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1659 [1/1] (0.00ns)   --->   "%p_cast138 = zext i13 %empty_70" [cnn_lenet.cpp:50]   --->   Operation 1659 'zext' 'p_cast138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1660 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_53 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast138" [cnn_lenet.cpp:50]   --->   Operation 1660 'getelementptr' 'Layer2_Weights_CPU_addr_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1661 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_53" [cnn_lenet.cpp:50]   --->   Operation 1661 'load' 'Layer2_Weights_CPU_load_51' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1662 [1/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul182_s" [cnn_lenet.cpp:63]   --->   Operation 1662 'fadd' 'somme_12' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1663 [1/2] (12.3ns)   --->   "%mul82_1_3 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %Layer2_Neurons_CPU_load_48" [cnn_lenet.cpp:58]   --->   Operation 1663 'fmul' 'mul82_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1664 [2/2] (12.3ns)   --->   "%mul102_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %Layer2_Neurons_CPU_load_49" [cnn_lenet.cpp:59]   --->   Operation 1664 'fmul' 'mul102_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1665 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_100 = load i10 %Layer2_Neurons_CPU_addr_100" [cnn_lenet.cpp:62]   --->   Operation 1665 'load' 'Layer2_Neurons_CPU_load_100' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1666 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_101 = load i10 %Layer2_Neurons_CPU_addr_101" [cnn_lenet.cpp:63]   --->   Operation 1666 'load' 'Layer2_Neurons_CPU_load_101' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1667 [1/1] (1.91ns)   --->   "%add_ln58_20 = add i8 %zext_ln58_10, i8 %empty_187" [cnn_lenet.cpp:58]   --->   Operation 1667 'add' 'add_ln58_20' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln58_37 = zext i8 %add_ln58_20" [cnn_lenet.cpp:58]   --->   Operation 1668 'zext' 'zext_ln58_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1669 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_102 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_37" [cnn_lenet.cpp:58]   --->   Operation 1669 'getelementptr' 'Layer2_Neurons_CPU_addr_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1670 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_102 = load i10 %Layer2_Neurons_CPU_addr_102" [cnn_lenet.cpp:58]   --->   Operation 1670 'load' 'Layer2_Neurons_CPU_load_102' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1671 [1/1] (1.82ns)   --->   "%add_ln59_17 = add i9 %zext_ln58_12, i9 %empty_188" [cnn_lenet.cpp:59]   --->   Operation 1671 'add' 'add_ln59_17' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln59_17 = zext i9 %add_ln59_17" [cnn_lenet.cpp:59]   --->   Operation 1672 'zext' 'zext_ln59_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1673 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_103 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_17" [cnn_lenet.cpp:59]   --->   Operation 1673 'getelementptr' 'Layer2_Neurons_CPU_addr_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_53 : Operation 1674 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_103 = load i10 %Layer2_Neurons_CPU_addr_103" [cnn_lenet.cpp:59]   --->   Operation 1674 'load' 'Layer2_Neurons_CPU_load_103' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 54 <SV = 53> <Delay = 12.3>
ST_54 : Operation 1675 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_53" [cnn_lenet.cpp:50]   --->   Operation 1675 'load' 'Layer2_Weights_CPU_load_51' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1676 [1/1] (1.67ns)   --->   "%empty_71 = add i13 %empty_16, i13 53" [cnn_lenet.cpp:50]   --->   Operation 1676 'add' 'empty_71' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1677 [1/1] (0.00ns)   --->   "%p_cast139 = zext i13 %empty_71" [cnn_lenet.cpp:50]   --->   Operation 1677 'zext' 'p_cast139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1678 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_54 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast139" [cnn_lenet.cpp:50]   --->   Operation 1678 'getelementptr' 'Layer2_Weights_CPU_addr_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1679 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_54" [cnn_lenet.cpp:50]   --->   Operation 1679 'load' 'Layer2_Weights_CPU_load_52' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1680 [4/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul82_5" [cnn_lenet.cpp:58]   --->   Operation 1680 'fadd' 'somme_13' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1681 [1/2] (12.3ns)   --->   "%mul102_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %Layer2_Neurons_CPU_load_49" [cnn_lenet.cpp:59]   --->   Operation 1681 'fmul' 'mul102_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1682 [2/2] (12.3ns)   --->   "%mul122_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %Layer2_Neurons_CPU_load_50" [cnn_lenet.cpp:60]   --->   Operation 1682 'fmul' 'mul122_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1683 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_102 = load i10 %Layer2_Neurons_CPU_addr_102" [cnn_lenet.cpp:58]   --->   Operation 1683 'load' 'Layer2_Neurons_CPU_load_102' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1684 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_103 = load i10 %Layer2_Neurons_CPU_addr_103" [cnn_lenet.cpp:59]   --->   Operation 1684 'load' 'Layer2_Neurons_CPU_load_103' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1685 [1/1] (1.82ns)   --->   "%add_ln60_17 = add i9 %zext_ln58_12, i9 %empty_189" [cnn_lenet.cpp:60]   --->   Operation 1685 'add' 'add_ln60_17' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i9 %add_ln60_17" [cnn_lenet.cpp:60]   --->   Operation 1686 'zext' 'zext_ln60_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1687 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_104 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_17" [cnn_lenet.cpp:60]   --->   Operation 1687 'getelementptr' 'Layer2_Neurons_CPU_addr_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1688 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_104 = load i10 %Layer2_Neurons_CPU_addr_104" [cnn_lenet.cpp:60]   --->   Operation 1688 'load' 'Layer2_Neurons_CPU_load_104' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1689 [1/1] (1.73ns)   --->   "%add_ln61_17 = add i10 %zext_ln58_11, i10 %empty_190" [cnn_lenet.cpp:61]   --->   Operation 1689 'add' 'add_ln61_17' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln61_17 = zext i10 %add_ln61_17" [cnn_lenet.cpp:61]   --->   Operation 1690 'zext' 'zext_ln61_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1691 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_105 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_17" [cnn_lenet.cpp:61]   --->   Operation 1691 'getelementptr' 'Layer2_Neurons_CPU_addr_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_54 : Operation 1692 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_105 = load i10 %Layer2_Neurons_CPU_addr_105" [cnn_lenet.cpp:61]   --->   Operation 1692 'load' 'Layer2_Neurons_CPU_load_105' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 55 <SV = 54> <Delay = 12.3>
ST_55 : Operation 1693 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_54" [cnn_lenet.cpp:50]   --->   Operation 1693 'load' 'Layer2_Weights_CPU_load_52' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1694 [1/1] (1.67ns)   --->   "%empty_72 = add i13 %empty_16, i13 54" [cnn_lenet.cpp:50]   --->   Operation 1694 'add' 'empty_72' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1695 [1/1] (0.00ns)   --->   "%p_cast140 = zext i13 %empty_72" [cnn_lenet.cpp:50]   --->   Operation 1695 'zext' 'p_cast140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1696 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_55 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast140" [cnn_lenet.cpp:50]   --->   Operation 1696 'getelementptr' 'Layer2_Weights_CPU_addr_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1697 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_55" [cnn_lenet.cpp:50]   --->   Operation 1697 'load' 'Layer2_Weights_CPU_load_53' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1698 [3/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul82_5" [cnn_lenet.cpp:58]   --->   Operation 1698 'fadd' 'somme_13' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1699 [1/2] (12.3ns)   --->   "%mul122_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %Layer2_Neurons_CPU_load_50" [cnn_lenet.cpp:60]   --->   Operation 1699 'fmul' 'mul122_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1700 [2/2] (12.3ns)   --->   "%mul142_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %Layer2_Neurons_CPU_load_51" [cnn_lenet.cpp:61]   --->   Operation 1700 'fmul' 'mul142_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1701 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_104 = load i10 %Layer2_Neurons_CPU_addr_104" [cnn_lenet.cpp:60]   --->   Operation 1701 'load' 'Layer2_Neurons_CPU_load_104' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1702 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_105 = load i10 %Layer2_Neurons_CPU_addr_105" [cnn_lenet.cpp:61]   --->   Operation 1702 'load' 'Layer2_Neurons_CPU_load_105' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1703 [1/1] (1.73ns)   --->   "%add_ln62_17 = add i10 %zext_ln58_11, i10 %empty_191" [cnn_lenet.cpp:62]   --->   Operation 1703 'add' 'add_ln62_17' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln62_17 = zext i10 %add_ln62_17" [cnn_lenet.cpp:62]   --->   Operation 1704 'zext' 'zext_ln62_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1705 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_106 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_17" [cnn_lenet.cpp:62]   --->   Operation 1705 'getelementptr' 'Layer2_Neurons_CPU_addr_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1706 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_106 = load i10 %Layer2_Neurons_CPU_addr_106" [cnn_lenet.cpp:62]   --->   Operation 1706 'load' 'Layer2_Neurons_CPU_load_106' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1707 [1/1] (1.82ns)   --->   "%add_ln63_17 = add i9 %zext_ln58_12, i9 %empty_192" [cnn_lenet.cpp:63]   --->   Operation 1707 'add' 'add_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i9 %add_ln63_17" [cnn_lenet.cpp:63]   --->   Operation 1708 'sext' 'sext_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i10 %sext_ln63_17" [cnn_lenet.cpp:63]   --->   Operation 1709 'zext' 'zext_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1710 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_107 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_17" [cnn_lenet.cpp:63]   --->   Operation 1710 'getelementptr' 'Layer2_Neurons_CPU_addr_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_55 : Operation 1711 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_107 = load i10 %Layer2_Neurons_CPU_addr_107" [cnn_lenet.cpp:63]   --->   Operation 1711 'load' 'Layer2_Neurons_CPU_load_107' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 56 <SV = 55> <Delay = 12.3>
ST_56 : Operation 1712 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_55" [cnn_lenet.cpp:50]   --->   Operation 1712 'load' 'Layer2_Weights_CPU_load_53' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1713 [1/1] (1.67ns)   --->   "%empty_73 = add i13 %empty_16, i13 55" [cnn_lenet.cpp:50]   --->   Operation 1713 'add' 'empty_73' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1714 [1/1] (0.00ns)   --->   "%p_cast141 = zext i13 %empty_73" [cnn_lenet.cpp:50]   --->   Operation 1714 'zext' 'p_cast141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1715 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_56 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast141" [cnn_lenet.cpp:50]   --->   Operation 1715 'getelementptr' 'Layer2_Weights_CPU_addr_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1716 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_56" [cnn_lenet.cpp:50]   --->   Operation 1716 'load' 'Layer2_Weights_CPU_load_54' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1717 [2/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul82_5" [cnn_lenet.cpp:58]   --->   Operation 1717 'fadd' 'somme_13' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1718 [1/2] (12.3ns)   --->   "%mul142_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %Layer2_Neurons_CPU_load_51" [cnn_lenet.cpp:61]   --->   Operation 1718 'fmul' 'mul142_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1719 [2/2] (12.3ns)   --->   "%mul162_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %Layer2_Neurons_CPU_load_52" [cnn_lenet.cpp:62]   --->   Operation 1719 'fmul' 'mul162_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1720 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_106 = load i10 %Layer2_Neurons_CPU_addr_106" [cnn_lenet.cpp:62]   --->   Operation 1720 'load' 'Layer2_Neurons_CPU_load_106' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1721 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_107 = load i10 %Layer2_Neurons_CPU_addr_107" [cnn_lenet.cpp:63]   --->   Operation 1721 'load' 'Layer2_Neurons_CPU_load_107' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1722 [1/1] (1.91ns)   --->   "%add_ln58_21 = add i8 %zext_ln58_15, i8 %empty_187" [cnn_lenet.cpp:58]   --->   Operation 1722 'add' 'add_ln58_21' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln58_38 = zext i8 %add_ln58_21" [cnn_lenet.cpp:58]   --->   Operation 1723 'zext' 'zext_ln58_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1724 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_108 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_38" [cnn_lenet.cpp:58]   --->   Operation 1724 'getelementptr' 'Layer2_Neurons_CPU_addr_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1725 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_108 = load i10 %Layer2_Neurons_CPU_addr_108" [cnn_lenet.cpp:58]   --->   Operation 1725 'load' 'Layer2_Neurons_CPU_load_108' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1726 [1/1] (1.82ns)   --->   "%add_ln59_18 = add i9 %zext_ln58_17, i9 %empty_188" [cnn_lenet.cpp:59]   --->   Operation 1726 'add' 'add_ln59_18' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln59_18 = zext i9 %add_ln59_18" [cnn_lenet.cpp:59]   --->   Operation 1727 'zext' 'zext_ln59_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1728 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_109 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_18" [cnn_lenet.cpp:59]   --->   Operation 1728 'getelementptr' 'Layer2_Neurons_CPU_addr_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_56 : Operation 1729 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_109 = load i10 %Layer2_Neurons_CPU_addr_109" [cnn_lenet.cpp:59]   --->   Operation 1729 'load' 'Layer2_Neurons_CPU_load_109' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 57 <SV = 56> <Delay = 12.3>
ST_57 : Operation 1730 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_56" [cnn_lenet.cpp:50]   --->   Operation 1730 'load' 'Layer2_Weights_CPU_load_54' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1731 [1/1] (1.67ns)   --->   "%empty_74 = add i13 %empty_16, i13 56" [cnn_lenet.cpp:50]   --->   Operation 1731 'add' 'empty_74' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1732 [1/1] (0.00ns)   --->   "%p_cast142 = zext i13 %empty_74" [cnn_lenet.cpp:50]   --->   Operation 1732 'zext' 'p_cast142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1733 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_57 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast142" [cnn_lenet.cpp:50]   --->   Operation 1733 'getelementptr' 'Layer2_Weights_CPU_addr_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1734 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_57" [cnn_lenet.cpp:50]   --->   Operation 1734 'load' 'Layer2_Weights_CPU_load_55' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1735 [1/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul82_5" [cnn_lenet.cpp:58]   --->   Operation 1735 'fadd' 'somme_13' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1736 [1/2] (12.3ns)   --->   "%mul162_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %Layer2_Neurons_CPU_load_52" [cnn_lenet.cpp:62]   --->   Operation 1736 'fmul' 'mul162_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1737 [2/2] (12.3ns)   --->   "%mul182_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %Layer2_Neurons_CPU_load_53" [cnn_lenet.cpp:63]   --->   Operation 1737 'fmul' 'mul182_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1738 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_108 = load i10 %Layer2_Neurons_CPU_addr_108" [cnn_lenet.cpp:58]   --->   Operation 1738 'load' 'Layer2_Neurons_CPU_load_108' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1739 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_109 = load i10 %Layer2_Neurons_CPU_addr_109" [cnn_lenet.cpp:59]   --->   Operation 1739 'load' 'Layer2_Neurons_CPU_load_109' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1740 [1/1] (1.82ns)   --->   "%add_ln60_18 = add i9 %zext_ln58_17, i9 %empty_189" [cnn_lenet.cpp:60]   --->   Operation 1740 'add' 'add_ln60_18' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i9 %add_ln60_18" [cnn_lenet.cpp:60]   --->   Operation 1741 'zext' 'zext_ln60_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1742 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_110 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_18" [cnn_lenet.cpp:60]   --->   Operation 1742 'getelementptr' 'Layer2_Neurons_CPU_addr_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1743 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_110 = load i10 %Layer2_Neurons_CPU_addr_110" [cnn_lenet.cpp:60]   --->   Operation 1743 'load' 'Layer2_Neurons_CPU_load_110' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1744 [1/1] (1.73ns)   --->   "%add_ln61_18 = add i10 %zext_ln58_16, i10 %empty_190" [cnn_lenet.cpp:61]   --->   Operation 1744 'add' 'add_ln61_18' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln61_18 = zext i10 %add_ln61_18" [cnn_lenet.cpp:61]   --->   Operation 1745 'zext' 'zext_ln61_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1746 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_111 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_18" [cnn_lenet.cpp:61]   --->   Operation 1746 'getelementptr' 'Layer2_Neurons_CPU_addr_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_57 : Operation 1747 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_111 = load i10 %Layer2_Neurons_CPU_addr_111" [cnn_lenet.cpp:61]   --->   Operation 1747 'load' 'Layer2_Neurons_CPU_load_111' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 58 <SV = 57> <Delay = 12.3>
ST_58 : Operation 1748 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_57" [cnn_lenet.cpp:50]   --->   Operation 1748 'load' 'Layer2_Weights_CPU_load_55' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1749 [1/1] (1.67ns)   --->   "%empty_75 = add i13 %empty_16, i13 57" [cnn_lenet.cpp:50]   --->   Operation 1749 'add' 'empty_75' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1750 [1/1] (0.00ns)   --->   "%p_cast143 = zext i13 %empty_75" [cnn_lenet.cpp:50]   --->   Operation 1750 'zext' 'p_cast143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1751 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_58 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast143" [cnn_lenet.cpp:50]   --->   Operation 1751 'getelementptr' 'Layer2_Weights_CPU_addr_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1752 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_58" [cnn_lenet.cpp:50]   --->   Operation 1752 'load' 'Layer2_Weights_CPU_load_56' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1753 [1/1] (1.82ns)   --->   "%empty_194 = add i9 %p_cast239, i9 221" [cnn_lenet.cpp:51]   --->   Operation 1753 'add' 'empty_194' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1754 [4/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul102_5" [cnn_lenet.cpp:59]   --->   Operation 1754 'fadd' 'somme_14' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1755 [1/2] (12.3ns)   --->   "%mul182_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %Layer2_Neurons_CPU_load_53" [cnn_lenet.cpp:63]   --->   Operation 1755 'fmul' 'mul182_1_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1756 [2/2] (12.3ns)   --->   "%mul82_1_4 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %Layer2_Neurons_CPU_load_54" [cnn_lenet.cpp:58]   --->   Operation 1756 'fmul' 'mul82_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1757 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_110 = load i10 %Layer2_Neurons_CPU_addr_110" [cnn_lenet.cpp:60]   --->   Operation 1757 'load' 'Layer2_Neurons_CPU_load_110' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1758 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_111 = load i10 %Layer2_Neurons_CPU_addr_111" [cnn_lenet.cpp:61]   --->   Operation 1758 'load' 'Layer2_Neurons_CPU_load_111' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1759 [1/1] (1.73ns)   --->   "%add_ln62_18 = add i10 %zext_ln58_16, i10 %empty_191" [cnn_lenet.cpp:62]   --->   Operation 1759 'add' 'add_ln62_18' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln62_18 = zext i10 %add_ln62_18" [cnn_lenet.cpp:62]   --->   Operation 1760 'zext' 'zext_ln62_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1761 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_112 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_18" [cnn_lenet.cpp:62]   --->   Operation 1761 'getelementptr' 'Layer2_Neurons_CPU_addr_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1762 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_112 = load i10 %Layer2_Neurons_CPU_addr_112" [cnn_lenet.cpp:62]   --->   Operation 1762 'load' 'Layer2_Neurons_CPU_load_112' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1763 [1/1] (1.82ns)   --->   "%add_ln63_18 = add i9 %zext_ln58_17, i9 %empty_192" [cnn_lenet.cpp:63]   --->   Operation 1763 'add' 'add_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i9 %add_ln63_18" [cnn_lenet.cpp:63]   --->   Operation 1764 'sext' 'sext_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i10 %sext_ln63_18" [cnn_lenet.cpp:63]   --->   Operation 1765 'zext' 'zext_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1766 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_113 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_18" [cnn_lenet.cpp:63]   --->   Operation 1766 'getelementptr' 'Layer2_Neurons_CPU_addr_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_58 : Operation 1767 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_113 = load i10 %Layer2_Neurons_CPU_addr_113" [cnn_lenet.cpp:63]   --->   Operation 1767 'load' 'Layer2_Neurons_CPU_load_113' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1768 [1/1] (1.82ns)   --->   "%add_ln59_19 = add i9 %zext_ln58_22, i9 %empty_188" [cnn_lenet.cpp:59]   --->   Operation 1768 'add' 'add_ln59_19' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1769 [1/1] (1.82ns)   --->   "%add_ln60_19 = add i9 %zext_ln58_22, i9 %empty_189" [cnn_lenet.cpp:60]   --->   Operation 1769 'add' 'add_ln60_19' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1770 [1/1] (1.82ns)   --->   "%add_ln63_19 = add i9 %zext_ln58_22, i9 %empty_192" [cnn_lenet.cpp:63]   --->   Operation 1770 'add' 'add_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1771 [1/1] (1.82ns)   --->   "%add_ln59_20 = add i9 %zext_ln58_2, i9 %empty_194" [cnn_lenet.cpp:59]   --->   Operation 1771 'add' 'add_ln59_20' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1772 [1/1] (1.82ns)   --->   "%add_ln59_21 = add i9 %zext_ln58_7, i9 %empty_194" [cnn_lenet.cpp:59]   --->   Operation 1772 'add' 'add_ln59_21' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1773 [1/1] (1.82ns)   --->   "%add_ln59_22 = add i9 %zext_ln58_12, i9 %empty_194" [cnn_lenet.cpp:59]   --->   Operation 1773 'add' 'add_ln59_22' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1774 [1/1] (1.82ns)   --->   "%add_ln59_23 = add i9 %zext_ln58_17, i9 %empty_194" [cnn_lenet.cpp:59]   --->   Operation 1774 'add' 'add_ln59_23' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1775 [1/1] (1.82ns)   --->   "%add_ln59_24 = add i9 %zext_ln58_22, i9 %empty_194" [cnn_lenet.cpp:59]   --->   Operation 1775 'add' 'add_ln59_24' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 12.3>
ST_59 : Operation 1776 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_58" [cnn_lenet.cpp:50]   --->   Operation 1776 'load' 'Layer2_Weights_CPU_load_56' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 1777 [1/1] (1.67ns)   --->   "%empty_76 = add i13 %empty_16, i13 58" [cnn_lenet.cpp:50]   --->   Operation 1777 'add' 'empty_76' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1778 [1/1] (0.00ns)   --->   "%p_cast144 = zext i13 %empty_76" [cnn_lenet.cpp:50]   --->   Operation 1778 'zext' 'p_cast144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1779 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_59 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast144" [cnn_lenet.cpp:50]   --->   Operation 1779 'getelementptr' 'Layer2_Weights_CPU_addr_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1780 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_59" [cnn_lenet.cpp:50]   --->   Operation 1780 'load' 'Layer2_Weights_CPU_load_57' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 1781 [3/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul102_5" [cnn_lenet.cpp:59]   --->   Operation 1781 'fadd' 'somme_14' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1782 [1/2] (12.3ns)   --->   "%mul82_1_4 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %Layer2_Neurons_CPU_load_54" [cnn_lenet.cpp:58]   --->   Operation 1782 'fmul' 'mul82_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1783 [2/2] (12.3ns)   --->   "%mul102_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %Layer2_Neurons_CPU_load_55" [cnn_lenet.cpp:59]   --->   Operation 1783 'fmul' 'mul102_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1784 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_112 = load i10 %Layer2_Neurons_CPU_addr_112" [cnn_lenet.cpp:62]   --->   Operation 1784 'load' 'Layer2_Neurons_CPU_load_112' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1785 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_113 = load i10 %Layer2_Neurons_CPU_addr_113" [cnn_lenet.cpp:63]   --->   Operation 1785 'load' 'Layer2_Neurons_CPU_load_113' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1786 [1/1] (1.91ns)   --->   "%add_ln58_22 = add i8 %zext_ln58_20, i8 %empty_187" [cnn_lenet.cpp:58]   --->   Operation 1786 'add' 'add_ln58_22' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln58_39 = zext i8 %add_ln58_22" [cnn_lenet.cpp:58]   --->   Operation 1787 'zext' 'zext_ln58_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1788 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_114 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_39" [cnn_lenet.cpp:58]   --->   Operation 1788 'getelementptr' 'Layer2_Neurons_CPU_addr_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1789 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_114 = load i10 %Layer2_Neurons_CPU_addr_114" [cnn_lenet.cpp:58]   --->   Operation 1789 'load' 'Layer2_Neurons_CPU_load_114' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln59_19 = zext i9 %add_ln59_19" [cnn_lenet.cpp:59]   --->   Operation 1790 'zext' 'zext_ln59_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1791 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_115 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_19" [cnn_lenet.cpp:59]   --->   Operation 1791 'getelementptr' 'Layer2_Neurons_CPU_addr_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_59 : Operation 1792 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_115 = load i10 %Layer2_Neurons_CPU_addr_115" [cnn_lenet.cpp:59]   --->   Operation 1792 'load' 'Layer2_Neurons_CPU_load_115' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 60 <SV = 59> <Delay = 12.3>
ST_60 : Operation 1793 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_59" [cnn_lenet.cpp:50]   --->   Operation 1793 'load' 'Layer2_Weights_CPU_load_57' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 1794 [1/1] (1.67ns)   --->   "%empty_77 = add i13 %empty_16, i13 59" [cnn_lenet.cpp:50]   --->   Operation 1794 'add' 'empty_77' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1795 [1/1] (0.00ns)   --->   "%p_cast145 = zext i13 %empty_77" [cnn_lenet.cpp:50]   --->   Operation 1795 'zext' 'p_cast145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1796 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_60 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast145" [cnn_lenet.cpp:50]   --->   Operation 1796 'getelementptr' 'Layer2_Weights_CPU_addr_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1797 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_60" [cnn_lenet.cpp:50]   --->   Operation 1797 'load' 'Layer2_Weights_CPU_load_58' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 1798 [2/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul102_5" [cnn_lenet.cpp:59]   --->   Operation 1798 'fadd' 'somme_14' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1799 [1/2] (12.3ns)   --->   "%mul102_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %Layer2_Neurons_CPU_load_55" [cnn_lenet.cpp:59]   --->   Operation 1799 'fmul' 'mul102_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1800 [2/2] (12.3ns)   --->   "%mul122_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %Layer2_Neurons_CPU_load_56" [cnn_lenet.cpp:60]   --->   Operation 1800 'fmul' 'mul122_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1801 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_114 = load i10 %Layer2_Neurons_CPU_addr_114" [cnn_lenet.cpp:58]   --->   Operation 1801 'load' 'Layer2_Neurons_CPU_load_114' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1802 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_115 = load i10 %Layer2_Neurons_CPU_addr_115" [cnn_lenet.cpp:59]   --->   Operation 1802 'load' 'Layer2_Neurons_CPU_load_115' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i9 %add_ln60_19" [cnn_lenet.cpp:60]   --->   Operation 1803 'zext' 'zext_ln60_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1804 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_116 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_19" [cnn_lenet.cpp:60]   --->   Operation 1804 'getelementptr' 'Layer2_Neurons_CPU_addr_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1805 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_116 = load i10 %Layer2_Neurons_CPU_addr_116" [cnn_lenet.cpp:60]   --->   Operation 1805 'load' 'Layer2_Neurons_CPU_load_116' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1806 [1/1] (1.73ns)   --->   "%add_ln61_19 = add i10 %zext_ln58_21, i10 %empty_190" [cnn_lenet.cpp:61]   --->   Operation 1806 'add' 'add_ln61_19' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln61_19 = zext i10 %add_ln61_19" [cnn_lenet.cpp:61]   --->   Operation 1807 'zext' 'zext_ln61_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1808 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_117 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_19" [cnn_lenet.cpp:61]   --->   Operation 1808 'getelementptr' 'Layer2_Neurons_CPU_addr_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_60 : Operation 1809 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_117 = load i10 %Layer2_Neurons_CPU_addr_117" [cnn_lenet.cpp:61]   --->   Operation 1809 'load' 'Layer2_Neurons_CPU_load_117' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 61 <SV = 60> <Delay = 12.3>
ST_61 : Operation 1810 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_60" [cnn_lenet.cpp:50]   --->   Operation 1810 'load' 'Layer2_Weights_CPU_load_58' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 1811 [1/1] (1.67ns)   --->   "%empty_78 = add i13 %empty_16, i13 60" [cnn_lenet.cpp:50]   --->   Operation 1811 'add' 'empty_78' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1812 [1/1] (0.00ns)   --->   "%p_cast146 = zext i13 %empty_78" [cnn_lenet.cpp:50]   --->   Operation 1812 'zext' 'p_cast146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1813 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_61 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast146" [cnn_lenet.cpp:50]   --->   Operation 1813 'getelementptr' 'Layer2_Weights_CPU_addr_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1814 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_61" [cnn_lenet.cpp:50]   --->   Operation 1814 'load' 'Layer2_Weights_CPU_load_59' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 1815 [1/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul102_5" [cnn_lenet.cpp:59]   --->   Operation 1815 'fadd' 'somme_14' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1816 [1/2] (12.3ns)   --->   "%mul122_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %Layer2_Neurons_CPU_load_56" [cnn_lenet.cpp:60]   --->   Operation 1816 'fmul' 'mul122_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1817 [2/2] (12.3ns)   --->   "%mul142_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %Layer2_Neurons_CPU_load_57" [cnn_lenet.cpp:61]   --->   Operation 1817 'fmul' 'mul142_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1818 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_116 = load i10 %Layer2_Neurons_CPU_addr_116" [cnn_lenet.cpp:60]   --->   Operation 1818 'load' 'Layer2_Neurons_CPU_load_116' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1819 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_117 = load i10 %Layer2_Neurons_CPU_addr_117" [cnn_lenet.cpp:61]   --->   Operation 1819 'load' 'Layer2_Neurons_CPU_load_117' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1820 [1/1] (1.73ns)   --->   "%add_ln62_19 = add i10 %zext_ln58_21, i10 %empty_191" [cnn_lenet.cpp:62]   --->   Operation 1820 'add' 'add_ln62_19' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln62_19 = zext i10 %add_ln62_19" [cnn_lenet.cpp:62]   --->   Operation 1821 'zext' 'zext_ln62_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1822 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_118 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_19" [cnn_lenet.cpp:62]   --->   Operation 1822 'getelementptr' 'Layer2_Neurons_CPU_addr_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1823 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_118 = load i10 %Layer2_Neurons_CPU_addr_118" [cnn_lenet.cpp:62]   --->   Operation 1823 'load' 'Layer2_Neurons_CPU_load_118' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i9 %add_ln63_19" [cnn_lenet.cpp:63]   --->   Operation 1824 'sext' 'sext_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i10 %sext_ln63_19" [cnn_lenet.cpp:63]   --->   Operation 1825 'zext' 'zext_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1826 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_119 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_19" [cnn_lenet.cpp:63]   --->   Operation 1826 'getelementptr' 'Layer2_Neurons_CPU_addr_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_61 : Operation 1827 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_119 = load i10 %Layer2_Neurons_CPU_addr_119" [cnn_lenet.cpp:63]   --->   Operation 1827 'load' 'Layer2_Neurons_CPU_load_119' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 62 <SV = 61> <Delay = 12.3>
ST_62 : Operation 1828 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_61" [cnn_lenet.cpp:50]   --->   Operation 1828 'load' 'Layer2_Weights_CPU_load_59' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 1829 [1/1] (1.67ns)   --->   "%empty_79 = add i13 %empty_16, i13 61" [cnn_lenet.cpp:50]   --->   Operation 1829 'add' 'empty_79' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1830 [1/1] (0.00ns)   --->   "%p_cast147 = zext i13 %empty_79" [cnn_lenet.cpp:50]   --->   Operation 1830 'zext' 'p_cast147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1831 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_62 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast147" [cnn_lenet.cpp:50]   --->   Operation 1831 'getelementptr' 'Layer2_Weights_CPU_addr_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1832 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_62" [cnn_lenet.cpp:50]   --->   Operation 1832 'load' 'Layer2_Weights_CPU_load_60' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 1833 [1/1] (1.91ns)   --->   "%empty_193 = add i8 %empty_168, i8 52" [cnn_lenet.cpp:51]   --->   Operation 1833 'add' 'empty_193' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1834 [4/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul122_5" [cnn_lenet.cpp:60]   --->   Operation 1834 'fadd' 'somme_15' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1835 [1/2] (12.3ns)   --->   "%mul142_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %Layer2_Neurons_CPU_load_57" [cnn_lenet.cpp:61]   --->   Operation 1835 'fmul' 'mul142_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1836 [2/2] (12.3ns)   --->   "%mul162_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %Layer2_Neurons_CPU_load_58" [cnn_lenet.cpp:62]   --->   Operation 1836 'fmul' 'mul162_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1837 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_118 = load i10 %Layer2_Neurons_CPU_addr_118" [cnn_lenet.cpp:62]   --->   Operation 1837 'load' 'Layer2_Neurons_CPU_load_118' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1838 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_119 = load i10 %Layer2_Neurons_CPU_addr_119" [cnn_lenet.cpp:63]   --->   Operation 1838 'load' 'Layer2_Neurons_CPU_load_119' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1839 [1/1] (1.91ns)   --->   "%add_ln58_23 = add i8 %zext_ln58, i8 %empty_193" [cnn_lenet.cpp:58]   --->   Operation 1839 'add' 'add_ln58_23' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln58_40 = zext i8 %add_ln58_23" [cnn_lenet.cpp:58]   --->   Operation 1840 'zext' 'zext_ln58_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1841 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_120 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_40" [cnn_lenet.cpp:58]   --->   Operation 1841 'getelementptr' 'Layer2_Neurons_CPU_addr_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1842 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_120 = load i10 %Layer2_Neurons_CPU_addr_120" [cnn_lenet.cpp:58]   --->   Operation 1842 'load' 'Layer2_Neurons_CPU_load_120' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln59_20 = zext i9 %add_ln59_20" [cnn_lenet.cpp:59]   --->   Operation 1843 'zext' 'zext_ln59_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1844 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_121 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_20" [cnn_lenet.cpp:59]   --->   Operation 1844 'getelementptr' 'Layer2_Neurons_CPU_addr_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 1845 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_121 = load i10 %Layer2_Neurons_CPU_addr_121" [cnn_lenet.cpp:59]   --->   Operation 1845 'load' 'Layer2_Neurons_CPU_load_121' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 63 <SV = 62> <Delay = 12.3>
ST_63 : Operation 1846 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_62" [cnn_lenet.cpp:50]   --->   Operation 1846 'load' 'Layer2_Weights_CPU_load_60' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 1847 [1/1] (1.67ns)   --->   "%empty_80 = add i13 %empty_16, i13 62" [cnn_lenet.cpp:50]   --->   Operation 1847 'add' 'empty_80' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1848 [1/1] (0.00ns)   --->   "%p_cast148 = zext i13 %empty_80" [cnn_lenet.cpp:50]   --->   Operation 1848 'zext' 'p_cast148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1849 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_63 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast148" [cnn_lenet.cpp:50]   --->   Operation 1849 'getelementptr' 'Layer2_Weights_CPU_addr_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1850 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_63" [cnn_lenet.cpp:50]   --->   Operation 1850 'load' 'Layer2_Weights_CPU_load_61' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 1851 [1/1] (1.91ns)   --->   "%empty_195 = add i8 %empty_168, i8 134" [cnn_lenet.cpp:51]   --->   Operation 1851 'add' 'empty_195' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1852 [1/1] (1.73ns)   --->   "%empty_196 = add i10 %p_cast32, i10 559" [cnn_lenet.cpp:51]   --->   Operation 1852 'add' 'empty_196' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1853 [3/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul122_5" [cnn_lenet.cpp:60]   --->   Operation 1853 'fadd' 'somme_15' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1854 [1/2] (12.3ns)   --->   "%mul162_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %Layer2_Neurons_CPU_load_58" [cnn_lenet.cpp:62]   --->   Operation 1854 'fmul' 'mul162_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1855 [2/2] (12.3ns)   --->   "%mul182_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %Layer2_Neurons_CPU_load_59" [cnn_lenet.cpp:63]   --->   Operation 1855 'fmul' 'mul182_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1856 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_120 = load i10 %Layer2_Neurons_CPU_addr_120" [cnn_lenet.cpp:58]   --->   Operation 1856 'load' 'Layer2_Neurons_CPU_load_120' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1857 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_121 = load i10 %Layer2_Neurons_CPU_addr_121" [cnn_lenet.cpp:59]   --->   Operation 1857 'load' 'Layer2_Neurons_CPU_load_121' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1858 [1/1] (1.91ns)   --->   "%add_ln60_20 = add i8 %zext_ln58, i8 %empty_195" [cnn_lenet.cpp:60]   --->   Operation 1858 'add' 'add_ln60_20' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %add_ln60_20" [cnn_lenet.cpp:60]   --->   Operation 1859 'sext' 'sext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i9 %sext_ln60" [cnn_lenet.cpp:60]   --->   Operation 1860 'zext' 'zext_ln60_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1861 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_122 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_20" [cnn_lenet.cpp:60]   --->   Operation 1861 'getelementptr' 'Layer2_Neurons_CPU_addr_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1862 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_122 = load i10 %Layer2_Neurons_CPU_addr_122" [cnn_lenet.cpp:60]   --->   Operation 1862 'load' 'Layer2_Neurons_CPU_load_122' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1863 [1/1] (1.73ns)   --->   "%add_ln61_20 = add i10 %zext_ln58_1, i10 %empty_196" [cnn_lenet.cpp:61]   --->   Operation 1863 'add' 'add_ln61_20' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln61_20 = zext i10 %add_ln61_20" [cnn_lenet.cpp:61]   --->   Operation 1864 'zext' 'zext_ln61_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1865 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_123 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_20" [cnn_lenet.cpp:61]   --->   Operation 1865 'getelementptr' 'Layer2_Neurons_CPU_addr_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_63 : Operation 1866 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_123 = load i10 %Layer2_Neurons_CPU_addr_123" [cnn_lenet.cpp:61]   --->   Operation 1866 'load' 'Layer2_Neurons_CPU_load_123' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 64 <SV = 63> <Delay = 12.3>
ST_64 : Operation 1867 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_63" [cnn_lenet.cpp:50]   --->   Operation 1867 'load' 'Layer2_Weights_CPU_load_61' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 1868 [1/1] (1.67ns)   --->   "%empty_81 = add i13 %empty_16, i13 63" [cnn_lenet.cpp:50]   --->   Operation 1868 'add' 'empty_81' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1869 [1/1] (0.00ns)   --->   "%p_cast149 = zext i13 %empty_81" [cnn_lenet.cpp:50]   --->   Operation 1869 'zext' 'p_cast149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1870 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_64 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast149" [cnn_lenet.cpp:50]   --->   Operation 1870 'getelementptr' 'Layer2_Weights_CPU_addr_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1871 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_64" [cnn_lenet.cpp:50]   --->   Operation 1871 'load' 'Layer2_Weights_CPU_load_62' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 1872 [1/1] (1.73ns)   --->   "%empty_197 = add i10 %p_cast32, i10 728" [cnn_lenet.cpp:51]   --->   Operation 1872 'add' 'empty_197' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1873 [1/1] (1.91ns)   --->   "%empty_198 = add i8 %empty_168, i8 129" [cnn_lenet.cpp:51]   --->   Operation 1873 'add' 'empty_198' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1874 [2/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul122_5" [cnn_lenet.cpp:60]   --->   Operation 1874 'fadd' 'somme_15' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1875 [1/2] (12.3ns)   --->   "%mul182_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %Layer2_Neurons_CPU_load_59" [cnn_lenet.cpp:63]   --->   Operation 1875 'fmul' 'mul182_1_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1876 [2/2] (12.3ns)   --->   "%mul82_2 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %Layer2_Neurons_CPU_load_60" [cnn_lenet.cpp:58]   --->   Operation 1876 'fmul' 'mul82_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1877 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_122 = load i10 %Layer2_Neurons_CPU_addr_122" [cnn_lenet.cpp:60]   --->   Operation 1877 'load' 'Layer2_Neurons_CPU_load_122' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1878 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_123 = load i10 %Layer2_Neurons_CPU_addr_123" [cnn_lenet.cpp:61]   --->   Operation 1878 'load' 'Layer2_Neurons_CPU_load_123' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1879 [1/1] (1.73ns)   --->   "%add_ln62_20 = add i10 %zext_ln58_1, i10 %empty_197" [cnn_lenet.cpp:62]   --->   Operation 1879 'add' 'add_ln62_20' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln62_20 = zext i10 %add_ln62_20" [cnn_lenet.cpp:62]   --->   Operation 1880 'zext' 'zext_ln62_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1881 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_124 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_20" [cnn_lenet.cpp:62]   --->   Operation 1881 'getelementptr' 'Layer2_Neurons_CPU_addr_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1882 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_124 = load i10 %Layer2_Neurons_CPU_addr_124" [cnn_lenet.cpp:62]   --->   Operation 1882 'load' 'Layer2_Neurons_CPU_load_124' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1883 [1/1] (1.91ns)   --->   "%add_ln63_20 = add i8 %zext_ln58, i8 %empty_198" [cnn_lenet.cpp:63]   --->   Operation 1883 'add' 'add_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i8 %add_ln63_20" [cnn_lenet.cpp:63]   --->   Operation 1884 'sext' 'sext_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i10 %sext_ln63_20" [cnn_lenet.cpp:63]   --->   Operation 1885 'zext' 'zext_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1886 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_125 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_20" [cnn_lenet.cpp:63]   --->   Operation 1886 'getelementptr' 'Layer2_Neurons_CPU_addr_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_64 : Operation 1887 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_125 = load i10 %Layer2_Neurons_CPU_addr_125" [cnn_lenet.cpp:63]   --->   Operation 1887 'load' 'Layer2_Neurons_CPU_load_125' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 65 <SV = 64> <Delay = 12.3>
ST_65 : Operation 1888 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_64" [cnn_lenet.cpp:50]   --->   Operation 1888 'load' 'Layer2_Weights_CPU_load_62' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 1889 [1/1] (1.67ns)   --->   "%empty_82 = add i13 %empty_16, i13 64" [cnn_lenet.cpp:50]   --->   Operation 1889 'add' 'empty_82' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1890 [1/1] (0.00ns)   --->   "%p_cast150 = zext i13 %empty_82" [cnn_lenet.cpp:50]   --->   Operation 1890 'zext' 'p_cast150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1891 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_65 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast150" [cnn_lenet.cpp:50]   --->   Operation 1891 'getelementptr' 'Layer2_Weights_CPU_addr_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1892 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_65" [cnn_lenet.cpp:50]   --->   Operation 1892 'load' 'Layer2_Weights_CPU_load_63' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 1893 [1/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul122_5" [cnn_lenet.cpp:60]   --->   Operation 1893 'fadd' 'somme_15' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1894 [1/2] (12.3ns)   --->   "%mul82_2 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %Layer2_Neurons_CPU_load_60" [cnn_lenet.cpp:58]   --->   Operation 1894 'fmul' 'mul82_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1895 [2/2] (12.3ns)   --->   "%mul102_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %Layer2_Neurons_CPU_load_61" [cnn_lenet.cpp:59]   --->   Operation 1895 'fmul' 'mul102_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1896 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_124 = load i10 %Layer2_Neurons_CPU_addr_124" [cnn_lenet.cpp:62]   --->   Operation 1896 'load' 'Layer2_Neurons_CPU_load_124' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1897 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_125 = load i10 %Layer2_Neurons_CPU_addr_125" [cnn_lenet.cpp:63]   --->   Operation 1897 'load' 'Layer2_Neurons_CPU_load_125' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1898 [1/1] (1.91ns)   --->   "%add_ln58_24 = add i8 %zext_ln58_5, i8 %empty_193" [cnn_lenet.cpp:58]   --->   Operation 1898 'add' 'add_ln58_24' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln58_41 = zext i8 %add_ln58_24" [cnn_lenet.cpp:58]   --->   Operation 1899 'zext' 'zext_ln58_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1900 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_126 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_41" [cnn_lenet.cpp:58]   --->   Operation 1900 'getelementptr' 'Layer2_Neurons_CPU_addr_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1901 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_126 = load i10 %Layer2_Neurons_CPU_addr_126" [cnn_lenet.cpp:58]   --->   Operation 1901 'load' 'Layer2_Neurons_CPU_load_126' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln59_21 = zext i9 %add_ln59_21" [cnn_lenet.cpp:59]   --->   Operation 1902 'zext' 'zext_ln59_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1903 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_127 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_21" [cnn_lenet.cpp:59]   --->   Operation 1903 'getelementptr' 'Layer2_Neurons_CPU_addr_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_65 : Operation 1904 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_127 = load i10 %Layer2_Neurons_CPU_addr_127" [cnn_lenet.cpp:59]   --->   Operation 1904 'load' 'Layer2_Neurons_CPU_load_127' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 66 <SV = 65> <Delay = 12.3>
ST_66 : Operation 1905 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_65" [cnn_lenet.cpp:50]   --->   Operation 1905 'load' 'Layer2_Weights_CPU_load_63' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 1906 [1/1] (1.67ns)   --->   "%empty_83 = add i13 %empty_16, i13 65" [cnn_lenet.cpp:50]   --->   Operation 1906 'add' 'empty_83' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1907 [1/1] (0.00ns)   --->   "%p_cast151 = zext i13 %empty_83" [cnn_lenet.cpp:50]   --->   Operation 1907 'zext' 'p_cast151' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1908 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_66 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast151" [cnn_lenet.cpp:50]   --->   Operation 1908 'getelementptr' 'Layer2_Weights_CPU_addr_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1909 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_66" [cnn_lenet.cpp:50]   --->   Operation 1909 'load' 'Layer2_Weights_CPU_load_64' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 1910 [4/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul142_5" [cnn_lenet.cpp:61]   --->   Operation 1910 'fadd' 'somme_16' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1911 [1/2] (12.3ns)   --->   "%mul102_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %Layer2_Neurons_CPU_load_61" [cnn_lenet.cpp:59]   --->   Operation 1911 'fmul' 'mul102_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1912 [2/2] (12.3ns)   --->   "%mul122_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %Layer2_Neurons_CPU_load_62" [cnn_lenet.cpp:60]   --->   Operation 1912 'fmul' 'mul122_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1913 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_126 = load i10 %Layer2_Neurons_CPU_addr_126" [cnn_lenet.cpp:58]   --->   Operation 1913 'load' 'Layer2_Neurons_CPU_load_126' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1914 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_127 = load i10 %Layer2_Neurons_CPU_addr_127" [cnn_lenet.cpp:59]   --->   Operation 1914 'load' 'Layer2_Neurons_CPU_load_127' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1915 [1/1] (1.91ns)   --->   "%add_ln60_21 = add i8 %zext_ln58_5, i8 %empty_195" [cnn_lenet.cpp:60]   --->   Operation 1915 'add' 'add_ln60_21' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %add_ln60_21" [cnn_lenet.cpp:60]   --->   Operation 1916 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i9 %sext_ln60_1" [cnn_lenet.cpp:60]   --->   Operation 1917 'zext' 'zext_ln60_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1918 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_128 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_21" [cnn_lenet.cpp:60]   --->   Operation 1918 'getelementptr' 'Layer2_Neurons_CPU_addr_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1919 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_128 = load i10 %Layer2_Neurons_CPU_addr_128" [cnn_lenet.cpp:60]   --->   Operation 1919 'load' 'Layer2_Neurons_CPU_load_128' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1920 [1/1] (1.73ns)   --->   "%add_ln61_21 = add i10 %zext_ln58_6, i10 %empty_196" [cnn_lenet.cpp:61]   --->   Operation 1920 'add' 'add_ln61_21' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln61_21 = zext i10 %add_ln61_21" [cnn_lenet.cpp:61]   --->   Operation 1921 'zext' 'zext_ln61_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1922 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_129 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_21" [cnn_lenet.cpp:61]   --->   Operation 1922 'getelementptr' 'Layer2_Neurons_CPU_addr_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_66 : Operation 1923 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_129 = load i10 %Layer2_Neurons_CPU_addr_129" [cnn_lenet.cpp:61]   --->   Operation 1923 'load' 'Layer2_Neurons_CPU_load_129' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 67 <SV = 66> <Delay = 12.3>
ST_67 : Operation 1924 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_66" [cnn_lenet.cpp:50]   --->   Operation 1924 'load' 'Layer2_Weights_CPU_load_64' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 1925 [1/1] (1.67ns)   --->   "%empty_84 = add i13 %empty_16, i13 66" [cnn_lenet.cpp:50]   --->   Operation 1925 'add' 'empty_84' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1926 [1/1] (0.00ns)   --->   "%p_cast152 = zext i13 %empty_84" [cnn_lenet.cpp:50]   --->   Operation 1926 'zext' 'p_cast152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1927 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_67 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast152" [cnn_lenet.cpp:50]   --->   Operation 1927 'getelementptr' 'Layer2_Weights_CPU_addr_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1928 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_67" [cnn_lenet.cpp:50]   --->   Operation 1928 'load' 'Layer2_Weights_CPU_load_65' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 1929 [3/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul142_5" [cnn_lenet.cpp:61]   --->   Operation 1929 'fadd' 'somme_16' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1930 [1/2] (12.3ns)   --->   "%mul122_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %Layer2_Neurons_CPU_load_62" [cnn_lenet.cpp:60]   --->   Operation 1930 'fmul' 'mul122_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1931 [2/2] (12.3ns)   --->   "%mul142_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %Layer2_Neurons_CPU_load_63" [cnn_lenet.cpp:61]   --->   Operation 1931 'fmul' 'mul142_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1932 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_128 = load i10 %Layer2_Neurons_CPU_addr_128" [cnn_lenet.cpp:60]   --->   Operation 1932 'load' 'Layer2_Neurons_CPU_load_128' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1933 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_129 = load i10 %Layer2_Neurons_CPU_addr_129" [cnn_lenet.cpp:61]   --->   Operation 1933 'load' 'Layer2_Neurons_CPU_load_129' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1934 [1/1] (1.73ns)   --->   "%add_ln62_21 = add i10 %zext_ln58_6, i10 %empty_197" [cnn_lenet.cpp:62]   --->   Operation 1934 'add' 'add_ln62_21' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln62_21 = zext i10 %add_ln62_21" [cnn_lenet.cpp:62]   --->   Operation 1935 'zext' 'zext_ln62_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1936 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_130 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_21" [cnn_lenet.cpp:62]   --->   Operation 1936 'getelementptr' 'Layer2_Neurons_CPU_addr_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1937 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_130 = load i10 %Layer2_Neurons_CPU_addr_130" [cnn_lenet.cpp:62]   --->   Operation 1937 'load' 'Layer2_Neurons_CPU_load_130' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1938 [1/1] (1.91ns)   --->   "%add_ln63_21 = add i8 %zext_ln58_5, i8 %empty_198" [cnn_lenet.cpp:63]   --->   Operation 1938 'add' 'add_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i8 %add_ln63_21" [cnn_lenet.cpp:63]   --->   Operation 1939 'sext' 'sext_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i10 %sext_ln63_21" [cnn_lenet.cpp:63]   --->   Operation 1940 'zext' 'zext_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1941 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_131 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_21" [cnn_lenet.cpp:63]   --->   Operation 1941 'getelementptr' 'Layer2_Neurons_CPU_addr_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_67 : Operation 1942 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_131 = load i10 %Layer2_Neurons_CPU_addr_131" [cnn_lenet.cpp:63]   --->   Operation 1942 'load' 'Layer2_Neurons_CPU_load_131' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 68 <SV = 67> <Delay = 12.3>
ST_68 : Operation 1943 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_67" [cnn_lenet.cpp:50]   --->   Operation 1943 'load' 'Layer2_Weights_CPU_load_65' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 1944 [1/1] (1.67ns)   --->   "%empty_85 = add i13 %empty_16, i13 67" [cnn_lenet.cpp:50]   --->   Operation 1944 'add' 'empty_85' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1945 [1/1] (0.00ns)   --->   "%p_cast153 = zext i13 %empty_85" [cnn_lenet.cpp:50]   --->   Operation 1945 'zext' 'p_cast153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1946 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_68 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast153" [cnn_lenet.cpp:50]   --->   Operation 1946 'getelementptr' 'Layer2_Weights_CPU_addr_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1947 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_68" [cnn_lenet.cpp:50]   --->   Operation 1947 'load' 'Layer2_Weights_CPU_load_66' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 1948 [2/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul142_5" [cnn_lenet.cpp:61]   --->   Operation 1948 'fadd' 'somme_16' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1949 [1/2] (12.3ns)   --->   "%mul142_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %Layer2_Neurons_CPU_load_63" [cnn_lenet.cpp:61]   --->   Operation 1949 'fmul' 'mul142_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1950 [2/2] (12.3ns)   --->   "%mul162_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %Layer2_Neurons_CPU_load_64" [cnn_lenet.cpp:62]   --->   Operation 1950 'fmul' 'mul162_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1951 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_130 = load i10 %Layer2_Neurons_CPU_addr_130" [cnn_lenet.cpp:62]   --->   Operation 1951 'load' 'Layer2_Neurons_CPU_load_130' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1952 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_131 = load i10 %Layer2_Neurons_CPU_addr_131" [cnn_lenet.cpp:63]   --->   Operation 1952 'load' 'Layer2_Neurons_CPU_load_131' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1953 [1/1] (1.91ns)   --->   "%add_ln58_25 = add i8 %zext_ln58_10, i8 %empty_193" [cnn_lenet.cpp:58]   --->   Operation 1953 'add' 'add_ln58_25' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln58_42 = zext i8 %add_ln58_25" [cnn_lenet.cpp:58]   --->   Operation 1954 'zext' 'zext_ln58_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1955 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_132 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_42" [cnn_lenet.cpp:58]   --->   Operation 1955 'getelementptr' 'Layer2_Neurons_CPU_addr_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1956 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_132 = load i10 %Layer2_Neurons_CPU_addr_132" [cnn_lenet.cpp:58]   --->   Operation 1956 'load' 'Layer2_Neurons_CPU_load_132' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln59_22 = zext i9 %add_ln59_22" [cnn_lenet.cpp:59]   --->   Operation 1957 'zext' 'zext_ln59_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1958 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_133 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_22" [cnn_lenet.cpp:59]   --->   Operation 1958 'getelementptr' 'Layer2_Neurons_CPU_addr_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_68 : Operation 1959 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_133 = load i10 %Layer2_Neurons_CPU_addr_133" [cnn_lenet.cpp:59]   --->   Operation 1959 'load' 'Layer2_Neurons_CPU_load_133' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 69 <SV = 68> <Delay = 12.3>
ST_69 : Operation 1960 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_68" [cnn_lenet.cpp:50]   --->   Operation 1960 'load' 'Layer2_Weights_CPU_load_66' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 1961 [1/1] (1.67ns)   --->   "%empty_86 = add i13 %empty_16, i13 68" [cnn_lenet.cpp:50]   --->   Operation 1961 'add' 'empty_86' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1962 [1/1] (0.00ns)   --->   "%p_cast154 = zext i13 %empty_86" [cnn_lenet.cpp:50]   --->   Operation 1962 'zext' 'p_cast154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1963 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_69 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast154" [cnn_lenet.cpp:50]   --->   Operation 1963 'getelementptr' 'Layer2_Weights_CPU_addr_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1964 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_69" [cnn_lenet.cpp:50]   --->   Operation 1964 'load' 'Layer2_Weights_CPU_load_67' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 1965 [1/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul142_5" [cnn_lenet.cpp:61]   --->   Operation 1965 'fadd' 'somme_16' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1966 [1/2] (12.3ns)   --->   "%mul162_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %Layer2_Neurons_CPU_load_64" [cnn_lenet.cpp:62]   --->   Operation 1966 'fmul' 'mul162_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1967 [2/2] (12.3ns)   --->   "%mul182_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %Layer2_Neurons_CPU_load_65" [cnn_lenet.cpp:63]   --->   Operation 1967 'fmul' 'mul182_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1968 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_132 = load i10 %Layer2_Neurons_CPU_addr_132" [cnn_lenet.cpp:58]   --->   Operation 1968 'load' 'Layer2_Neurons_CPU_load_132' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1969 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_133 = load i10 %Layer2_Neurons_CPU_addr_133" [cnn_lenet.cpp:59]   --->   Operation 1969 'load' 'Layer2_Neurons_CPU_load_133' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1970 [1/1] (1.91ns)   --->   "%add_ln60_22 = add i8 %zext_ln58_10, i8 %empty_195" [cnn_lenet.cpp:60]   --->   Operation 1970 'add' 'add_ln60_22' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %add_ln60_22" [cnn_lenet.cpp:60]   --->   Operation 1971 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i9 %sext_ln60_2" [cnn_lenet.cpp:60]   --->   Operation 1972 'zext' 'zext_ln60_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1973 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_134 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_22" [cnn_lenet.cpp:60]   --->   Operation 1973 'getelementptr' 'Layer2_Neurons_CPU_addr_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1974 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_134 = load i10 %Layer2_Neurons_CPU_addr_134" [cnn_lenet.cpp:60]   --->   Operation 1974 'load' 'Layer2_Neurons_CPU_load_134' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1975 [1/1] (1.73ns)   --->   "%add_ln61_22 = add i10 %zext_ln58_11, i10 %empty_196" [cnn_lenet.cpp:61]   --->   Operation 1975 'add' 'add_ln61_22' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln61_22 = zext i10 %add_ln61_22" [cnn_lenet.cpp:61]   --->   Operation 1976 'zext' 'zext_ln61_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1977 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_135 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_22" [cnn_lenet.cpp:61]   --->   Operation 1977 'getelementptr' 'Layer2_Neurons_CPU_addr_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_69 : Operation 1978 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_135 = load i10 %Layer2_Neurons_CPU_addr_135" [cnn_lenet.cpp:61]   --->   Operation 1978 'load' 'Layer2_Neurons_CPU_load_135' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 70 <SV = 69> <Delay = 12.3>
ST_70 : Operation 1979 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_69" [cnn_lenet.cpp:50]   --->   Operation 1979 'load' 'Layer2_Weights_CPU_load_67' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 1980 [1/1] (1.67ns)   --->   "%empty_87 = add i13 %empty_16, i13 69" [cnn_lenet.cpp:50]   --->   Operation 1980 'add' 'empty_87' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1981 [1/1] (0.00ns)   --->   "%p_cast155 = zext i13 %empty_87" [cnn_lenet.cpp:50]   --->   Operation 1981 'zext' 'p_cast155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1982 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_70 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast155" [cnn_lenet.cpp:50]   --->   Operation 1982 'getelementptr' 'Layer2_Weights_CPU_addr_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1983 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_70" [cnn_lenet.cpp:50]   --->   Operation 1983 'load' 'Layer2_Weights_CPU_load_68' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 1984 [4/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul162_5" [cnn_lenet.cpp:62]   --->   Operation 1984 'fadd' 'somme_17' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1985 [1/2] (12.3ns)   --->   "%mul182_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %Layer2_Neurons_CPU_load_65" [cnn_lenet.cpp:63]   --->   Operation 1985 'fmul' 'mul182_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1986 [2/2] (12.3ns)   --->   "%mul82_2_1 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %Layer2_Neurons_CPU_load_66" [cnn_lenet.cpp:58]   --->   Operation 1986 'fmul' 'mul82_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1987 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_134 = load i10 %Layer2_Neurons_CPU_addr_134" [cnn_lenet.cpp:60]   --->   Operation 1987 'load' 'Layer2_Neurons_CPU_load_134' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1988 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_135 = load i10 %Layer2_Neurons_CPU_addr_135" [cnn_lenet.cpp:61]   --->   Operation 1988 'load' 'Layer2_Neurons_CPU_load_135' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1989 [1/1] (1.73ns)   --->   "%add_ln62_22 = add i10 %zext_ln58_11, i10 %empty_197" [cnn_lenet.cpp:62]   --->   Operation 1989 'add' 'add_ln62_22' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln62_22 = zext i10 %add_ln62_22" [cnn_lenet.cpp:62]   --->   Operation 1990 'zext' 'zext_ln62_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1991 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_136 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_22" [cnn_lenet.cpp:62]   --->   Operation 1991 'getelementptr' 'Layer2_Neurons_CPU_addr_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1992 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_136 = load i10 %Layer2_Neurons_CPU_addr_136" [cnn_lenet.cpp:62]   --->   Operation 1992 'load' 'Layer2_Neurons_CPU_load_136' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1993 [1/1] (1.91ns)   --->   "%add_ln63_22 = add i8 %zext_ln58_10, i8 %empty_198" [cnn_lenet.cpp:63]   --->   Operation 1993 'add' 'add_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i8 %add_ln63_22" [cnn_lenet.cpp:63]   --->   Operation 1994 'sext' 'sext_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i10 %sext_ln63_22" [cnn_lenet.cpp:63]   --->   Operation 1995 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1996 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_137 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_22" [cnn_lenet.cpp:63]   --->   Operation 1996 'getelementptr' 'Layer2_Neurons_CPU_addr_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_70 : Operation 1997 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_137 = load i10 %Layer2_Neurons_CPU_addr_137" [cnn_lenet.cpp:63]   --->   Operation 1997 'load' 'Layer2_Neurons_CPU_load_137' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 71 <SV = 70> <Delay = 12.3>
ST_71 : Operation 1998 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_70" [cnn_lenet.cpp:50]   --->   Operation 1998 'load' 'Layer2_Weights_CPU_load_68' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 1999 [1/1] (1.67ns)   --->   "%empty_88 = add i13 %empty_16, i13 70" [cnn_lenet.cpp:50]   --->   Operation 1999 'add' 'empty_88' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2000 [1/1] (0.00ns)   --->   "%p_cast156 = zext i13 %empty_88" [cnn_lenet.cpp:50]   --->   Operation 2000 'zext' 'p_cast156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2001 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_71 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast156" [cnn_lenet.cpp:50]   --->   Operation 2001 'getelementptr' 'Layer2_Weights_CPU_addr_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2002 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_71" [cnn_lenet.cpp:50]   --->   Operation 2002 'load' 'Layer2_Weights_CPU_load_69' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 2003 [3/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul162_5" [cnn_lenet.cpp:62]   --->   Operation 2003 'fadd' 'somme_17' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2004 [1/2] (12.3ns)   --->   "%mul82_2_1 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %Layer2_Neurons_CPU_load_66" [cnn_lenet.cpp:58]   --->   Operation 2004 'fmul' 'mul82_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2005 [2/2] (12.3ns)   --->   "%mul102_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %Layer2_Neurons_CPU_load_67" [cnn_lenet.cpp:59]   --->   Operation 2005 'fmul' 'mul102_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2006 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_136 = load i10 %Layer2_Neurons_CPU_addr_136" [cnn_lenet.cpp:62]   --->   Operation 2006 'load' 'Layer2_Neurons_CPU_load_136' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 2007 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_137 = load i10 %Layer2_Neurons_CPU_addr_137" [cnn_lenet.cpp:63]   --->   Operation 2007 'load' 'Layer2_Neurons_CPU_load_137' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 2008 [1/1] (1.91ns)   --->   "%add_ln58_26 = add i8 %zext_ln58_15, i8 %empty_193" [cnn_lenet.cpp:58]   --->   Operation 2008 'add' 'add_ln58_26' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln58_43 = zext i8 %add_ln58_26" [cnn_lenet.cpp:58]   --->   Operation 2009 'zext' 'zext_ln58_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2010 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_138 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_43" [cnn_lenet.cpp:58]   --->   Operation 2010 'getelementptr' 'Layer2_Neurons_CPU_addr_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2011 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_138 = load i10 %Layer2_Neurons_CPU_addr_138" [cnn_lenet.cpp:58]   --->   Operation 2011 'load' 'Layer2_Neurons_CPU_load_138' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln59_23 = zext i9 %add_ln59_23" [cnn_lenet.cpp:59]   --->   Operation 2012 'zext' 'zext_ln59_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2013 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_139 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_23" [cnn_lenet.cpp:59]   --->   Operation 2013 'getelementptr' 'Layer2_Neurons_CPU_addr_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_71 : Operation 2014 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_139 = load i10 %Layer2_Neurons_CPU_addr_139" [cnn_lenet.cpp:59]   --->   Operation 2014 'load' 'Layer2_Neurons_CPU_load_139' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 72 <SV = 71> <Delay = 12.3>
ST_72 : Operation 2015 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_71" [cnn_lenet.cpp:50]   --->   Operation 2015 'load' 'Layer2_Weights_CPU_load_69' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2016 [1/1] (1.67ns)   --->   "%empty_89 = add i13 %empty_16, i13 71" [cnn_lenet.cpp:50]   --->   Operation 2016 'add' 'empty_89' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2017 [1/1] (0.00ns)   --->   "%p_cast157 = zext i13 %empty_89" [cnn_lenet.cpp:50]   --->   Operation 2017 'zext' 'p_cast157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2018 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_72 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast157" [cnn_lenet.cpp:50]   --->   Operation 2018 'getelementptr' 'Layer2_Weights_CPU_addr_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2019 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_72" [cnn_lenet.cpp:50]   --->   Operation 2019 'load' 'Layer2_Weights_CPU_load_70' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2020 [2/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul162_5" [cnn_lenet.cpp:62]   --->   Operation 2020 'fadd' 'somme_17' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2021 [1/2] (12.3ns)   --->   "%mul102_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %Layer2_Neurons_CPU_load_67" [cnn_lenet.cpp:59]   --->   Operation 2021 'fmul' 'mul102_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2022 [2/2] (12.3ns)   --->   "%mul122_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %Layer2_Neurons_CPU_load_68" [cnn_lenet.cpp:60]   --->   Operation 2022 'fmul' 'mul122_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2023 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_138 = load i10 %Layer2_Neurons_CPU_addr_138" [cnn_lenet.cpp:58]   --->   Operation 2023 'load' 'Layer2_Neurons_CPU_load_138' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 2024 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_139 = load i10 %Layer2_Neurons_CPU_addr_139" [cnn_lenet.cpp:59]   --->   Operation 2024 'load' 'Layer2_Neurons_CPU_load_139' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 2025 [1/1] (1.91ns)   --->   "%add_ln60_23 = add i8 %zext_ln58_15, i8 %empty_195" [cnn_lenet.cpp:60]   --->   Operation 2025 'add' 'add_ln60_23' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %add_ln60_23" [cnn_lenet.cpp:60]   --->   Operation 2026 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i9 %sext_ln60_3" [cnn_lenet.cpp:60]   --->   Operation 2027 'zext' 'zext_ln60_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2028 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_140 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_23" [cnn_lenet.cpp:60]   --->   Operation 2028 'getelementptr' 'Layer2_Neurons_CPU_addr_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2029 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_140 = load i10 %Layer2_Neurons_CPU_addr_140" [cnn_lenet.cpp:60]   --->   Operation 2029 'load' 'Layer2_Neurons_CPU_load_140' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 2030 [1/1] (1.73ns)   --->   "%add_ln61_23 = add i10 %zext_ln58_16, i10 %empty_196" [cnn_lenet.cpp:61]   --->   Operation 2030 'add' 'add_ln61_23' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln61_23 = zext i10 %add_ln61_23" [cnn_lenet.cpp:61]   --->   Operation 2031 'zext' 'zext_ln61_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2032 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_141 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_23" [cnn_lenet.cpp:61]   --->   Operation 2032 'getelementptr' 'Layer2_Neurons_CPU_addr_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_72 : Operation 2033 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_141 = load i10 %Layer2_Neurons_CPU_addr_141" [cnn_lenet.cpp:61]   --->   Operation 2033 'load' 'Layer2_Neurons_CPU_load_141' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 2034 [1/1] (1.73ns)   --->   "%add_ln62_23 = add i10 %zext_ln58_16, i10 %empty_197" [cnn_lenet.cpp:62]   --->   Operation 2034 'add' 'add_ln62_23' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2035 [1/1] (1.91ns)   --->   "%add_ln63_23 = add i8 %zext_ln58_15, i8 %empty_198" [cnn_lenet.cpp:63]   --->   Operation 2035 'add' 'add_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2036 [1/1] (1.91ns)   --->   "%add_ln58_27 = add i8 %zext_ln58_20, i8 %empty_193" [cnn_lenet.cpp:58]   --->   Operation 2036 'add' 'add_ln58_27' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2037 [1/1] (1.91ns)   --->   "%add_ln60_24 = add i8 %zext_ln58_20, i8 %empty_195" [cnn_lenet.cpp:60]   --->   Operation 2037 'add' 'add_ln60_24' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2038 [1/1] (1.73ns)   --->   "%add_ln61_24 = add i10 %zext_ln58_21, i10 %empty_196" [cnn_lenet.cpp:61]   --->   Operation 2038 'add' 'add_ln61_24' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2039 [1/1] (1.73ns)   --->   "%add_ln62_24 = add i10 %zext_ln58_21, i10 %empty_197" [cnn_lenet.cpp:62]   --->   Operation 2039 'add' 'add_ln62_24' <Predicate = (!icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2040 [1/1] (1.91ns)   --->   "%add_ln63_24 = add i8 %zext_ln58_20, i8 %empty_198" [cnn_lenet.cpp:63]   --->   Operation 2040 'add' 'add_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 12.3>
ST_73 : Operation 2041 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_72" [cnn_lenet.cpp:50]   --->   Operation 2041 'load' 'Layer2_Weights_CPU_load_70' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2042 [1/1] (1.67ns)   --->   "%empty_90 = add i13 %empty_16, i13 72" [cnn_lenet.cpp:50]   --->   Operation 2042 'add' 'empty_90' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2043 [1/1] (0.00ns)   --->   "%p_cast158 = zext i13 %empty_90" [cnn_lenet.cpp:50]   --->   Operation 2043 'zext' 'p_cast158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2044 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_73 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast158" [cnn_lenet.cpp:50]   --->   Operation 2044 'getelementptr' 'Layer2_Weights_CPU_addr_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2045 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_73" [cnn_lenet.cpp:50]   --->   Operation 2045 'load' 'Layer2_Weights_CPU_load_71' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2046 [1/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul162_5" [cnn_lenet.cpp:62]   --->   Operation 2046 'fadd' 'somme_17' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2047 [1/2] (12.3ns)   --->   "%mul122_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %Layer2_Neurons_CPU_load_68" [cnn_lenet.cpp:60]   --->   Operation 2047 'fmul' 'mul122_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2048 [2/2] (12.3ns)   --->   "%mul142_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %Layer2_Neurons_CPU_load_69" [cnn_lenet.cpp:61]   --->   Operation 2048 'fmul' 'mul142_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2049 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_140 = load i10 %Layer2_Neurons_CPU_addr_140" [cnn_lenet.cpp:60]   --->   Operation 2049 'load' 'Layer2_Neurons_CPU_load_140' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 2050 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_141 = load i10 %Layer2_Neurons_CPU_addr_141" [cnn_lenet.cpp:61]   --->   Operation 2050 'load' 'Layer2_Neurons_CPU_load_141' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln62_23 = zext i10 %add_ln62_23" [cnn_lenet.cpp:62]   --->   Operation 2051 'zext' 'zext_ln62_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2052 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_142 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_23" [cnn_lenet.cpp:62]   --->   Operation 2052 'getelementptr' 'Layer2_Neurons_CPU_addr_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2053 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_142 = load i10 %Layer2_Neurons_CPU_addr_142" [cnn_lenet.cpp:62]   --->   Operation 2053 'load' 'Layer2_Neurons_CPU_load_142' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i8 %add_ln63_23" [cnn_lenet.cpp:63]   --->   Operation 2054 'sext' 'sext_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i10 %sext_ln63_23" [cnn_lenet.cpp:63]   --->   Operation 2055 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2056 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_143 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_23" [cnn_lenet.cpp:63]   --->   Operation 2056 'getelementptr' 'Layer2_Neurons_CPU_addr_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_73 : Operation 2057 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_143 = load i10 %Layer2_Neurons_CPU_addr_143" [cnn_lenet.cpp:63]   --->   Operation 2057 'load' 'Layer2_Neurons_CPU_load_143' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 74 <SV = 73> <Delay = 12.3>
ST_74 : Operation 2058 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_73" [cnn_lenet.cpp:50]   --->   Operation 2058 'load' 'Layer2_Weights_CPU_load_71' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2059 [1/1] (1.67ns)   --->   "%empty_91 = add i13 %empty_16, i13 73" [cnn_lenet.cpp:50]   --->   Operation 2059 'add' 'empty_91' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2060 [1/1] (0.00ns)   --->   "%p_cast159 = zext i13 %empty_91" [cnn_lenet.cpp:50]   --->   Operation 2060 'zext' 'p_cast159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2061 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_74 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast159" [cnn_lenet.cpp:50]   --->   Operation 2061 'getelementptr' 'Layer2_Weights_CPU_addr_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2062 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_74" [cnn_lenet.cpp:50]   --->   Operation 2062 'load' 'Layer2_Weights_CPU_load_72' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2063 [4/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul182_5" [cnn_lenet.cpp:63]   --->   Operation 2063 'fadd' 'somme_18' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2064 [1/2] (12.3ns)   --->   "%mul142_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %Layer2_Neurons_CPU_load_69" [cnn_lenet.cpp:61]   --->   Operation 2064 'fmul' 'mul142_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2065 [2/2] (12.3ns)   --->   "%mul162_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %Layer2_Neurons_CPU_load_70" [cnn_lenet.cpp:62]   --->   Operation 2065 'fmul' 'mul162_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2066 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_142 = load i10 %Layer2_Neurons_CPU_addr_142" [cnn_lenet.cpp:62]   --->   Operation 2066 'load' 'Layer2_Neurons_CPU_load_142' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 2067 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_143 = load i10 %Layer2_Neurons_CPU_addr_143" [cnn_lenet.cpp:63]   --->   Operation 2067 'load' 'Layer2_Neurons_CPU_load_143' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln58_44 = zext i8 %add_ln58_27" [cnn_lenet.cpp:58]   --->   Operation 2068 'zext' 'zext_ln58_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2069 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_144 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln58_44" [cnn_lenet.cpp:58]   --->   Operation 2069 'getelementptr' 'Layer2_Neurons_CPU_addr_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2070 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_144 = load i10 %Layer2_Neurons_CPU_addr_144" [cnn_lenet.cpp:58]   --->   Operation 2070 'load' 'Layer2_Neurons_CPU_load_144' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln59_24 = zext i9 %add_ln59_24" [cnn_lenet.cpp:59]   --->   Operation 2071 'zext' 'zext_ln59_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2072 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_145 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_24" [cnn_lenet.cpp:59]   --->   Operation 2072 'getelementptr' 'Layer2_Neurons_CPU_addr_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_74 : Operation 2073 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_145 = load i10 %Layer2_Neurons_CPU_addr_145" [cnn_lenet.cpp:59]   --->   Operation 2073 'load' 'Layer2_Neurons_CPU_load_145' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 75 <SV = 74> <Delay = 12.3>
ST_75 : Operation 2074 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_74" [cnn_lenet.cpp:50]   --->   Operation 2074 'load' 'Layer2_Weights_CPU_load_72' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2075 [1/1] (1.67ns)   --->   "%empty_92 = add i13 %empty_16, i13 74" [cnn_lenet.cpp:50]   --->   Operation 2075 'add' 'empty_92' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2076 [1/1] (0.00ns)   --->   "%p_cast160 = zext i13 %empty_92" [cnn_lenet.cpp:50]   --->   Operation 2076 'zext' 'p_cast160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2077 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_75 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast160" [cnn_lenet.cpp:50]   --->   Operation 2077 'getelementptr' 'Layer2_Weights_CPU_addr_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2078 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_75" [cnn_lenet.cpp:50]   --->   Operation 2078 'load' 'Layer2_Weights_CPU_load_73' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2079 [3/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul182_5" [cnn_lenet.cpp:63]   --->   Operation 2079 'fadd' 'somme_18' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2080 [1/2] (12.3ns)   --->   "%mul162_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %Layer2_Neurons_CPU_load_70" [cnn_lenet.cpp:62]   --->   Operation 2080 'fmul' 'mul162_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2081 [2/2] (12.3ns)   --->   "%mul182_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %Layer2_Neurons_CPU_load_71" [cnn_lenet.cpp:63]   --->   Operation 2081 'fmul' 'mul182_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2082 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_144 = load i10 %Layer2_Neurons_CPU_addr_144" [cnn_lenet.cpp:58]   --->   Operation 2082 'load' 'Layer2_Neurons_CPU_load_144' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 2083 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_145 = load i10 %Layer2_Neurons_CPU_addr_145" [cnn_lenet.cpp:59]   --->   Operation 2083 'load' 'Layer2_Neurons_CPU_load_145' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %add_ln60_24" [cnn_lenet.cpp:60]   --->   Operation 2084 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln60_24 = zext i9 %sext_ln60_4" [cnn_lenet.cpp:60]   --->   Operation 2085 'zext' 'zext_ln60_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2086 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_146 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_24" [cnn_lenet.cpp:60]   --->   Operation 2086 'getelementptr' 'Layer2_Neurons_CPU_addr_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2087 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_146 = load i10 %Layer2_Neurons_CPU_addr_146" [cnn_lenet.cpp:60]   --->   Operation 2087 'load' 'Layer2_Neurons_CPU_load_146' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln61_24 = zext i10 %add_ln61_24" [cnn_lenet.cpp:61]   --->   Operation 2088 'zext' 'zext_ln61_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2089 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_147 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_24" [cnn_lenet.cpp:61]   --->   Operation 2089 'getelementptr' 'Layer2_Neurons_CPU_addr_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_75 : Operation 2090 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_147 = load i10 %Layer2_Neurons_CPU_addr_147" [cnn_lenet.cpp:61]   --->   Operation 2090 'load' 'Layer2_Neurons_CPU_load_147' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 76 <SV = 75> <Delay = 12.3>
ST_76 : Operation 2091 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_75" [cnn_lenet.cpp:50]   --->   Operation 2091 'load' 'Layer2_Weights_CPU_load_73' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2092 [1/1] (1.67ns)   --->   "%empty_93 = add i13 %empty_16, i13 75" [cnn_lenet.cpp:50]   --->   Operation 2092 'add' 'empty_93' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2093 [1/1] (0.00ns)   --->   "%p_cast161 = zext i13 %empty_93" [cnn_lenet.cpp:50]   --->   Operation 2093 'zext' 'p_cast161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2094 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_76 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast161" [cnn_lenet.cpp:50]   --->   Operation 2094 'getelementptr' 'Layer2_Weights_CPU_addr_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2095 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_76" [cnn_lenet.cpp:50]   --->   Operation 2095 'load' 'Layer2_Weights_CPU_load_74' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2096 [2/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul182_5" [cnn_lenet.cpp:63]   --->   Operation 2096 'fadd' 'somme_18' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2097 [1/2] (12.3ns)   --->   "%mul182_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %Layer2_Neurons_CPU_load_71" [cnn_lenet.cpp:63]   --->   Operation 2097 'fmul' 'mul182_2_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2098 [2/2] (12.3ns)   --->   "%mul82_2_2 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %Layer2_Neurons_CPU_load_72" [cnn_lenet.cpp:58]   --->   Operation 2098 'fmul' 'mul82_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2099 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_146 = load i10 %Layer2_Neurons_CPU_addr_146" [cnn_lenet.cpp:60]   --->   Operation 2099 'load' 'Layer2_Neurons_CPU_load_146' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 2100 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_147 = load i10 %Layer2_Neurons_CPU_addr_147" [cnn_lenet.cpp:61]   --->   Operation 2100 'load' 'Layer2_Neurons_CPU_load_147' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln62_24 = zext i10 %add_ln62_24" [cnn_lenet.cpp:62]   --->   Operation 2101 'zext' 'zext_ln62_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2102 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_148 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_24" [cnn_lenet.cpp:62]   --->   Operation 2102 'getelementptr' 'Layer2_Neurons_CPU_addr_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2103 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_148 = load i10 %Layer2_Neurons_CPU_addr_148" [cnn_lenet.cpp:62]   --->   Operation 2103 'load' 'Layer2_Neurons_CPU_load_148' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i8 %add_ln63_24" [cnn_lenet.cpp:63]   --->   Operation 2104 'sext' 'sext_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i10 %sext_ln63_24" [cnn_lenet.cpp:63]   --->   Operation 2105 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2106 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_149 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_24" [cnn_lenet.cpp:63]   --->   Operation 2106 'getelementptr' 'Layer2_Neurons_CPU_addr_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_76 : Operation 2107 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_149 = load i10 %Layer2_Neurons_CPU_addr_149" [cnn_lenet.cpp:63]   --->   Operation 2107 'load' 'Layer2_Neurons_CPU_load_149' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 77 <SV = 76> <Delay = 12.3>
ST_77 : Operation 2108 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_76" [cnn_lenet.cpp:50]   --->   Operation 2108 'load' 'Layer2_Weights_CPU_load_74' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2109 [1/1] (1.67ns)   --->   "%empty_94 = add i13 %empty_16, i13 76" [cnn_lenet.cpp:50]   --->   Operation 2109 'add' 'empty_94' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2110 [1/1] (0.00ns)   --->   "%p_cast162 = zext i13 %empty_94" [cnn_lenet.cpp:50]   --->   Operation 2110 'zext' 'p_cast162' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_77 : Operation 2111 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_77 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast162" [cnn_lenet.cpp:50]   --->   Operation 2111 'getelementptr' 'Layer2_Weights_CPU_addr_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_77 : Operation 2112 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_77" [cnn_lenet.cpp:50]   --->   Operation 2112 'load' 'Layer2_Weights_CPU_load_75' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2113 [1/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul182_5" [cnn_lenet.cpp:63]   --->   Operation 2113 'fadd' 'somme_18' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2114 [1/2] (12.3ns)   --->   "%mul82_2_2 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %Layer2_Neurons_CPU_load_72" [cnn_lenet.cpp:58]   --->   Operation 2114 'fmul' 'mul82_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2115 [2/2] (12.3ns)   --->   "%mul102_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %Layer2_Neurons_CPU_load_73" [cnn_lenet.cpp:59]   --->   Operation 2115 'fmul' 'mul102_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2116 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_148 = load i10 %Layer2_Neurons_CPU_addr_148" [cnn_lenet.cpp:62]   --->   Operation 2116 'load' 'Layer2_Neurons_CPU_load_148' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 2117 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_149 = load i10 %Layer2_Neurons_CPU_addr_149" [cnn_lenet.cpp:63]   --->   Operation 2117 'load' 'Layer2_Neurons_CPU_load_149' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 78 <SV = 77> <Delay = 12.3>
ST_78 : Operation 2118 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_77" [cnn_lenet.cpp:50]   --->   Operation 2118 'load' 'Layer2_Weights_CPU_load_75' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2119 [1/1] (1.67ns)   --->   "%empty_95 = add i13 %empty_16, i13 77" [cnn_lenet.cpp:50]   --->   Operation 2119 'add' 'empty_95' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2120 [1/1] (0.00ns)   --->   "%p_cast163 = zext i13 %empty_95" [cnn_lenet.cpp:50]   --->   Operation 2120 'zext' 'p_cast163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_78 : Operation 2121 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_78 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast163" [cnn_lenet.cpp:50]   --->   Operation 2121 'getelementptr' 'Layer2_Weights_CPU_addr_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_78 : Operation 2122 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_78" [cnn_lenet.cpp:50]   --->   Operation 2122 'load' 'Layer2_Weights_CPU_load_76' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2123 [4/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul82_6" [cnn_lenet.cpp:58]   --->   Operation 2123 'fadd' 'somme_19' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2124 [1/2] (12.3ns)   --->   "%mul102_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %Layer2_Neurons_CPU_load_73" [cnn_lenet.cpp:59]   --->   Operation 2124 'fmul' 'mul102_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2125 [2/2] (12.3ns)   --->   "%mul122_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %Layer2_Neurons_CPU_load_74" [cnn_lenet.cpp:60]   --->   Operation 2125 'fmul' 'mul122_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 12.3>
ST_79 : Operation 2126 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_78" [cnn_lenet.cpp:50]   --->   Operation 2126 'load' 'Layer2_Weights_CPU_load_76' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2127 [1/1] (1.67ns)   --->   "%empty_96 = add i13 %empty_16, i13 78" [cnn_lenet.cpp:50]   --->   Operation 2127 'add' 'empty_96' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2128 [1/1] (0.00ns)   --->   "%p_cast164 = zext i13 %empty_96" [cnn_lenet.cpp:50]   --->   Operation 2128 'zext' 'p_cast164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_79 : Operation 2129 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_79 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast164" [cnn_lenet.cpp:50]   --->   Operation 2129 'getelementptr' 'Layer2_Weights_CPU_addr_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_79 : Operation 2130 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_79" [cnn_lenet.cpp:50]   --->   Operation 2130 'load' 'Layer2_Weights_CPU_load_77' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2131 [3/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul82_6" [cnn_lenet.cpp:58]   --->   Operation 2131 'fadd' 'somme_19' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2132 [1/2] (12.3ns)   --->   "%mul122_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %Layer2_Neurons_CPU_load_74" [cnn_lenet.cpp:60]   --->   Operation 2132 'fmul' 'mul122_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2133 [2/2] (12.3ns)   --->   "%mul142_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %Layer2_Neurons_CPU_load_75" [cnn_lenet.cpp:61]   --->   Operation 2133 'fmul' 'mul142_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 12.3>
ST_80 : Operation 2134 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_79" [cnn_lenet.cpp:50]   --->   Operation 2134 'load' 'Layer2_Weights_CPU_load_77' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2135 [1/1] (1.67ns)   --->   "%empty_97 = add i13 %empty_16, i13 79" [cnn_lenet.cpp:50]   --->   Operation 2135 'add' 'empty_97' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2136 [1/1] (0.00ns)   --->   "%p_cast165 = zext i13 %empty_97" [cnn_lenet.cpp:50]   --->   Operation 2136 'zext' 'p_cast165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 2137 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_80 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast165" [cnn_lenet.cpp:50]   --->   Operation 2137 'getelementptr' 'Layer2_Weights_CPU_addr_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 2138 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_80" [cnn_lenet.cpp:50]   --->   Operation 2138 'load' 'Layer2_Weights_CPU_load_78' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2139 [2/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul82_6" [cnn_lenet.cpp:58]   --->   Operation 2139 'fadd' 'somme_19' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2140 [1/2] (12.3ns)   --->   "%mul142_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %Layer2_Neurons_CPU_load_75" [cnn_lenet.cpp:61]   --->   Operation 2140 'fmul' 'mul142_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2141 [2/2] (12.3ns)   --->   "%mul162_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %Layer2_Neurons_CPU_load_76" [cnn_lenet.cpp:62]   --->   Operation 2141 'fmul' 'mul162_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 12.3>
ST_81 : Operation 2142 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_80" [cnn_lenet.cpp:50]   --->   Operation 2142 'load' 'Layer2_Weights_CPU_load_78' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_81 : Operation 2143 [1/1] (1.67ns)   --->   "%empty_98 = add i13 %empty_16, i13 80" [cnn_lenet.cpp:50]   --->   Operation 2143 'add' 'empty_98' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2144 [1/1] (0.00ns)   --->   "%p_cast166 = zext i13 %empty_98" [cnn_lenet.cpp:50]   --->   Operation 2144 'zext' 'p_cast166' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_81 : Operation 2145 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_81 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast166" [cnn_lenet.cpp:50]   --->   Operation 2145 'getelementptr' 'Layer2_Weights_CPU_addr_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_81 : Operation 2146 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_81" [cnn_lenet.cpp:50]   --->   Operation 2146 'load' 'Layer2_Weights_CPU_load_79' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_81 : Operation 2147 [1/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul82_6" [cnn_lenet.cpp:58]   --->   Operation 2147 'fadd' 'somme_19' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2148 [1/2] (12.3ns)   --->   "%mul162_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %Layer2_Neurons_CPU_load_76" [cnn_lenet.cpp:62]   --->   Operation 2148 'fmul' 'mul162_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2149 [2/2] (12.3ns)   --->   "%mul182_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %Layer2_Neurons_CPU_load_77" [cnn_lenet.cpp:63]   --->   Operation 2149 'fmul' 'mul182_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 12.3>
ST_82 : Operation 2150 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_81" [cnn_lenet.cpp:50]   --->   Operation 2150 'load' 'Layer2_Weights_CPU_load_79' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_82 : Operation 2151 [1/1] (1.67ns)   --->   "%empty_99 = add i13 %empty_16, i13 81" [cnn_lenet.cpp:50]   --->   Operation 2151 'add' 'empty_99' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2152 [1/1] (0.00ns)   --->   "%p_cast167 = zext i13 %empty_99" [cnn_lenet.cpp:50]   --->   Operation 2152 'zext' 'p_cast167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_82 : Operation 2153 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_82 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast167" [cnn_lenet.cpp:50]   --->   Operation 2153 'getelementptr' 'Layer2_Weights_CPU_addr_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_82 : Operation 2154 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_82" [cnn_lenet.cpp:50]   --->   Operation 2154 'load' 'Layer2_Weights_CPU_load_80' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_82 : Operation 2155 [4/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul102_6" [cnn_lenet.cpp:59]   --->   Operation 2155 'fadd' 'somme_20' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2156 [1/2] (12.3ns)   --->   "%mul182_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %Layer2_Neurons_CPU_load_77" [cnn_lenet.cpp:63]   --->   Operation 2156 'fmul' 'mul182_2_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2157 [2/2] (12.3ns)   --->   "%mul82_2_3 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %Layer2_Neurons_CPU_load_78" [cnn_lenet.cpp:58]   --->   Operation 2157 'fmul' 'mul82_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 12.3>
ST_83 : Operation 2158 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_82" [cnn_lenet.cpp:50]   --->   Operation 2158 'load' 'Layer2_Weights_CPU_load_80' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_83 : Operation 2159 [1/1] (1.67ns)   --->   "%empty_100 = add i13 %empty_16, i13 82" [cnn_lenet.cpp:50]   --->   Operation 2159 'add' 'empty_100' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2160 [1/1] (0.00ns)   --->   "%p_cast168 = zext i13 %empty_100" [cnn_lenet.cpp:50]   --->   Operation 2160 'zext' 'p_cast168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_83 : Operation 2161 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_83 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast168" [cnn_lenet.cpp:50]   --->   Operation 2161 'getelementptr' 'Layer2_Weights_CPU_addr_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_83 : Operation 2162 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_83" [cnn_lenet.cpp:50]   --->   Operation 2162 'load' 'Layer2_Weights_CPU_load_81' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_83 : Operation 2163 [3/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul102_6" [cnn_lenet.cpp:59]   --->   Operation 2163 'fadd' 'somme_20' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2164 [1/2] (12.3ns)   --->   "%mul82_2_3 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %Layer2_Neurons_CPU_load_78" [cnn_lenet.cpp:58]   --->   Operation 2164 'fmul' 'mul82_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2165 [2/2] (12.3ns)   --->   "%mul102_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %Layer2_Neurons_CPU_load_79" [cnn_lenet.cpp:59]   --->   Operation 2165 'fmul' 'mul102_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 12.3>
ST_84 : Operation 2166 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_83" [cnn_lenet.cpp:50]   --->   Operation 2166 'load' 'Layer2_Weights_CPU_load_81' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_84 : Operation 2167 [1/1] (1.67ns)   --->   "%empty_101 = add i13 %empty_16, i13 83" [cnn_lenet.cpp:50]   --->   Operation 2167 'add' 'empty_101' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2168 [1/1] (0.00ns)   --->   "%p_cast169 = zext i13 %empty_101" [cnn_lenet.cpp:50]   --->   Operation 2168 'zext' 'p_cast169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_84 : Operation 2169 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_84 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast169" [cnn_lenet.cpp:50]   --->   Operation 2169 'getelementptr' 'Layer2_Weights_CPU_addr_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_84 : Operation 2170 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_84" [cnn_lenet.cpp:50]   --->   Operation 2170 'load' 'Layer2_Weights_CPU_load_82' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_84 : Operation 2171 [2/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul102_6" [cnn_lenet.cpp:59]   --->   Operation 2171 'fadd' 'somme_20' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2172 [1/2] (12.3ns)   --->   "%mul102_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %Layer2_Neurons_CPU_load_79" [cnn_lenet.cpp:59]   --->   Operation 2172 'fmul' 'mul102_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2173 [2/2] (12.3ns)   --->   "%mul122_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %Layer2_Neurons_CPU_load_80" [cnn_lenet.cpp:60]   --->   Operation 2173 'fmul' 'mul122_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 12.3>
ST_85 : Operation 2174 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_84" [cnn_lenet.cpp:50]   --->   Operation 2174 'load' 'Layer2_Weights_CPU_load_82' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_85 : Operation 2175 [1/1] (1.67ns)   --->   "%empty_102 = add i13 %empty_16, i13 84" [cnn_lenet.cpp:50]   --->   Operation 2175 'add' 'empty_102' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2176 [1/1] (0.00ns)   --->   "%p_cast170 = zext i13 %empty_102" [cnn_lenet.cpp:50]   --->   Operation 2176 'zext' 'p_cast170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_85 : Operation 2177 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_85 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast170" [cnn_lenet.cpp:50]   --->   Operation 2177 'getelementptr' 'Layer2_Weights_CPU_addr_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_85 : Operation 2178 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_85" [cnn_lenet.cpp:50]   --->   Operation 2178 'load' 'Layer2_Weights_CPU_load_83' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_85 : Operation 2179 [1/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul102_6" [cnn_lenet.cpp:59]   --->   Operation 2179 'fadd' 'somme_20' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2180 [1/2] (12.3ns)   --->   "%mul122_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %Layer2_Neurons_CPU_load_80" [cnn_lenet.cpp:60]   --->   Operation 2180 'fmul' 'mul122_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2181 [2/2] (12.3ns)   --->   "%mul142_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %Layer2_Neurons_CPU_load_81" [cnn_lenet.cpp:61]   --->   Operation 2181 'fmul' 'mul142_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 12.3>
ST_86 : Operation 2182 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_85" [cnn_lenet.cpp:50]   --->   Operation 2182 'load' 'Layer2_Weights_CPU_load_83' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_86 : Operation 2183 [1/1] (1.67ns)   --->   "%empty_103 = add i13 %empty_16, i13 85" [cnn_lenet.cpp:50]   --->   Operation 2183 'add' 'empty_103' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2184 [1/1] (0.00ns)   --->   "%p_cast171 = zext i13 %empty_103" [cnn_lenet.cpp:50]   --->   Operation 2184 'zext' 'p_cast171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_86 : Operation 2185 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_86 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast171" [cnn_lenet.cpp:50]   --->   Operation 2185 'getelementptr' 'Layer2_Weights_CPU_addr_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_86 : Operation 2186 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_86" [cnn_lenet.cpp:50]   --->   Operation 2186 'load' 'Layer2_Weights_CPU_load_84' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_86 : Operation 2187 [4/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul122_6" [cnn_lenet.cpp:60]   --->   Operation 2187 'fadd' 'somme_21' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2188 [1/2] (12.3ns)   --->   "%mul142_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %Layer2_Neurons_CPU_load_81" [cnn_lenet.cpp:61]   --->   Operation 2188 'fmul' 'mul142_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2189 [2/2] (12.3ns)   --->   "%mul162_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %Layer2_Neurons_CPU_load_82" [cnn_lenet.cpp:62]   --->   Operation 2189 'fmul' 'mul162_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 12.3>
ST_87 : Operation 2190 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_86" [cnn_lenet.cpp:50]   --->   Operation 2190 'load' 'Layer2_Weights_CPU_load_84' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_87 : Operation 2191 [1/1] (1.67ns)   --->   "%empty_104 = add i13 %empty_16, i13 86" [cnn_lenet.cpp:50]   --->   Operation 2191 'add' 'empty_104' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2192 [1/1] (0.00ns)   --->   "%p_cast172 = zext i13 %empty_104" [cnn_lenet.cpp:50]   --->   Operation 2192 'zext' 'p_cast172' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_87 : Operation 2193 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_87 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast172" [cnn_lenet.cpp:50]   --->   Operation 2193 'getelementptr' 'Layer2_Weights_CPU_addr_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_87 : Operation 2194 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_87" [cnn_lenet.cpp:50]   --->   Operation 2194 'load' 'Layer2_Weights_CPU_load_85' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_87 : Operation 2195 [3/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul122_6" [cnn_lenet.cpp:60]   --->   Operation 2195 'fadd' 'somme_21' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2196 [1/2] (12.3ns)   --->   "%mul162_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %Layer2_Neurons_CPU_load_82" [cnn_lenet.cpp:62]   --->   Operation 2196 'fmul' 'mul162_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2197 [2/2] (12.3ns)   --->   "%mul182_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %Layer2_Neurons_CPU_load_83" [cnn_lenet.cpp:63]   --->   Operation 2197 'fmul' 'mul182_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 12.3>
ST_88 : Operation 2198 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_87" [cnn_lenet.cpp:50]   --->   Operation 2198 'load' 'Layer2_Weights_CPU_load_85' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_88 : Operation 2199 [1/1] (1.67ns)   --->   "%empty_105 = add i13 %empty_16, i13 87" [cnn_lenet.cpp:50]   --->   Operation 2199 'add' 'empty_105' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2200 [1/1] (0.00ns)   --->   "%p_cast173 = zext i13 %empty_105" [cnn_lenet.cpp:50]   --->   Operation 2200 'zext' 'p_cast173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_88 : Operation 2201 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_88 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast173" [cnn_lenet.cpp:50]   --->   Operation 2201 'getelementptr' 'Layer2_Weights_CPU_addr_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_88 : Operation 2202 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_88" [cnn_lenet.cpp:50]   --->   Operation 2202 'load' 'Layer2_Weights_CPU_load_86' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_88 : Operation 2203 [2/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul122_6" [cnn_lenet.cpp:60]   --->   Operation 2203 'fadd' 'somme_21' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2204 [1/2] (12.3ns)   --->   "%mul182_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %Layer2_Neurons_CPU_load_83" [cnn_lenet.cpp:63]   --->   Operation 2204 'fmul' 'mul182_2_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2205 [2/2] (12.3ns)   --->   "%mul82_2_4 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %Layer2_Neurons_CPU_load_84" [cnn_lenet.cpp:58]   --->   Operation 2205 'fmul' 'mul82_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 12.3>
ST_89 : Operation 2206 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_88" [cnn_lenet.cpp:50]   --->   Operation 2206 'load' 'Layer2_Weights_CPU_load_86' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_89 : Operation 2207 [1/1] (1.67ns)   --->   "%empty_106 = add i13 %empty_16, i13 88" [cnn_lenet.cpp:50]   --->   Operation 2207 'add' 'empty_106' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2208 [1/1] (0.00ns)   --->   "%p_cast174 = zext i13 %empty_106" [cnn_lenet.cpp:50]   --->   Operation 2208 'zext' 'p_cast174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_89 : Operation 2209 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_89 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast174" [cnn_lenet.cpp:50]   --->   Operation 2209 'getelementptr' 'Layer2_Weights_CPU_addr_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_89 : Operation 2210 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_89" [cnn_lenet.cpp:50]   --->   Operation 2210 'load' 'Layer2_Weights_CPU_load_87' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_89 : Operation 2211 [1/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul122_6" [cnn_lenet.cpp:60]   --->   Operation 2211 'fadd' 'somme_21' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2212 [1/2] (12.3ns)   --->   "%mul82_2_4 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %Layer2_Neurons_CPU_load_84" [cnn_lenet.cpp:58]   --->   Operation 2212 'fmul' 'mul82_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2213 [2/2] (12.3ns)   --->   "%mul102_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %Layer2_Neurons_CPU_load_85" [cnn_lenet.cpp:59]   --->   Operation 2213 'fmul' 'mul102_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 12.3>
ST_90 : Operation 2214 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_89" [cnn_lenet.cpp:50]   --->   Operation 2214 'load' 'Layer2_Weights_CPU_load_87' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_90 : Operation 2215 [1/1] (1.67ns)   --->   "%empty_107 = add i13 %empty_16, i13 89" [cnn_lenet.cpp:50]   --->   Operation 2215 'add' 'empty_107' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2216 [1/1] (0.00ns)   --->   "%p_cast175 = zext i13 %empty_107" [cnn_lenet.cpp:50]   --->   Operation 2216 'zext' 'p_cast175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_90 : Operation 2217 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_90 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast175" [cnn_lenet.cpp:50]   --->   Operation 2217 'getelementptr' 'Layer2_Weights_CPU_addr_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_90 : Operation 2218 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_90" [cnn_lenet.cpp:50]   --->   Operation 2218 'load' 'Layer2_Weights_CPU_load_88' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_90 : Operation 2219 [4/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul142_6" [cnn_lenet.cpp:61]   --->   Operation 2219 'fadd' 'somme_22' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2220 [1/2] (12.3ns)   --->   "%mul102_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %Layer2_Neurons_CPU_load_85" [cnn_lenet.cpp:59]   --->   Operation 2220 'fmul' 'mul102_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2221 [2/2] (12.3ns)   --->   "%mul122_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %Layer2_Neurons_CPU_load_86" [cnn_lenet.cpp:60]   --->   Operation 2221 'fmul' 'mul122_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 12.3>
ST_91 : Operation 2222 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_90" [cnn_lenet.cpp:50]   --->   Operation 2222 'load' 'Layer2_Weights_CPU_load_88' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_91 : Operation 2223 [1/1] (1.67ns)   --->   "%empty_108 = add i13 %empty_16, i13 90" [cnn_lenet.cpp:50]   --->   Operation 2223 'add' 'empty_108' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2224 [1/1] (0.00ns)   --->   "%p_cast176 = zext i13 %empty_108" [cnn_lenet.cpp:50]   --->   Operation 2224 'zext' 'p_cast176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_91 : Operation 2225 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_91 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast176" [cnn_lenet.cpp:50]   --->   Operation 2225 'getelementptr' 'Layer2_Weights_CPU_addr_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_91 : Operation 2226 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_91" [cnn_lenet.cpp:50]   --->   Operation 2226 'load' 'Layer2_Weights_CPU_load_89' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_91 : Operation 2227 [3/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul142_6" [cnn_lenet.cpp:61]   --->   Operation 2227 'fadd' 'somme_22' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2228 [1/2] (12.3ns)   --->   "%mul122_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %Layer2_Neurons_CPU_load_86" [cnn_lenet.cpp:60]   --->   Operation 2228 'fmul' 'mul122_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2229 [2/2] (12.3ns)   --->   "%mul142_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %Layer2_Neurons_CPU_load_87" [cnn_lenet.cpp:61]   --->   Operation 2229 'fmul' 'mul142_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 12.3>
ST_92 : Operation 2230 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_91" [cnn_lenet.cpp:50]   --->   Operation 2230 'load' 'Layer2_Weights_CPU_load_89' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_92 : Operation 2231 [1/1] (1.67ns)   --->   "%empty_109 = add i13 %empty_16, i13 91" [cnn_lenet.cpp:50]   --->   Operation 2231 'add' 'empty_109' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2232 [1/1] (0.00ns)   --->   "%p_cast177 = zext i13 %empty_109" [cnn_lenet.cpp:50]   --->   Operation 2232 'zext' 'p_cast177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_92 : Operation 2233 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_92 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast177" [cnn_lenet.cpp:50]   --->   Operation 2233 'getelementptr' 'Layer2_Weights_CPU_addr_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_92 : Operation 2234 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_92" [cnn_lenet.cpp:50]   --->   Operation 2234 'load' 'Layer2_Weights_CPU_load_90' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_92 : Operation 2235 [2/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul142_6" [cnn_lenet.cpp:61]   --->   Operation 2235 'fadd' 'somme_22' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2236 [1/2] (12.3ns)   --->   "%mul142_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %Layer2_Neurons_CPU_load_87" [cnn_lenet.cpp:61]   --->   Operation 2236 'fmul' 'mul142_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2237 [2/2] (12.3ns)   --->   "%mul162_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %Layer2_Neurons_CPU_load_88" [cnn_lenet.cpp:62]   --->   Operation 2237 'fmul' 'mul162_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 12.3>
ST_93 : Operation 2238 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_92" [cnn_lenet.cpp:50]   --->   Operation 2238 'load' 'Layer2_Weights_CPU_load_90' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_93 : Operation 2239 [1/1] (1.67ns)   --->   "%empty_110 = add i13 %empty_16, i13 92" [cnn_lenet.cpp:50]   --->   Operation 2239 'add' 'empty_110' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2240 [1/1] (0.00ns)   --->   "%p_cast178 = zext i13 %empty_110" [cnn_lenet.cpp:50]   --->   Operation 2240 'zext' 'p_cast178' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_93 : Operation 2241 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_93 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast178" [cnn_lenet.cpp:50]   --->   Operation 2241 'getelementptr' 'Layer2_Weights_CPU_addr_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_93 : Operation 2242 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_93" [cnn_lenet.cpp:50]   --->   Operation 2242 'load' 'Layer2_Weights_CPU_load_91' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_93 : Operation 2243 [1/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul142_6" [cnn_lenet.cpp:61]   --->   Operation 2243 'fadd' 'somme_22' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2244 [1/2] (12.3ns)   --->   "%mul162_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %Layer2_Neurons_CPU_load_88" [cnn_lenet.cpp:62]   --->   Operation 2244 'fmul' 'mul162_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2245 [2/2] (12.3ns)   --->   "%mul182_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %Layer2_Neurons_CPU_load_89" [cnn_lenet.cpp:63]   --->   Operation 2245 'fmul' 'mul182_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 12.3>
ST_94 : Operation 2246 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_93" [cnn_lenet.cpp:50]   --->   Operation 2246 'load' 'Layer2_Weights_CPU_load_91' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_94 : Operation 2247 [1/1] (1.67ns)   --->   "%empty_111 = add i13 %empty_16, i13 93" [cnn_lenet.cpp:50]   --->   Operation 2247 'add' 'empty_111' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2248 [1/1] (0.00ns)   --->   "%p_cast179 = zext i13 %empty_111" [cnn_lenet.cpp:50]   --->   Operation 2248 'zext' 'p_cast179' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_94 : Operation 2249 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_94 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast179" [cnn_lenet.cpp:50]   --->   Operation 2249 'getelementptr' 'Layer2_Weights_CPU_addr_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_94 : Operation 2250 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_94" [cnn_lenet.cpp:50]   --->   Operation 2250 'load' 'Layer2_Weights_CPU_load_92' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_94 : Operation 2251 [4/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul162_6" [cnn_lenet.cpp:62]   --->   Operation 2251 'fadd' 'somme_23' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2252 [1/2] (12.3ns)   --->   "%mul182_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %Layer2_Neurons_CPU_load_89" [cnn_lenet.cpp:63]   --->   Operation 2252 'fmul' 'mul182_2_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2253 [2/2] (12.3ns)   --->   "%mul82_3 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %Layer2_Neurons_CPU_load_90" [cnn_lenet.cpp:58]   --->   Operation 2253 'fmul' 'mul82_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 12.3>
ST_95 : Operation 2254 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_94" [cnn_lenet.cpp:50]   --->   Operation 2254 'load' 'Layer2_Weights_CPU_load_92' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_95 : Operation 2255 [1/1] (1.67ns)   --->   "%empty_112 = add i13 %empty_16, i13 94" [cnn_lenet.cpp:50]   --->   Operation 2255 'add' 'empty_112' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2256 [1/1] (0.00ns)   --->   "%p_cast180 = zext i13 %empty_112" [cnn_lenet.cpp:50]   --->   Operation 2256 'zext' 'p_cast180' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_95 : Operation 2257 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_95 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast180" [cnn_lenet.cpp:50]   --->   Operation 2257 'getelementptr' 'Layer2_Weights_CPU_addr_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_95 : Operation 2258 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_95" [cnn_lenet.cpp:50]   --->   Operation 2258 'load' 'Layer2_Weights_CPU_load_93' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_95 : Operation 2259 [3/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul162_6" [cnn_lenet.cpp:62]   --->   Operation 2259 'fadd' 'somme_23' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2260 [1/2] (12.3ns)   --->   "%mul82_3 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %Layer2_Neurons_CPU_load_90" [cnn_lenet.cpp:58]   --->   Operation 2260 'fmul' 'mul82_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2261 [2/2] (12.3ns)   --->   "%mul102_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %Layer2_Neurons_CPU_load_91" [cnn_lenet.cpp:59]   --->   Operation 2261 'fmul' 'mul102_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 12.3>
ST_96 : Operation 2262 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_95" [cnn_lenet.cpp:50]   --->   Operation 2262 'load' 'Layer2_Weights_CPU_load_93' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_96 : Operation 2263 [1/1] (1.67ns)   --->   "%empty_113 = add i13 %empty_16, i13 95" [cnn_lenet.cpp:50]   --->   Operation 2263 'add' 'empty_113' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2264 [1/1] (0.00ns)   --->   "%p_cast181 = zext i13 %empty_113" [cnn_lenet.cpp:50]   --->   Operation 2264 'zext' 'p_cast181' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_96 : Operation 2265 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_96 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast181" [cnn_lenet.cpp:50]   --->   Operation 2265 'getelementptr' 'Layer2_Weights_CPU_addr_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_96 : Operation 2266 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_96" [cnn_lenet.cpp:50]   --->   Operation 2266 'load' 'Layer2_Weights_CPU_load_94' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_96 : Operation 2267 [2/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul162_6" [cnn_lenet.cpp:62]   --->   Operation 2267 'fadd' 'somme_23' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2268 [1/2] (12.3ns)   --->   "%mul102_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %Layer2_Neurons_CPU_load_91" [cnn_lenet.cpp:59]   --->   Operation 2268 'fmul' 'mul102_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2269 [2/2] (12.3ns)   --->   "%mul122_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %Layer2_Neurons_CPU_load_92" [cnn_lenet.cpp:60]   --->   Operation 2269 'fmul' 'mul122_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 12.3>
ST_97 : Operation 2270 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_96" [cnn_lenet.cpp:50]   --->   Operation 2270 'load' 'Layer2_Weights_CPU_load_94' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_97 : Operation 2271 [1/1] (1.67ns)   --->   "%empty_114 = add i13 %empty_16, i13 96" [cnn_lenet.cpp:50]   --->   Operation 2271 'add' 'empty_114' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2272 [1/1] (0.00ns)   --->   "%p_cast182 = zext i13 %empty_114" [cnn_lenet.cpp:50]   --->   Operation 2272 'zext' 'p_cast182' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_97 : Operation 2273 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_97 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast182" [cnn_lenet.cpp:50]   --->   Operation 2273 'getelementptr' 'Layer2_Weights_CPU_addr_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_97 : Operation 2274 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_97" [cnn_lenet.cpp:50]   --->   Operation 2274 'load' 'Layer2_Weights_CPU_load_95' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_97 : Operation 2275 [1/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul162_6" [cnn_lenet.cpp:62]   --->   Operation 2275 'fadd' 'somme_23' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2276 [1/2] (12.3ns)   --->   "%mul122_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %Layer2_Neurons_CPU_load_92" [cnn_lenet.cpp:60]   --->   Operation 2276 'fmul' 'mul122_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2277 [2/2] (12.3ns)   --->   "%mul142_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %Layer2_Neurons_CPU_load_93" [cnn_lenet.cpp:61]   --->   Operation 2277 'fmul' 'mul142_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 12.3>
ST_98 : Operation 2278 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_97" [cnn_lenet.cpp:50]   --->   Operation 2278 'load' 'Layer2_Weights_CPU_load_95' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_98 : Operation 2279 [1/1] (1.67ns)   --->   "%empty_115 = add i13 %empty_16, i13 97" [cnn_lenet.cpp:50]   --->   Operation 2279 'add' 'empty_115' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2280 [1/1] (0.00ns)   --->   "%p_cast183 = zext i13 %empty_115" [cnn_lenet.cpp:50]   --->   Operation 2280 'zext' 'p_cast183' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_98 : Operation 2281 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_98 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast183" [cnn_lenet.cpp:50]   --->   Operation 2281 'getelementptr' 'Layer2_Weights_CPU_addr_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_98 : Operation 2282 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_98" [cnn_lenet.cpp:50]   --->   Operation 2282 'load' 'Layer2_Weights_CPU_load_96' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_98 : Operation 2283 [4/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul182_6" [cnn_lenet.cpp:63]   --->   Operation 2283 'fadd' 'somme_24' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2284 [1/2] (12.3ns)   --->   "%mul142_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %Layer2_Neurons_CPU_load_93" [cnn_lenet.cpp:61]   --->   Operation 2284 'fmul' 'mul142_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2285 [2/2] (12.3ns)   --->   "%mul162_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %Layer2_Neurons_CPU_load_94" [cnn_lenet.cpp:62]   --->   Operation 2285 'fmul' 'mul162_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 12.3>
ST_99 : Operation 2286 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_98" [cnn_lenet.cpp:50]   --->   Operation 2286 'load' 'Layer2_Weights_CPU_load_96' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_99 : Operation 2287 [1/1] (1.67ns)   --->   "%empty_116 = add i13 %empty_16, i13 98" [cnn_lenet.cpp:50]   --->   Operation 2287 'add' 'empty_116' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2288 [1/1] (0.00ns)   --->   "%p_cast184 = zext i13 %empty_116" [cnn_lenet.cpp:50]   --->   Operation 2288 'zext' 'p_cast184' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_99 : Operation 2289 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_99 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast184" [cnn_lenet.cpp:50]   --->   Operation 2289 'getelementptr' 'Layer2_Weights_CPU_addr_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_99 : Operation 2290 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_99" [cnn_lenet.cpp:50]   --->   Operation 2290 'load' 'Layer2_Weights_CPU_load_97' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_99 : Operation 2291 [3/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul182_6" [cnn_lenet.cpp:63]   --->   Operation 2291 'fadd' 'somme_24' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2292 [1/2] (12.3ns)   --->   "%mul162_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %Layer2_Neurons_CPU_load_94" [cnn_lenet.cpp:62]   --->   Operation 2292 'fmul' 'mul162_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2293 [2/2] (12.3ns)   --->   "%mul182_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %Layer2_Neurons_CPU_load_95" [cnn_lenet.cpp:63]   --->   Operation 2293 'fmul' 'mul182_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 12.3>
ST_100 : Operation 2294 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_99" [cnn_lenet.cpp:50]   --->   Operation 2294 'load' 'Layer2_Weights_CPU_load_97' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_100 : Operation 2295 [1/1] (1.67ns)   --->   "%empty_117 = add i13 %empty_16, i13 99" [cnn_lenet.cpp:50]   --->   Operation 2295 'add' 'empty_117' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2296 [1/1] (0.00ns)   --->   "%p_cast185 = zext i13 %empty_117" [cnn_lenet.cpp:50]   --->   Operation 2296 'zext' 'p_cast185' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_100 : Operation 2297 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_100 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast185" [cnn_lenet.cpp:50]   --->   Operation 2297 'getelementptr' 'Layer2_Weights_CPU_addr_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_100 : Operation 2298 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_100" [cnn_lenet.cpp:50]   --->   Operation 2298 'load' 'Layer2_Weights_CPU_load_98' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_100 : Operation 2299 [2/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul182_6" [cnn_lenet.cpp:63]   --->   Operation 2299 'fadd' 'somme_24' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2300 [1/2] (12.3ns)   --->   "%mul182_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %Layer2_Neurons_CPU_load_95" [cnn_lenet.cpp:63]   --->   Operation 2300 'fmul' 'mul182_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2301 [2/2] (12.3ns)   --->   "%mul82_3_1 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %Layer2_Neurons_CPU_load_96" [cnn_lenet.cpp:58]   --->   Operation 2301 'fmul' 'mul82_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 12.3>
ST_101 : Operation 2302 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_100" [cnn_lenet.cpp:50]   --->   Operation 2302 'load' 'Layer2_Weights_CPU_load_98' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_101 : Operation 2303 [1/1] (1.67ns)   --->   "%empty_118 = add i13 %empty_16, i13 100" [cnn_lenet.cpp:50]   --->   Operation 2303 'add' 'empty_118' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2304 [1/1] (0.00ns)   --->   "%p_cast186 = zext i13 %empty_118" [cnn_lenet.cpp:50]   --->   Operation 2304 'zext' 'p_cast186' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_101 : Operation 2305 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_101 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast186" [cnn_lenet.cpp:50]   --->   Operation 2305 'getelementptr' 'Layer2_Weights_CPU_addr_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_101 : Operation 2306 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_101" [cnn_lenet.cpp:50]   --->   Operation 2306 'load' 'Layer2_Weights_CPU_load_99' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_101 : Operation 2307 [1/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul182_6" [cnn_lenet.cpp:63]   --->   Operation 2307 'fadd' 'somme_24' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2308 [1/2] (12.3ns)   --->   "%mul82_3_1 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %Layer2_Neurons_CPU_load_96" [cnn_lenet.cpp:58]   --->   Operation 2308 'fmul' 'mul82_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2309 [2/2] (12.3ns)   --->   "%mul102_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %Layer2_Neurons_CPU_load_97" [cnn_lenet.cpp:59]   --->   Operation 2309 'fmul' 'mul102_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 12.3>
ST_102 : Operation 2310 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_101" [cnn_lenet.cpp:50]   --->   Operation 2310 'load' 'Layer2_Weights_CPU_load_99' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_102 : Operation 2311 [1/1] (1.67ns)   --->   "%empty_119 = add i13 %empty_16, i13 101" [cnn_lenet.cpp:50]   --->   Operation 2311 'add' 'empty_119' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2312 [1/1] (0.00ns)   --->   "%p_cast187 = zext i13 %empty_119" [cnn_lenet.cpp:50]   --->   Operation 2312 'zext' 'p_cast187' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_102 : Operation 2313 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_102 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast187" [cnn_lenet.cpp:50]   --->   Operation 2313 'getelementptr' 'Layer2_Weights_CPU_addr_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_102 : Operation 2314 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_102" [cnn_lenet.cpp:50]   --->   Operation 2314 'load' 'Layer2_Weights_CPU_load_100' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_102 : Operation 2315 [4/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul82_7" [cnn_lenet.cpp:58]   --->   Operation 2315 'fadd' 'somme_25' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2316 [1/2] (12.3ns)   --->   "%mul102_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %Layer2_Neurons_CPU_load_97" [cnn_lenet.cpp:59]   --->   Operation 2316 'fmul' 'mul102_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2317 [2/2] (12.3ns)   --->   "%mul122_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %Layer2_Neurons_CPU_load_98" [cnn_lenet.cpp:60]   --->   Operation 2317 'fmul' 'mul122_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 12.3>
ST_103 : Operation 2318 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_102" [cnn_lenet.cpp:50]   --->   Operation 2318 'load' 'Layer2_Weights_CPU_load_100' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_103 : Operation 2319 [1/1] (1.67ns)   --->   "%empty_120 = add i13 %empty_16, i13 102" [cnn_lenet.cpp:50]   --->   Operation 2319 'add' 'empty_120' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2320 [1/1] (0.00ns)   --->   "%p_cast188 = zext i13 %empty_120" [cnn_lenet.cpp:50]   --->   Operation 2320 'zext' 'p_cast188' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_103 : Operation 2321 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_103 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast188" [cnn_lenet.cpp:50]   --->   Operation 2321 'getelementptr' 'Layer2_Weights_CPU_addr_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_103 : Operation 2322 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_103" [cnn_lenet.cpp:50]   --->   Operation 2322 'load' 'Layer2_Weights_CPU_load_101' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_103 : Operation 2323 [3/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul82_7" [cnn_lenet.cpp:58]   --->   Operation 2323 'fadd' 'somme_25' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2324 [1/2] (12.3ns)   --->   "%mul122_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %Layer2_Neurons_CPU_load_98" [cnn_lenet.cpp:60]   --->   Operation 2324 'fmul' 'mul122_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2325 [2/2] (12.3ns)   --->   "%mul142_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %Layer2_Neurons_CPU_load_99" [cnn_lenet.cpp:61]   --->   Operation 2325 'fmul' 'mul142_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 12.3>
ST_104 : Operation 2326 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_103" [cnn_lenet.cpp:50]   --->   Operation 2326 'load' 'Layer2_Weights_CPU_load_101' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_104 : Operation 2327 [1/1] (1.67ns)   --->   "%empty_121 = add i13 %empty_16, i13 103" [cnn_lenet.cpp:50]   --->   Operation 2327 'add' 'empty_121' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2328 [1/1] (0.00ns)   --->   "%p_cast189 = zext i13 %empty_121" [cnn_lenet.cpp:50]   --->   Operation 2328 'zext' 'p_cast189' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_104 : Operation 2329 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_104 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast189" [cnn_lenet.cpp:50]   --->   Operation 2329 'getelementptr' 'Layer2_Weights_CPU_addr_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_104 : Operation 2330 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_104" [cnn_lenet.cpp:50]   --->   Operation 2330 'load' 'Layer2_Weights_CPU_load_102' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_104 : Operation 2331 [2/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul82_7" [cnn_lenet.cpp:58]   --->   Operation 2331 'fadd' 'somme_25' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2332 [1/2] (12.3ns)   --->   "%mul142_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %Layer2_Neurons_CPU_load_99" [cnn_lenet.cpp:61]   --->   Operation 2332 'fmul' 'mul142_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2333 [2/2] (12.3ns)   --->   "%mul162_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %Layer2_Neurons_CPU_load_100" [cnn_lenet.cpp:62]   --->   Operation 2333 'fmul' 'mul162_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 12.3>
ST_105 : Operation 2334 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_104" [cnn_lenet.cpp:50]   --->   Operation 2334 'load' 'Layer2_Weights_CPU_load_102' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_105 : Operation 2335 [1/1] (1.67ns)   --->   "%empty_122 = add i13 %empty_16, i13 104" [cnn_lenet.cpp:50]   --->   Operation 2335 'add' 'empty_122' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2336 [1/1] (0.00ns)   --->   "%p_cast190 = zext i13 %empty_122" [cnn_lenet.cpp:50]   --->   Operation 2336 'zext' 'p_cast190' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_105 : Operation 2337 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_105 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast190" [cnn_lenet.cpp:50]   --->   Operation 2337 'getelementptr' 'Layer2_Weights_CPU_addr_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_105 : Operation 2338 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_105" [cnn_lenet.cpp:50]   --->   Operation 2338 'load' 'Layer2_Weights_CPU_load_103' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_105 : Operation 2339 [1/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul82_7" [cnn_lenet.cpp:58]   --->   Operation 2339 'fadd' 'somme_25' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2340 [1/2] (12.3ns)   --->   "%mul162_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %Layer2_Neurons_CPU_load_100" [cnn_lenet.cpp:62]   --->   Operation 2340 'fmul' 'mul162_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2341 [2/2] (12.3ns)   --->   "%mul182_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %Layer2_Neurons_CPU_load_101" [cnn_lenet.cpp:63]   --->   Operation 2341 'fmul' 'mul182_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 12.3>
ST_106 : Operation 2342 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_105" [cnn_lenet.cpp:50]   --->   Operation 2342 'load' 'Layer2_Weights_CPU_load_103' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_106 : Operation 2343 [1/1] (1.67ns)   --->   "%empty_123 = add i13 %empty_16, i13 105" [cnn_lenet.cpp:50]   --->   Operation 2343 'add' 'empty_123' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2344 [1/1] (0.00ns)   --->   "%p_cast191 = zext i13 %empty_123" [cnn_lenet.cpp:50]   --->   Operation 2344 'zext' 'p_cast191' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_106 : Operation 2345 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_106 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast191" [cnn_lenet.cpp:50]   --->   Operation 2345 'getelementptr' 'Layer2_Weights_CPU_addr_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_106 : Operation 2346 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_106" [cnn_lenet.cpp:50]   --->   Operation 2346 'load' 'Layer2_Weights_CPU_load_104' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_106 : Operation 2347 [4/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul102_7" [cnn_lenet.cpp:59]   --->   Operation 2347 'fadd' 'somme_26' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2348 [1/2] (12.3ns)   --->   "%mul182_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %Layer2_Neurons_CPU_load_101" [cnn_lenet.cpp:63]   --->   Operation 2348 'fmul' 'mul182_3_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2349 [2/2] (12.3ns)   --->   "%mul82_3_2 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %Layer2_Neurons_CPU_load_102" [cnn_lenet.cpp:58]   --->   Operation 2349 'fmul' 'mul82_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 12.3>
ST_107 : Operation 2350 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_106" [cnn_lenet.cpp:50]   --->   Operation 2350 'load' 'Layer2_Weights_CPU_load_104' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_107 : Operation 2351 [1/1] (1.67ns)   --->   "%empty_124 = add i13 %empty_16, i13 106" [cnn_lenet.cpp:50]   --->   Operation 2351 'add' 'empty_124' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2352 [1/1] (0.00ns)   --->   "%p_cast192 = zext i13 %empty_124" [cnn_lenet.cpp:50]   --->   Operation 2352 'zext' 'p_cast192' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_107 : Operation 2353 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_107 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast192" [cnn_lenet.cpp:50]   --->   Operation 2353 'getelementptr' 'Layer2_Weights_CPU_addr_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_107 : Operation 2354 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_107" [cnn_lenet.cpp:50]   --->   Operation 2354 'load' 'Layer2_Weights_CPU_load_105' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_107 : Operation 2355 [3/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul102_7" [cnn_lenet.cpp:59]   --->   Operation 2355 'fadd' 'somme_26' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2356 [1/2] (12.3ns)   --->   "%mul82_3_2 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %Layer2_Neurons_CPU_load_102" [cnn_lenet.cpp:58]   --->   Operation 2356 'fmul' 'mul82_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2357 [2/2] (12.3ns)   --->   "%mul102_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %Layer2_Neurons_CPU_load_103" [cnn_lenet.cpp:59]   --->   Operation 2357 'fmul' 'mul102_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 12.3>
ST_108 : Operation 2358 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_107" [cnn_lenet.cpp:50]   --->   Operation 2358 'load' 'Layer2_Weights_CPU_load_105' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_108 : Operation 2359 [1/1] (1.67ns)   --->   "%empty_125 = add i13 %empty_16, i13 107" [cnn_lenet.cpp:50]   --->   Operation 2359 'add' 'empty_125' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2360 [1/1] (0.00ns)   --->   "%p_cast193 = zext i13 %empty_125" [cnn_lenet.cpp:50]   --->   Operation 2360 'zext' 'p_cast193' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_108 : Operation 2361 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_108 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast193" [cnn_lenet.cpp:50]   --->   Operation 2361 'getelementptr' 'Layer2_Weights_CPU_addr_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_108 : Operation 2362 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_108" [cnn_lenet.cpp:50]   --->   Operation 2362 'load' 'Layer2_Weights_CPU_load_106' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_108 : Operation 2363 [2/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul102_7" [cnn_lenet.cpp:59]   --->   Operation 2363 'fadd' 'somme_26' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2364 [1/2] (12.3ns)   --->   "%mul102_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %Layer2_Neurons_CPU_load_103" [cnn_lenet.cpp:59]   --->   Operation 2364 'fmul' 'mul102_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2365 [2/2] (12.3ns)   --->   "%mul122_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %Layer2_Neurons_CPU_load_104" [cnn_lenet.cpp:60]   --->   Operation 2365 'fmul' 'mul122_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 12.3>
ST_109 : Operation 2366 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_108" [cnn_lenet.cpp:50]   --->   Operation 2366 'load' 'Layer2_Weights_CPU_load_106' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_109 : Operation 2367 [1/1] (1.67ns)   --->   "%empty_126 = add i13 %empty_16, i13 108" [cnn_lenet.cpp:50]   --->   Operation 2367 'add' 'empty_126' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2368 [1/1] (0.00ns)   --->   "%p_cast194 = zext i13 %empty_126" [cnn_lenet.cpp:50]   --->   Operation 2368 'zext' 'p_cast194' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_109 : Operation 2369 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_109 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast194" [cnn_lenet.cpp:50]   --->   Operation 2369 'getelementptr' 'Layer2_Weights_CPU_addr_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_109 : Operation 2370 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_109" [cnn_lenet.cpp:50]   --->   Operation 2370 'load' 'Layer2_Weights_CPU_load_107' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_109 : Operation 2371 [1/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul102_7" [cnn_lenet.cpp:59]   --->   Operation 2371 'fadd' 'somme_26' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2372 [1/2] (12.3ns)   --->   "%mul122_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %Layer2_Neurons_CPU_load_104" [cnn_lenet.cpp:60]   --->   Operation 2372 'fmul' 'mul122_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2373 [2/2] (12.3ns)   --->   "%mul142_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %Layer2_Neurons_CPU_load_105" [cnn_lenet.cpp:61]   --->   Operation 2373 'fmul' 'mul142_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 12.3>
ST_110 : Operation 2374 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_109" [cnn_lenet.cpp:50]   --->   Operation 2374 'load' 'Layer2_Weights_CPU_load_107' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_110 : Operation 2375 [1/1] (1.67ns)   --->   "%empty_127 = add i13 %empty_16, i13 109" [cnn_lenet.cpp:50]   --->   Operation 2375 'add' 'empty_127' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2376 [1/1] (0.00ns)   --->   "%p_cast195 = zext i13 %empty_127" [cnn_lenet.cpp:50]   --->   Operation 2376 'zext' 'p_cast195' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_110 : Operation 2377 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_110 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast195" [cnn_lenet.cpp:50]   --->   Operation 2377 'getelementptr' 'Layer2_Weights_CPU_addr_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_110 : Operation 2378 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_110" [cnn_lenet.cpp:50]   --->   Operation 2378 'load' 'Layer2_Weights_CPU_load_108' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_110 : Operation 2379 [4/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul122_7" [cnn_lenet.cpp:60]   --->   Operation 2379 'fadd' 'somme_27' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2380 [1/2] (12.3ns)   --->   "%mul142_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %Layer2_Neurons_CPU_load_105" [cnn_lenet.cpp:61]   --->   Operation 2380 'fmul' 'mul142_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2381 [2/2] (12.3ns)   --->   "%mul162_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %Layer2_Neurons_CPU_load_106" [cnn_lenet.cpp:62]   --->   Operation 2381 'fmul' 'mul162_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 12.3>
ST_111 : Operation 2382 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_110" [cnn_lenet.cpp:50]   --->   Operation 2382 'load' 'Layer2_Weights_CPU_load_108' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_111 : Operation 2383 [1/1] (1.67ns)   --->   "%empty_128 = add i13 %empty_16, i13 110" [cnn_lenet.cpp:50]   --->   Operation 2383 'add' 'empty_128' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2384 [1/1] (0.00ns)   --->   "%p_cast196 = zext i13 %empty_128" [cnn_lenet.cpp:50]   --->   Operation 2384 'zext' 'p_cast196' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_111 : Operation 2385 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_111 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast196" [cnn_lenet.cpp:50]   --->   Operation 2385 'getelementptr' 'Layer2_Weights_CPU_addr_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_111 : Operation 2386 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_111" [cnn_lenet.cpp:50]   --->   Operation 2386 'load' 'Layer2_Weights_CPU_load_109' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_111 : Operation 2387 [3/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul122_7" [cnn_lenet.cpp:60]   --->   Operation 2387 'fadd' 'somme_27' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2388 [1/2] (12.3ns)   --->   "%mul162_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %Layer2_Neurons_CPU_load_106" [cnn_lenet.cpp:62]   --->   Operation 2388 'fmul' 'mul162_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2389 [2/2] (12.3ns)   --->   "%mul182_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %Layer2_Neurons_CPU_load_107" [cnn_lenet.cpp:63]   --->   Operation 2389 'fmul' 'mul182_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 12.3>
ST_112 : Operation 2390 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_111" [cnn_lenet.cpp:50]   --->   Operation 2390 'load' 'Layer2_Weights_CPU_load_109' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_112 : Operation 2391 [1/1] (1.67ns)   --->   "%empty_129 = add i13 %empty_16, i13 111" [cnn_lenet.cpp:50]   --->   Operation 2391 'add' 'empty_129' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2392 [1/1] (0.00ns)   --->   "%p_cast197 = zext i13 %empty_129" [cnn_lenet.cpp:50]   --->   Operation 2392 'zext' 'p_cast197' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_112 : Operation 2393 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_112 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast197" [cnn_lenet.cpp:50]   --->   Operation 2393 'getelementptr' 'Layer2_Weights_CPU_addr_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_112 : Operation 2394 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_112" [cnn_lenet.cpp:50]   --->   Operation 2394 'load' 'Layer2_Weights_CPU_load_110' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_112 : Operation 2395 [2/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul122_7" [cnn_lenet.cpp:60]   --->   Operation 2395 'fadd' 'somme_27' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2396 [1/2] (12.3ns)   --->   "%mul182_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %Layer2_Neurons_CPU_load_107" [cnn_lenet.cpp:63]   --->   Operation 2396 'fmul' 'mul182_3_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2397 [2/2] (12.3ns)   --->   "%mul82_3_3 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %Layer2_Neurons_CPU_load_108" [cnn_lenet.cpp:58]   --->   Operation 2397 'fmul' 'mul82_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 12.3>
ST_113 : Operation 2398 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_112" [cnn_lenet.cpp:50]   --->   Operation 2398 'load' 'Layer2_Weights_CPU_load_110' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_113 : Operation 2399 [1/1] (1.67ns)   --->   "%empty_130 = add i13 %empty_16, i13 112" [cnn_lenet.cpp:50]   --->   Operation 2399 'add' 'empty_130' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2400 [1/1] (0.00ns)   --->   "%p_cast198 = zext i13 %empty_130" [cnn_lenet.cpp:50]   --->   Operation 2400 'zext' 'p_cast198' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_113 : Operation 2401 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_113 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast198" [cnn_lenet.cpp:50]   --->   Operation 2401 'getelementptr' 'Layer2_Weights_CPU_addr_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_113 : Operation 2402 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_113" [cnn_lenet.cpp:50]   --->   Operation 2402 'load' 'Layer2_Weights_CPU_load_111' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_113 : Operation 2403 [1/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul122_7" [cnn_lenet.cpp:60]   --->   Operation 2403 'fadd' 'somme_27' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2404 [1/2] (12.3ns)   --->   "%mul82_3_3 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %Layer2_Neurons_CPU_load_108" [cnn_lenet.cpp:58]   --->   Operation 2404 'fmul' 'mul82_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2405 [2/2] (12.3ns)   --->   "%mul102_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %Layer2_Neurons_CPU_load_109" [cnn_lenet.cpp:59]   --->   Operation 2405 'fmul' 'mul102_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 12.3>
ST_114 : Operation 2406 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_113" [cnn_lenet.cpp:50]   --->   Operation 2406 'load' 'Layer2_Weights_CPU_load_111' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_114 : Operation 2407 [1/1] (1.67ns)   --->   "%empty_131 = add i13 %empty_16, i13 113" [cnn_lenet.cpp:50]   --->   Operation 2407 'add' 'empty_131' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2408 [1/1] (0.00ns)   --->   "%p_cast199 = zext i13 %empty_131" [cnn_lenet.cpp:50]   --->   Operation 2408 'zext' 'p_cast199' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_114 : Operation 2409 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_114 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast199" [cnn_lenet.cpp:50]   --->   Operation 2409 'getelementptr' 'Layer2_Weights_CPU_addr_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_114 : Operation 2410 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_114" [cnn_lenet.cpp:50]   --->   Operation 2410 'load' 'Layer2_Weights_CPU_load_112' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_114 : Operation 2411 [4/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul142_7" [cnn_lenet.cpp:61]   --->   Operation 2411 'fadd' 'somme_28' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2412 [1/2] (12.3ns)   --->   "%mul102_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %Layer2_Neurons_CPU_load_109" [cnn_lenet.cpp:59]   --->   Operation 2412 'fmul' 'mul102_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2413 [2/2] (12.3ns)   --->   "%mul122_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %Layer2_Neurons_CPU_load_110" [cnn_lenet.cpp:60]   --->   Operation 2413 'fmul' 'mul122_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 12.3>
ST_115 : Operation 2414 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_114" [cnn_lenet.cpp:50]   --->   Operation 2414 'load' 'Layer2_Weights_CPU_load_112' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_115 : Operation 2415 [1/1] (1.67ns)   --->   "%empty_132 = add i13 %empty_16, i13 114" [cnn_lenet.cpp:50]   --->   Operation 2415 'add' 'empty_132' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2416 [1/1] (0.00ns)   --->   "%p_cast200 = zext i13 %empty_132" [cnn_lenet.cpp:50]   --->   Operation 2416 'zext' 'p_cast200' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_115 : Operation 2417 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_115 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast200" [cnn_lenet.cpp:50]   --->   Operation 2417 'getelementptr' 'Layer2_Weights_CPU_addr_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_115 : Operation 2418 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_115" [cnn_lenet.cpp:50]   --->   Operation 2418 'load' 'Layer2_Weights_CPU_load_113' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_115 : Operation 2419 [3/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul142_7" [cnn_lenet.cpp:61]   --->   Operation 2419 'fadd' 'somme_28' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2420 [1/2] (12.3ns)   --->   "%mul122_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %Layer2_Neurons_CPU_load_110" [cnn_lenet.cpp:60]   --->   Operation 2420 'fmul' 'mul122_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2421 [2/2] (12.3ns)   --->   "%mul142_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %Layer2_Neurons_CPU_load_111" [cnn_lenet.cpp:61]   --->   Operation 2421 'fmul' 'mul142_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 12.3>
ST_116 : Operation 2422 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_115" [cnn_lenet.cpp:50]   --->   Operation 2422 'load' 'Layer2_Weights_CPU_load_113' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_116 : Operation 2423 [1/1] (1.67ns)   --->   "%empty_133 = add i13 %empty_16, i13 115" [cnn_lenet.cpp:50]   --->   Operation 2423 'add' 'empty_133' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2424 [1/1] (0.00ns)   --->   "%p_cast201 = zext i13 %empty_133" [cnn_lenet.cpp:50]   --->   Operation 2424 'zext' 'p_cast201' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_116 : Operation 2425 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_116 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast201" [cnn_lenet.cpp:50]   --->   Operation 2425 'getelementptr' 'Layer2_Weights_CPU_addr_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_116 : Operation 2426 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_116" [cnn_lenet.cpp:50]   --->   Operation 2426 'load' 'Layer2_Weights_CPU_load_114' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_116 : Operation 2427 [2/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul142_7" [cnn_lenet.cpp:61]   --->   Operation 2427 'fadd' 'somme_28' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2428 [1/2] (12.3ns)   --->   "%mul142_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %Layer2_Neurons_CPU_load_111" [cnn_lenet.cpp:61]   --->   Operation 2428 'fmul' 'mul142_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2429 [2/2] (12.3ns)   --->   "%mul162_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %Layer2_Neurons_CPU_load_112" [cnn_lenet.cpp:62]   --->   Operation 2429 'fmul' 'mul162_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 12.3>
ST_117 : Operation 2430 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_116" [cnn_lenet.cpp:50]   --->   Operation 2430 'load' 'Layer2_Weights_CPU_load_114' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_117 : Operation 2431 [1/1] (1.67ns)   --->   "%empty_134 = add i13 %empty_16, i13 116" [cnn_lenet.cpp:50]   --->   Operation 2431 'add' 'empty_134' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2432 [1/1] (0.00ns)   --->   "%p_cast202 = zext i13 %empty_134" [cnn_lenet.cpp:50]   --->   Operation 2432 'zext' 'p_cast202' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_117 : Operation 2433 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_117 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast202" [cnn_lenet.cpp:50]   --->   Operation 2433 'getelementptr' 'Layer2_Weights_CPU_addr_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_117 : Operation 2434 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_117" [cnn_lenet.cpp:50]   --->   Operation 2434 'load' 'Layer2_Weights_CPU_load_115' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_117 : Operation 2435 [1/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul142_7" [cnn_lenet.cpp:61]   --->   Operation 2435 'fadd' 'somme_28' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2436 [1/2] (12.3ns)   --->   "%mul162_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %Layer2_Neurons_CPU_load_112" [cnn_lenet.cpp:62]   --->   Operation 2436 'fmul' 'mul162_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2437 [2/2] (12.3ns)   --->   "%mul182_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %Layer2_Neurons_CPU_load_113" [cnn_lenet.cpp:63]   --->   Operation 2437 'fmul' 'mul182_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 12.3>
ST_118 : Operation 2438 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_117" [cnn_lenet.cpp:50]   --->   Operation 2438 'load' 'Layer2_Weights_CPU_load_115' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_118 : Operation 2439 [1/1] (1.67ns)   --->   "%empty_135 = add i13 %empty_16, i13 117" [cnn_lenet.cpp:50]   --->   Operation 2439 'add' 'empty_135' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2440 [1/1] (0.00ns)   --->   "%p_cast203 = zext i13 %empty_135" [cnn_lenet.cpp:50]   --->   Operation 2440 'zext' 'p_cast203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_118 : Operation 2441 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_118 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast203" [cnn_lenet.cpp:50]   --->   Operation 2441 'getelementptr' 'Layer2_Weights_CPU_addr_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_118 : Operation 2442 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_118" [cnn_lenet.cpp:50]   --->   Operation 2442 'load' 'Layer2_Weights_CPU_load_116' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_118 : Operation 2443 [4/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul162_7" [cnn_lenet.cpp:62]   --->   Operation 2443 'fadd' 'somme_29' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2444 [1/2] (12.3ns)   --->   "%mul182_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %Layer2_Neurons_CPU_load_113" [cnn_lenet.cpp:63]   --->   Operation 2444 'fmul' 'mul182_3_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2445 [2/2] (12.3ns)   --->   "%mul82_3_4 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %Layer2_Neurons_CPU_load_114" [cnn_lenet.cpp:58]   --->   Operation 2445 'fmul' 'mul82_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 12.3>
ST_119 : Operation 2446 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_118" [cnn_lenet.cpp:50]   --->   Operation 2446 'load' 'Layer2_Weights_CPU_load_116' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_119 : Operation 2447 [1/1] (1.67ns)   --->   "%empty_136 = add i13 %empty_16, i13 118" [cnn_lenet.cpp:50]   --->   Operation 2447 'add' 'empty_136' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2448 [1/1] (0.00ns)   --->   "%p_cast204 = zext i13 %empty_136" [cnn_lenet.cpp:50]   --->   Operation 2448 'zext' 'p_cast204' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_119 : Operation 2449 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_119 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast204" [cnn_lenet.cpp:50]   --->   Operation 2449 'getelementptr' 'Layer2_Weights_CPU_addr_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_119 : Operation 2450 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_119" [cnn_lenet.cpp:50]   --->   Operation 2450 'load' 'Layer2_Weights_CPU_load_117' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_119 : Operation 2451 [3/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul162_7" [cnn_lenet.cpp:62]   --->   Operation 2451 'fadd' 'somme_29' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2452 [1/2] (12.3ns)   --->   "%mul82_3_4 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %Layer2_Neurons_CPU_load_114" [cnn_lenet.cpp:58]   --->   Operation 2452 'fmul' 'mul82_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2453 [2/2] (12.3ns)   --->   "%mul102_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %Layer2_Neurons_CPU_load_115" [cnn_lenet.cpp:59]   --->   Operation 2453 'fmul' 'mul102_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 12.3>
ST_120 : Operation 2454 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_119" [cnn_lenet.cpp:50]   --->   Operation 2454 'load' 'Layer2_Weights_CPU_load_117' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_120 : Operation 2455 [1/1] (1.67ns)   --->   "%empty_137 = add i13 %empty_16, i13 119" [cnn_lenet.cpp:50]   --->   Operation 2455 'add' 'empty_137' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2456 [1/1] (0.00ns)   --->   "%p_cast205 = zext i13 %empty_137" [cnn_lenet.cpp:50]   --->   Operation 2456 'zext' 'p_cast205' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_120 : Operation 2457 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_120 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast205" [cnn_lenet.cpp:50]   --->   Operation 2457 'getelementptr' 'Layer2_Weights_CPU_addr_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_120 : Operation 2458 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_120" [cnn_lenet.cpp:50]   --->   Operation 2458 'load' 'Layer2_Weights_CPU_load_118' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_120 : Operation 2459 [2/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul162_7" [cnn_lenet.cpp:62]   --->   Operation 2459 'fadd' 'somme_29' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2460 [1/2] (12.3ns)   --->   "%mul102_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %Layer2_Neurons_CPU_load_115" [cnn_lenet.cpp:59]   --->   Operation 2460 'fmul' 'mul102_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2461 [2/2] (12.3ns)   --->   "%mul122_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %Layer2_Neurons_CPU_load_116" [cnn_lenet.cpp:60]   --->   Operation 2461 'fmul' 'mul122_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 12.3>
ST_121 : Operation 2462 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_120" [cnn_lenet.cpp:50]   --->   Operation 2462 'load' 'Layer2_Weights_CPU_load_118' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_121 : Operation 2463 [1/1] (1.67ns)   --->   "%empty_138 = add i13 %empty_16, i13 120" [cnn_lenet.cpp:50]   --->   Operation 2463 'add' 'empty_138' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2464 [1/1] (0.00ns)   --->   "%p_cast206 = zext i13 %empty_138" [cnn_lenet.cpp:50]   --->   Operation 2464 'zext' 'p_cast206' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_121 : Operation 2465 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_121 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast206" [cnn_lenet.cpp:50]   --->   Operation 2465 'getelementptr' 'Layer2_Weights_CPU_addr_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_121 : Operation 2466 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_121" [cnn_lenet.cpp:50]   --->   Operation 2466 'load' 'Layer2_Weights_CPU_load_119' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_121 : Operation 2467 [1/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul162_7" [cnn_lenet.cpp:62]   --->   Operation 2467 'fadd' 'somme_29' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2468 [1/2] (12.3ns)   --->   "%mul122_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %Layer2_Neurons_CPU_load_116" [cnn_lenet.cpp:60]   --->   Operation 2468 'fmul' 'mul122_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2469 [2/2] (12.3ns)   --->   "%mul142_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %Layer2_Neurons_CPU_load_117" [cnn_lenet.cpp:61]   --->   Operation 2469 'fmul' 'mul142_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 12.3>
ST_122 : Operation 2470 [1/1] (1.67ns)   --->   "%empty_19 = add i13 %empty_16, i13 121" [cnn_lenet.cpp:50]   --->   Operation 2470 'add' 'empty_19' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2471 [1/1] (0.00ns)   --->   "%p_cast87 = zext i13 %empty_19" [cnn_lenet.cpp:50]   --->   Operation 2471 'zext' 'p_cast87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_122 : Operation 2472 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_1 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast87" [cnn_lenet.cpp:50]   --->   Operation 2472 'getelementptr' 'Layer2_Weights_CPU_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_122 : Operation 2473 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_121" [cnn_lenet.cpp:50]   --->   Operation 2473 'load' 'Layer2_Weights_CPU_load_119' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_122 : Operation 2474 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_1" [cnn_lenet.cpp:50]   --->   Operation 2474 'load' 'Layer2_Weights_CPU_load_120' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_122 : Operation 2475 [4/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul182_7" [cnn_lenet.cpp:63]   --->   Operation 2475 'fadd' 'somme_30' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2476 [1/2] (12.3ns)   --->   "%mul142_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %Layer2_Neurons_CPU_load_117" [cnn_lenet.cpp:61]   --->   Operation 2476 'fmul' 'mul142_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2477 [2/2] (12.3ns)   --->   "%mul162_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %Layer2_Neurons_CPU_load_118" [cnn_lenet.cpp:62]   --->   Operation 2477 'fmul' 'mul162_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 12.3>
ST_123 : Operation 2478 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_1" [cnn_lenet.cpp:50]   --->   Operation 2478 'load' 'Layer2_Weights_CPU_load_120' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_123 : Operation 2479 [1/1] (1.67ns)   --->   "%empty_139 = add i13 %empty_16, i13 122" [cnn_lenet.cpp:50]   --->   Operation 2479 'add' 'empty_139' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2480 [1/1] (0.00ns)   --->   "%p_cast207 = zext i13 %empty_139" [cnn_lenet.cpp:50]   --->   Operation 2480 'zext' 'p_cast207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_123 : Operation 2481 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_122 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast207" [cnn_lenet.cpp:50]   --->   Operation 2481 'getelementptr' 'Layer2_Weights_CPU_addr_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_123 : Operation 2482 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_122" [cnn_lenet.cpp:50]   --->   Operation 2482 'load' 'Layer2_Weights_CPU_load_121' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_123 : Operation 2483 [3/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul182_7" [cnn_lenet.cpp:63]   --->   Operation 2483 'fadd' 'somme_30' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2484 [1/2] (12.3ns)   --->   "%mul162_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %Layer2_Neurons_CPU_load_118" [cnn_lenet.cpp:62]   --->   Operation 2484 'fmul' 'mul162_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2485 [2/2] (12.3ns)   --->   "%mul182_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %Layer2_Neurons_CPU_load_119" [cnn_lenet.cpp:63]   --->   Operation 2485 'fmul' 'mul182_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 12.3>
ST_124 : Operation 2486 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_122" [cnn_lenet.cpp:50]   --->   Operation 2486 'load' 'Layer2_Weights_CPU_load_121' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_124 : Operation 2487 [1/1] (1.67ns)   --->   "%empty_140 = add i13 %empty_16, i13 123" [cnn_lenet.cpp:50]   --->   Operation 2487 'add' 'empty_140' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2488 [1/1] (0.00ns)   --->   "%p_cast208 = zext i13 %empty_140" [cnn_lenet.cpp:50]   --->   Operation 2488 'zext' 'p_cast208' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_124 : Operation 2489 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_123 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast208" [cnn_lenet.cpp:50]   --->   Operation 2489 'getelementptr' 'Layer2_Weights_CPU_addr_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_124 : Operation 2490 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_123" [cnn_lenet.cpp:50]   --->   Operation 2490 'load' 'Layer2_Weights_CPU_load_122' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_124 : Operation 2491 [2/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul182_7" [cnn_lenet.cpp:63]   --->   Operation 2491 'fadd' 'somme_30' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2492 [1/2] (12.3ns)   --->   "%mul182_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %Layer2_Neurons_CPU_load_119" [cnn_lenet.cpp:63]   --->   Operation 2492 'fmul' 'mul182_3_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2493 [2/2] (12.3ns)   --->   "%mul82_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %Layer2_Neurons_CPU_load_120" [cnn_lenet.cpp:58]   --->   Operation 2493 'fmul' 'mul82_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 12.3>
ST_125 : Operation 2494 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_123" [cnn_lenet.cpp:50]   --->   Operation 2494 'load' 'Layer2_Weights_CPU_load_122' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_125 : Operation 2495 [1/1] (1.67ns)   --->   "%empty_141 = add i13 %empty_16, i13 124" [cnn_lenet.cpp:50]   --->   Operation 2495 'add' 'empty_141' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2496 [1/1] (0.00ns)   --->   "%p_cast209 = zext i13 %empty_141" [cnn_lenet.cpp:50]   --->   Operation 2496 'zext' 'p_cast209' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_125 : Operation 2497 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_124 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast209" [cnn_lenet.cpp:50]   --->   Operation 2497 'getelementptr' 'Layer2_Weights_CPU_addr_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_125 : Operation 2498 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_124" [cnn_lenet.cpp:50]   --->   Operation 2498 'load' 'Layer2_Weights_CPU_load_123' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_125 : Operation 2499 [1/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul182_7" [cnn_lenet.cpp:63]   --->   Operation 2499 'fadd' 'somme_30' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2500 [1/2] (12.3ns)   --->   "%mul82_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %Layer2_Neurons_CPU_load_120" [cnn_lenet.cpp:58]   --->   Operation 2500 'fmul' 'mul82_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2501 [2/2] (12.3ns)   --->   "%mul102_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %Layer2_Neurons_CPU_load_121" [cnn_lenet.cpp:59]   --->   Operation 2501 'fmul' 'mul102_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 12.3>
ST_126 : Operation 2502 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_124" [cnn_lenet.cpp:50]   --->   Operation 2502 'load' 'Layer2_Weights_CPU_load_123' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_126 : Operation 2503 [1/1] (1.67ns)   --->   "%empty_142 = add i13 %empty_16, i13 125" [cnn_lenet.cpp:50]   --->   Operation 2503 'add' 'empty_142' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2504 [1/1] (0.00ns)   --->   "%p_cast210 = zext i13 %empty_142" [cnn_lenet.cpp:50]   --->   Operation 2504 'zext' 'p_cast210' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_126 : Operation 2505 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_125 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast210" [cnn_lenet.cpp:50]   --->   Operation 2505 'getelementptr' 'Layer2_Weights_CPU_addr_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_126 : Operation 2506 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_125" [cnn_lenet.cpp:50]   --->   Operation 2506 'load' 'Layer2_Weights_CPU_load_124' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_126 : Operation 2507 [4/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul82_1" [cnn_lenet.cpp:58]   --->   Operation 2507 'fadd' 'somme_31' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2508 [1/2] (12.3ns)   --->   "%mul102_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %Layer2_Neurons_CPU_load_121" [cnn_lenet.cpp:59]   --->   Operation 2508 'fmul' 'mul102_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2509 [2/2] (12.3ns)   --->   "%mul122_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %Layer2_Neurons_CPU_load_122" [cnn_lenet.cpp:60]   --->   Operation 2509 'fmul' 'mul122_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 12.3>
ST_127 : Operation 2510 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_125" [cnn_lenet.cpp:50]   --->   Operation 2510 'load' 'Layer2_Weights_CPU_load_124' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_127 : Operation 2511 [1/1] (1.67ns)   --->   "%empty_143 = add i13 %empty_16, i13 126" [cnn_lenet.cpp:50]   --->   Operation 2511 'add' 'empty_143' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2512 [1/1] (0.00ns)   --->   "%p_cast211 = zext i13 %empty_143" [cnn_lenet.cpp:50]   --->   Operation 2512 'zext' 'p_cast211' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_127 : Operation 2513 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_126 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast211" [cnn_lenet.cpp:50]   --->   Operation 2513 'getelementptr' 'Layer2_Weights_CPU_addr_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_127 : Operation 2514 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_126" [cnn_lenet.cpp:50]   --->   Operation 2514 'load' 'Layer2_Weights_CPU_load_125' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_127 : Operation 2515 [3/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul82_1" [cnn_lenet.cpp:58]   --->   Operation 2515 'fadd' 'somme_31' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2516 [1/2] (12.3ns)   --->   "%mul122_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %Layer2_Neurons_CPU_load_122" [cnn_lenet.cpp:60]   --->   Operation 2516 'fmul' 'mul122_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2517 [2/2] (12.3ns)   --->   "%mul142_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %Layer2_Neurons_CPU_load_123" [cnn_lenet.cpp:61]   --->   Operation 2517 'fmul' 'mul142_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 12.3>
ST_128 : Operation 2518 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_126" [cnn_lenet.cpp:50]   --->   Operation 2518 'load' 'Layer2_Weights_CPU_load_125' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_128 : Operation 2519 [1/1] (1.67ns)   --->   "%empty_144 = add i13 %empty_16, i13 127" [cnn_lenet.cpp:50]   --->   Operation 2519 'add' 'empty_144' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2520 [1/1] (0.00ns)   --->   "%p_cast212 = zext i13 %empty_144" [cnn_lenet.cpp:50]   --->   Operation 2520 'zext' 'p_cast212' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_128 : Operation 2521 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_127 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast212" [cnn_lenet.cpp:50]   --->   Operation 2521 'getelementptr' 'Layer2_Weights_CPU_addr_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_128 : Operation 2522 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_127" [cnn_lenet.cpp:50]   --->   Operation 2522 'load' 'Layer2_Weights_CPU_load_126' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_128 : Operation 2523 [2/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul82_1" [cnn_lenet.cpp:58]   --->   Operation 2523 'fadd' 'somme_31' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2524 [1/2] (12.3ns)   --->   "%mul142_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %Layer2_Neurons_CPU_load_123" [cnn_lenet.cpp:61]   --->   Operation 2524 'fmul' 'mul142_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2525 [2/2] (12.3ns)   --->   "%mul162_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %Layer2_Neurons_CPU_load_124" [cnn_lenet.cpp:62]   --->   Operation 2525 'fmul' 'mul162_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 12.3>
ST_129 : Operation 2526 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_127" [cnn_lenet.cpp:50]   --->   Operation 2526 'load' 'Layer2_Weights_CPU_load_126' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_129 : Operation 2527 [1/1] (1.67ns)   --->   "%empty_145 = add i13 %empty_16, i13 128" [cnn_lenet.cpp:50]   --->   Operation 2527 'add' 'empty_145' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2528 [1/1] (0.00ns)   --->   "%p_cast213 = zext i13 %empty_145" [cnn_lenet.cpp:50]   --->   Operation 2528 'zext' 'p_cast213' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_129 : Operation 2529 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_128 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast213" [cnn_lenet.cpp:50]   --->   Operation 2529 'getelementptr' 'Layer2_Weights_CPU_addr_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_129 : Operation 2530 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_128" [cnn_lenet.cpp:50]   --->   Operation 2530 'load' 'Layer2_Weights_CPU_load_127' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_129 : Operation 2531 [1/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul82_1" [cnn_lenet.cpp:58]   --->   Operation 2531 'fadd' 'somme_31' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2532 [1/2] (12.3ns)   --->   "%mul162_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %Layer2_Neurons_CPU_load_124" [cnn_lenet.cpp:62]   --->   Operation 2532 'fmul' 'mul162_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2533 [2/2] (12.3ns)   --->   "%mul182_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %Layer2_Neurons_CPU_load_125" [cnn_lenet.cpp:63]   --->   Operation 2533 'fmul' 'mul182_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 12.3>
ST_130 : Operation 2534 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_128" [cnn_lenet.cpp:50]   --->   Operation 2534 'load' 'Layer2_Weights_CPU_load_127' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_130 : Operation 2535 [1/1] (1.67ns)   --->   "%empty_146 = add i13 %empty_16, i13 129" [cnn_lenet.cpp:50]   --->   Operation 2535 'add' 'empty_146' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2536 [1/1] (0.00ns)   --->   "%p_cast214 = zext i13 %empty_146" [cnn_lenet.cpp:50]   --->   Operation 2536 'zext' 'p_cast214' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_130 : Operation 2537 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_129 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast214" [cnn_lenet.cpp:50]   --->   Operation 2537 'getelementptr' 'Layer2_Weights_CPU_addr_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_130 : Operation 2538 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_129" [cnn_lenet.cpp:50]   --->   Operation 2538 'load' 'Layer2_Weights_CPU_load_128' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_130 : Operation 2539 [4/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul102_1" [cnn_lenet.cpp:59]   --->   Operation 2539 'fadd' 'somme_32' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2540 [1/2] (12.3ns)   --->   "%mul182_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %Layer2_Neurons_CPU_load_125" [cnn_lenet.cpp:63]   --->   Operation 2540 'fmul' 'mul182_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2541 [2/2] (12.3ns)   --->   "%mul82_4_1 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %Layer2_Neurons_CPU_load_126" [cnn_lenet.cpp:58]   --->   Operation 2541 'fmul' 'mul82_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 12.3>
ST_131 : Operation 2542 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_129" [cnn_lenet.cpp:50]   --->   Operation 2542 'load' 'Layer2_Weights_CPU_load_128' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_131 : Operation 2543 [1/1] (1.67ns)   --->   "%empty_147 = add i13 %empty_16, i13 130" [cnn_lenet.cpp:50]   --->   Operation 2543 'add' 'empty_147' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2544 [1/1] (0.00ns)   --->   "%p_cast215 = zext i13 %empty_147" [cnn_lenet.cpp:50]   --->   Operation 2544 'zext' 'p_cast215' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_131 : Operation 2545 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_130 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast215" [cnn_lenet.cpp:50]   --->   Operation 2545 'getelementptr' 'Layer2_Weights_CPU_addr_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_131 : Operation 2546 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_130" [cnn_lenet.cpp:50]   --->   Operation 2546 'load' 'Layer2_Weights_CPU_load_129' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_131 : Operation 2547 [3/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul102_1" [cnn_lenet.cpp:59]   --->   Operation 2547 'fadd' 'somme_32' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2548 [1/2] (12.3ns)   --->   "%mul82_4_1 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %Layer2_Neurons_CPU_load_126" [cnn_lenet.cpp:58]   --->   Operation 2548 'fmul' 'mul82_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2549 [2/2] (12.3ns)   --->   "%mul102_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %Layer2_Neurons_CPU_load_127" [cnn_lenet.cpp:59]   --->   Operation 2549 'fmul' 'mul102_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 12.3>
ST_132 : Operation 2550 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_130" [cnn_lenet.cpp:50]   --->   Operation 2550 'load' 'Layer2_Weights_CPU_load_129' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_132 : Operation 2551 [1/1] (1.67ns)   --->   "%empty_148 = add i13 %empty_16, i13 131" [cnn_lenet.cpp:50]   --->   Operation 2551 'add' 'empty_148' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2552 [1/1] (0.00ns)   --->   "%p_cast216 = zext i13 %empty_148" [cnn_lenet.cpp:50]   --->   Operation 2552 'zext' 'p_cast216' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_132 : Operation 2553 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_131 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast216" [cnn_lenet.cpp:50]   --->   Operation 2553 'getelementptr' 'Layer2_Weights_CPU_addr_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_132 : Operation 2554 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_131" [cnn_lenet.cpp:50]   --->   Operation 2554 'load' 'Layer2_Weights_CPU_load_130' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_132 : Operation 2555 [2/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul102_1" [cnn_lenet.cpp:59]   --->   Operation 2555 'fadd' 'somme_32' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2556 [1/2] (12.3ns)   --->   "%mul102_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %Layer2_Neurons_CPU_load_127" [cnn_lenet.cpp:59]   --->   Operation 2556 'fmul' 'mul102_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2557 [2/2] (12.3ns)   --->   "%mul122_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %Layer2_Neurons_CPU_load_128" [cnn_lenet.cpp:60]   --->   Operation 2557 'fmul' 'mul122_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 12.3>
ST_133 : Operation 2558 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_131" [cnn_lenet.cpp:50]   --->   Operation 2558 'load' 'Layer2_Weights_CPU_load_130' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_133 : Operation 2559 [1/1] (1.67ns)   --->   "%empty_149 = add i13 %empty_16, i13 132" [cnn_lenet.cpp:50]   --->   Operation 2559 'add' 'empty_149' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2560 [1/1] (0.00ns)   --->   "%p_cast217 = zext i13 %empty_149" [cnn_lenet.cpp:50]   --->   Operation 2560 'zext' 'p_cast217' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_133 : Operation 2561 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_132 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast217" [cnn_lenet.cpp:50]   --->   Operation 2561 'getelementptr' 'Layer2_Weights_CPU_addr_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_133 : Operation 2562 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_132" [cnn_lenet.cpp:50]   --->   Operation 2562 'load' 'Layer2_Weights_CPU_load_131' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_133 : Operation 2563 [1/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul102_1" [cnn_lenet.cpp:59]   --->   Operation 2563 'fadd' 'somme_32' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2564 [1/2] (12.3ns)   --->   "%mul122_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %Layer2_Neurons_CPU_load_128" [cnn_lenet.cpp:60]   --->   Operation 2564 'fmul' 'mul122_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2565 [2/2] (12.3ns)   --->   "%mul142_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %Layer2_Neurons_CPU_load_129" [cnn_lenet.cpp:61]   --->   Operation 2565 'fmul' 'mul142_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 12.3>
ST_134 : Operation 2566 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_132" [cnn_lenet.cpp:50]   --->   Operation 2566 'load' 'Layer2_Weights_CPU_load_131' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_134 : Operation 2567 [1/1] (1.67ns)   --->   "%empty_150 = add i13 %empty_16, i13 133" [cnn_lenet.cpp:50]   --->   Operation 2567 'add' 'empty_150' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2568 [1/1] (0.00ns)   --->   "%p_cast218 = zext i13 %empty_150" [cnn_lenet.cpp:50]   --->   Operation 2568 'zext' 'p_cast218' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_134 : Operation 2569 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_133 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast218" [cnn_lenet.cpp:50]   --->   Operation 2569 'getelementptr' 'Layer2_Weights_CPU_addr_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_134 : Operation 2570 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_133" [cnn_lenet.cpp:50]   --->   Operation 2570 'load' 'Layer2_Weights_CPU_load_132' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_134 : Operation 2571 [4/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul122_1" [cnn_lenet.cpp:60]   --->   Operation 2571 'fadd' 'somme_33' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2572 [1/2] (12.3ns)   --->   "%mul142_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %Layer2_Neurons_CPU_load_129" [cnn_lenet.cpp:61]   --->   Operation 2572 'fmul' 'mul142_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2573 [2/2] (12.3ns)   --->   "%mul162_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %Layer2_Neurons_CPU_load_130" [cnn_lenet.cpp:62]   --->   Operation 2573 'fmul' 'mul162_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 12.3>
ST_135 : Operation 2574 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_133" [cnn_lenet.cpp:50]   --->   Operation 2574 'load' 'Layer2_Weights_CPU_load_132' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_135 : Operation 2575 [1/1] (1.67ns)   --->   "%empty_151 = add i13 %empty_16, i13 134" [cnn_lenet.cpp:50]   --->   Operation 2575 'add' 'empty_151' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2576 [1/1] (0.00ns)   --->   "%p_cast219 = zext i13 %empty_151" [cnn_lenet.cpp:50]   --->   Operation 2576 'zext' 'p_cast219' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_135 : Operation 2577 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_134 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast219" [cnn_lenet.cpp:50]   --->   Operation 2577 'getelementptr' 'Layer2_Weights_CPU_addr_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_135 : Operation 2578 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_134" [cnn_lenet.cpp:50]   --->   Operation 2578 'load' 'Layer2_Weights_CPU_load_133' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_135 : Operation 2579 [3/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul122_1" [cnn_lenet.cpp:60]   --->   Operation 2579 'fadd' 'somme_33' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2580 [1/2] (12.3ns)   --->   "%mul162_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %Layer2_Neurons_CPU_load_130" [cnn_lenet.cpp:62]   --->   Operation 2580 'fmul' 'mul162_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2581 [2/2] (12.3ns)   --->   "%mul182_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %Layer2_Neurons_CPU_load_131" [cnn_lenet.cpp:63]   --->   Operation 2581 'fmul' 'mul182_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 12.3>
ST_136 : Operation 2582 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_134" [cnn_lenet.cpp:50]   --->   Operation 2582 'load' 'Layer2_Weights_CPU_load_133' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_136 : Operation 2583 [1/1] (1.67ns)   --->   "%empty_152 = add i13 %empty_16, i13 135" [cnn_lenet.cpp:50]   --->   Operation 2583 'add' 'empty_152' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2584 [1/1] (0.00ns)   --->   "%p_cast220 = zext i13 %empty_152" [cnn_lenet.cpp:50]   --->   Operation 2584 'zext' 'p_cast220' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 2585 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_135 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast220" [cnn_lenet.cpp:50]   --->   Operation 2585 'getelementptr' 'Layer2_Weights_CPU_addr_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_136 : Operation 2586 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_135" [cnn_lenet.cpp:50]   --->   Operation 2586 'load' 'Layer2_Weights_CPU_load_134' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_136 : Operation 2587 [2/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul122_1" [cnn_lenet.cpp:60]   --->   Operation 2587 'fadd' 'somme_33' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2588 [1/2] (12.3ns)   --->   "%mul182_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %Layer2_Neurons_CPU_load_131" [cnn_lenet.cpp:63]   --->   Operation 2588 'fmul' 'mul182_4_1' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2589 [2/2] (12.3ns)   --->   "%mul82_4_2 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %Layer2_Neurons_CPU_load_132" [cnn_lenet.cpp:58]   --->   Operation 2589 'fmul' 'mul82_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 12.3>
ST_137 : Operation 2590 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_135" [cnn_lenet.cpp:50]   --->   Operation 2590 'load' 'Layer2_Weights_CPU_load_134' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_137 : Operation 2591 [1/1] (1.67ns)   --->   "%empty_153 = add i13 %empty_16, i13 136" [cnn_lenet.cpp:50]   --->   Operation 2591 'add' 'empty_153' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2592 [1/1] (0.00ns)   --->   "%p_cast221 = zext i13 %empty_153" [cnn_lenet.cpp:50]   --->   Operation 2592 'zext' 'p_cast221' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_137 : Operation 2593 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_136 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast221" [cnn_lenet.cpp:50]   --->   Operation 2593 'getelementptr' 'Layer2_Weights_CPU_addr_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_137 : Operation 2594 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_136" [cnn_lenet.cpp:50]   --->   Operation 2594 'load' 'Layer2_Weights_CPU_load_135' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_137 : Operation 2595 [1/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul122_1" [cnn_lenet.cpp:60]   --->   Operation 2595 'fadd' 'somme_33' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2596 [1/2] (12.3ns)   --->   "%mul82_4_2 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %Layer2_Neurons_CPU_load_132" [cnn_lenet.cpp:58]   --->   Operation 2596 'fmul' 'mul82_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2597 [2/2] (12.3ns)   --->   "%mul102_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %Layer2_Neurons_CPU_load_133" [cnn_lenet.cpp:59]   --->   Operation 2597 'fmul' 'mul102_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 12.3>
ST_138 : Operation 2598 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_136" [cnn_lenet.cpp:50]   --->   Operation 2598 'load' 'Layer2_Weights_CPU_load_135' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_138 : Operation 2599 [1/1] (1.67ns)   --->   "%empty_154 = add i13 %empty_16, i13 137" [cnn_lenet.cpp:50]   --->   Operation 2599 'add' 'empty_154' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2600 [1/1] (0.00ns)   --->   "%p_cast222 = zext i13 %empty_154" [cnn_lenet.cpp:50]   --->   Operation 2600 'zext' 'p_cast222' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_138 : Operation 2601 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_137 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast222" [cnn_lenet.cpp:50]   --->   Operation 2601 'getelementptr' 'Layer2_Weights_CPU_addr_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_138 : Operation 2602 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_137" [cnn_lenet.cpp:50]   --->   Operation 2602 'load' 'Layer2_Weights_CPU_load_136' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_138 : Operation 2603 [4/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul142_1" [cnn_lenet.cpp:61]   --->   Operation 2603 'fadd' 'somme_34' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2604 [1/2] (12.3ns)   --->   "%mul102_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %Layer2_Neurons_CPU_load_133" [cnn_lenet.cpp:59]   --->   Operation 2604 'fmul' 'mul102_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2605 [2/2] (12.3ns)   --->   "%mul122_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %Layer2_Neurons_CPU_load_134" [cnn_lenet.cpp:60]   --->   Operation 2605 'fmul' 'mul122_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 12.3>
ST_139 : Operation 2606 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_137" [cnn_lenet.cpp:50]   --->   Operation 2606 'load' 'Layer2_Weights_CPU_load_136' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_139 : Operation 2607 [1/1] (1.67ns)   --->   "%empty_155 = add i13 %empty_16, i13 138" [cnn_lenet.cpp:50]   --->   Operation 2607 'add' 'empty_155' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2608 [1/1] (0.00ns)   --->   "%p_cast223 = zext i13 %empty_155" [cnn_lenet.cpp:50]   --->   Operation 2608 'zext' 'p_cast223' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_139 : Operation 2609 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_138 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast223" [cnn_lenet.cpp:50]   --->   Operation 2609 'getelementptr' 'Layer2_Weights_CPU_addr_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_139 : Operation 2610 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_138" [cnn_lenet.cpp:50]   --->   Operation 2610 'load' 'Layer2_Weights_CPU_load_137' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_139 : Operation 2611 [3/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul142_1" [cnn_lenet.cpp:61]   --->   Operation 2611 'fadd' 'somme_34' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2612 [1/2] (12.3ns)   --->   "%mul122_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %Layer2_Neurons_CPU_load_134" [cnn_lenet.cpp:60]   --->   Operation 2612 'fmul' 'mul122_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2613 [2/2] (12.3ns)   --->   "%mul142_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %Layer2_Neurons_CPU_load_135" [cnn_lenet.cpp:61]   --->   Operation 2613 'fmul' 'mul142_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 12.3>
ST_140 : Operation 2614 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_138" [cnn_lenet.cpp:50]   --->   Operation 2614 'load' 'Layer2_Weights_CPU_load_137' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_140 : Operation 2615 [1/1] (1.67ns)   --->   "%empty_156 = add i13 %empty_16, i13 139" [cnn_lenet.cpp:50]   --->   Operation 2615 'add' 'empty_156' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2616 [1/1] (0.00ns)   --->   "%p_cast224 = zext i13 %empty_156" [cnn_lenet.cpp:50]   --->   Operation 2616 'zext' 'p_cast224' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_140 : Operation 2617 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_139 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast224" [cnn_lenet.cpp:50]   --->   Operation 2617 'getelementptr' 'Layer2_Weights_CPU_addr_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_140 : Operation 2618 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_139" [cnn_lenet.cpp:50]   --->   Operation 2618 'load' 'Layer2_Weights_CPU_load_138' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_140 : Operation 2619 [2/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul142_1" [cnn_lenet.cpp:61]   --->   Operation 2619 'fadd' 'somme_34' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2620 [1/2] (12.3ns)   --->   "%mul142_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %Layer2_Neurons_CPU_load_135" [cnn_lenet.cpp:61]   --->   Operation 2620 'fmul' 'mul142_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2621 [2/2] (12.3ns)   --->   "%mul162_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %Layer2_Neurons_CPU_load_136" [cnn_lenet.cpp:62]   --->   Operation 2621 'fmul' 'mul162_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 12.3>
ST_141 : Operation 2622 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_139" [cnn_lenet.cpp:50]   --->   Operation 2622 'load' 'Layer2_Weights_CPU_load_138' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_141 : Operation 2623 [1/1] (1.67ns)   --->   "%empty_157 = add i13 %empty_16, i13 140" [cnn_lenet.cpp:50]   --->   Operation 2623 'add' 'empty_157' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2624 [1/1] (0.00ns)   --->   "%p_cast225 = zext i13 %empty_157" [cnn_lenet.cpp:50]   --->   Operation 2624 'zext' 'p_cast225' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_141 : Operation 2625 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_140 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast225" [cnn_lenet.cpp:50]   --->   Operation 2625 'getelementptr' 'Layer2_Weights_CPU_addr_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_141 : Operation 2626 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_140" [cnn_lenet.cpp:50]   --->   Operation 2626 'load' 'Layer2_Weights_CPU_load_139' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_141 : Operation 2627 [1/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul142_1" [cnn_lenet.cpp:61]   --->   Operation 2627 'fadd' 'somme_34' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2628 [1/2] (12.3ns)   --->   "%mul162_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %Layer2_Neurons_CPU_load_136" [cnn_lenet.cpp:62]   --->   Operation 2628 'fmul' 'mul162_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2629 [2/2] (12.3ns)   --->   "%mul182_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %Layer2_Neurons_CPU_load_137" [cnn_lenet.cpp:63]   --->   Operation 2629 'fmul' 'mul182_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 12.3>
ST_142 : Operation 2630 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_140" [cnn_lenet.cpp:50]   --->   Operation 2630 'load' 'Layer2_Weights_CPU_load_139' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_142 : Operation 2631 [1/1] (1.67ns)   --->   "%empty_158 = add i13 %empty_16, i13 141" [cnn_lenet.cpp:50]   --->   Operation 2631 'add' 'empty_158' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2632 [1/1] (0.00ns)   --->   "%p_cast226 = zext i13 %empty_158" [cnn_lenet.cpp:50]   --->   Operation 2632 'zext' 'p_cast226' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_142 : Operation 2633 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_141 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast226" [cnn_lenet.cpp:50]   --->   Operation 2633 'getelementptr' 'Layer2_Weights_CPU_addr_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_142 : Operation 2634 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_141" [cnn_lenet.cpp:50]   --->   Operation 2634 'load' 'Layer2_Weights_CPU_load_140' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_142 : Operation 2635 [4/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul162_1" [cnn_lenet.cpp:62]   --->   Operation 2635 'fadd' 'somme_35' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2636 [1/2] (12.3ns)   --->   "%mul182_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %Layer2_Neurons_CPU_load_137" [cnn_lenet.cpp:63]   --->   Operation 2636 'fmul' 'mul182_4_2' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2637 [2/2] (12.3ns)   --->   "%mul82_4_3 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %Layer2_Neurons_CPU_load_138" [cnn_lenet.cpp:58]   --->   Operation 2637 'fmul' 'mul82_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 12.3>
ST_143 : Operation 2638 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_141" [cnn_lenet.cpp:50]   --->   Operation 2638 'load' 'Layer2_Weights_CPU_load_140' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_143 : Operation 2639 [1/1] (1.67ns)   --->   "%empty_159 = add i13 %empty_16, i13 142" [cnn_lenet.cpp:50]   --->   Operation 2639 'add' 'empty_159' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2640 [1/1] (0.00ns)   --->   "%p_cast227 = zext i13 %empty_159" [cnn_lenet.cpp:50]   --->   Operation 2640 'zext' 'p_cast227' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_143 : Operation 2641 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_142 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast227" [cnn_lenet.cpp:50]   --->   Operation 2641 'getelementptr' 'Layer2_Weights_CPU_addr_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_143 : Operation 2642 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_142" [cnn_lenet.cpp:50]   --->   Operation 2642 'load' 'Layer2_Weights_CPU_load_141' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_143 : Operation 2643 [3/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul162_1" [cnn_lenet.cpp:62]   --->   Operation 2643 'fadd' 'somme_35' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2644 [1/2] (12.3ns)   --->   "%mul82_4_3 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %Layer2_Neurons_CPU_load_138" [cnn_lenet.cpp:58]   --->   Operation 2644 'fmul' 'mul82_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2645 [2/2] (12.3ns)   --->   "%mul102_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %Layer2_Neurons_CPU_load_139" [cnn_lenet.cpp:59]   --->   Operation 2645 'fmul' 'mul102_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 12.3>
ST_144 : Operation 2646 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_142" [cnn_lenet.cpp:50]   --->   Operation 2646 'load' 'Layer2_Weights_CPU_load_141' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_144 : Operation 2647 [1/1] (1.67ns)   --->   "%empty_160 = add i13 %empty_16, i13 143" [cnn_lenet.cpp:50]   --->   Operation 2647 'add' 'empty_160' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2648 [1/1] (0.00ns)   --->   "%p_cast228 = zext i13 %empty_160" [cnn_lenet.cpp:50]   --->   Operation 2648 'zext' 'p_cast228' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_144 : Operation 2649 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_143 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast228" [cnn_lenet.cpp:50]   --->   Operation 2649 'getelementptr' 'Layer2_Weights_CPU_addr_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_144 : Operation 2650 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_143" [cnn_lenet.cpp:50]   --->   Operation 2650 'load' 'Layer2_Weights_CPU_load_142' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_144 : Operation 2651 [2/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul162_1" [cnn_lenet.cpp:62]   --->   Operation 2651 'fadd' 'somme_35' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2652 [1/2] (12.3ns)   --->   "%mul102_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %Layer2_Neurons_CPU_load_139" [cnn_lenet.cpp:59]   --->   Operation 2652 'fmul' 'mul102_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2653 [2/2] (12.3ns)   --->   "%mul122_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %Layer2_Neurons_CPU_load_140" [cnn_lenet.cpp:60]   --->   Operation 2653 'fmul' 'mul122_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 12.3>
ST_145 : Operation 2654 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_143" [cnn_lenet.cpp:50]   --->   Operation 2654 'load' 'Layer2_Weights_CPU_load_142' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_145 : Operation 2655 [1/1] (1.67ns)   --->   "%empty_161 = add i13 %empty_16, i13 144" [cnn_lenet.cpp:50]   --->   Operation 2655 'add' 'empty_161' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2656 [1/1] (0.00ns)   --->   "%p_cast229 = zext i13 %empty_161" [cnn_lenet.cpp:50]   --->   Operation 2656 'zext' 'p_cast229' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_145 : Operation 2657 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_144 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast229" [cnn_lenet.cpp:50]   --->   Operation 2657 'getelementptr' 'Layer2_Weights_CPU_addr_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_145 : Operation 2658 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_144" [cnn_lenet.cpp:50]   --->   Operation 2658 'load' 'Layer2_Weights_CPU_load_143' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_145 : Operation 2659 [1/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul162_1" [cnn_lenet.cpp:62]   --->   Operation 2659 'fadd' 'somme_35' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2660 [1/2] (12.3ns)   --->   "%mul122_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %Layer2_Neurons_CPU_load_140" [cnn_lenet.cpp:60]   --->   Operation 2660 'fmul' 'mul122_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2661 [2/2] (12.3ns)   --->   "%mul142_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %Layer2_Neurons_CPU_load_141" [cnn_lenet.cpp:61]   --->   Operation 2661 'fmul' 'mul142_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 12.3>
ST_146 : Operation 2662 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_144" [cnn_lenet.cpp:50]   --->   Operation 2662 'load' 'Layer2_Weights_CPU_load_143' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_146 : Operation 2663 [1/1] (1.67ns)   --->   "%empty_162 = add i13 %empty_16, i13 145" [cnn_lenet.cpp:50]   --->   Operation 2663 'add' 'empty_162' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2664 [1/1] (0.00ns)   --->   "%p_cast230 = zext i13 %empty_162" [cnn_lenet.cpp:50]   --->   Operation 2664 'zext' 'p_cast230' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_146 : Operation 2665 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_145 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast230" [cnn_lenet.cpp:50]   --->   Operation 2665 'getelementptr' 'Layer2_Weights_CPU_addr_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_146 : Operation 2666 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_145" [cnn_lenet.cpp:50]   --->   Operation 2666 'load' 'Layer2_Weights_CPU_load_144' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_146 : Operation 2667 [4/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul182_1" [cnn_lenet.cpp:63]   --->   Operation 2667 'fadd' 'somme_36' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2668 [1/2] (12.3ns)   --->   "%mul142_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %Layer2_Neurons_CPU_load_141" [cnn_lenet.cpp:61]   --->   Operation 2668 'fmul' 'mul142_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2669 [2/2] (12.3ns)   --->   "%mul162_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %Layer2_Neurons_CPU_load_142" [cnn_lenet.cpp:62]   --->   Operation 2669 'fmul' 'mul162_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 12.3>
ST_147 : Operation 2670 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_145" [cnn_lenet.cpp:50]   --->   Operation 2670 'load' 'Layer2_Weights_CPU_load_144' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_147 : Operation 2671 [1/1] (1.67ns)   --->   "%empty_163 = add i13 %empty_16, i13 146" [cnn_lenet.cpp:50]   --->   Operation 2671 'add' 'empty_163' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2672 [1/1] (0.00ns)   --->   "%p_cast231 = zext i13 %empty_163" [cnn_lenet.cpp:50]   --->   Operation 2672 'zext' 'p_cast231' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_147 : Operation 2673 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_146 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast231" [cnn_lenet.cpp:50]   --->   Operation 2673 'getelementptr' 'Layer2_Weights_CPU_addr_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_147 : Operation 2674 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_146" [cnn_lenet.cpp:50]   --->   Operation 2674 'load' 'Layer2_Weights_CPU_load_145' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_147 : Operation 2675 [3/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul182_1" [cnn_lenet.cpp:63]   --->   Operation 2675 'fadd' 'somme_36' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2676 [1/2] (12.3ns)   --->   "%mul162_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %Layer2_Neurons_CPU_load_142" [cnn_lenet.cpp:62]   --->   Operation 2676 'fmul' 'mul162_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2677 [2/2] (12.3ns)   --->   "%mul182_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %Layer2_Neurons_CPU_load_143" [cnn_lenet.cpp:63]   --->   Operation 2677 'fmul' 'mul182_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 12.3>
ST_148 : Operation 2678 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_146" [cnn_lenet.cpp:50]   --->   Operation 2678 'load' 'Layer2_Weights_CPU_load_145' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_148 : Operation 2679 [1/1] (1.67ns)   --->   "%empty_164 = add i13 %empty_16, i13 147" [cnn_lenet.cpp:50]   --->   Operation 2679 'add' 'empty_164' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2680 [1/1] (0.00ns)   --->   "%p_cast232 = zext i13 %empty_164" [cnn_lenet.cpp:50]   --->   Operation 2680 'zext' 'p_cast232' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_148 : Operation 2681 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_147 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast232" [cnn_lenet.cpp:50]   --->   Operation 2681 'getelementptr' 'Layer2_Weights_CPU_addr_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_148 : Operation 2682 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_147" [cnn_lenet.cpp:50]   --->   Operation 2682 'load' 'Layer2_Weights_CPU_load_146' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_148 : Operation 2683 [2/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul182_1" [cnn_lenet.cpp:63]   --->   Operation 2683 'fadd' 'somme_36' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2684 [1/2] (12.3ns)   --->   "%mul182_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %Layer2_Neurons_CPU_load_143" [cnn_lenet.cpp:63]   --->   Operation 2684 'fmul' 'mul182_4_3' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2685 [2/2] (12.3ns)   --->   "%mul82_4_4 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %Layer2_Neurons_CPU_load_144" [cnn_lenet.cpp:58]   --->   Operation 2685 'fmul' 'mul82_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 12.3>
ST_149 : Operation 2686 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_147" [cnn_lenet.cpp:50]   --->   Operation 2686 'load' 'Layer2_Weights_CPU_load_146' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_149 : Operation 2687 [1/1] (1.67ns)   --->   "%empty_165 = add i13 %empty_16, i13 148" [cnn_lenet.cpp:50]   --->   Operation 2687 'add' 'empty_165' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2688 [1/1] (0.00ns)   --->   "%p_cast233 = zext i13 %empty_165" [cnn_lenet.cpp:50]   --->   Operation 2688 'zext' 'p_cast233' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_149 : Operation 2689 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_148 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast233" [cnn_lenet.cpp:50]   --->   Operation 2689 'getelementptr' 'Layer2_Weights_CPU_addr_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_149 : Operation 2690 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_148" [cnn_lenet.cpp:50]   --->   Operation 2690 'load' 'Layer2_Weights_CPU_load_147' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_149 : Operation 2691 [1/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul182_1" [cnn_lenet.cpp:63]   --->   Operation 2691 'fadd' 'somme_36' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2692 [1/2] (12.3ns)   --->   "%mul82_4_4 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %Layer2_Neurons_CPU_load_144" [cnn_lenet.cpp:58]   --->   Operation 2692 'fmul' 'mul82_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2693 [2/2] (12.3ns)   --->   "%mul102_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %Layer2_Neurons_CPU_load_145" [cnn_lenet.cpp:59]   --->   Operation 2693 'fmul' 'mul102_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 12.3>
ST_150 : Operation 2694 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_148" [cnn_lenet.cpp:50]   --->   Operation 2694 'load' 'Layer2_Weights_CPU_load_147' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_150 : Operation 2695 [1/1] (1.67ns)   --->   "%empty_166 = add i13 %empty_16, i13 149" [cnn_lenet.cpp:50]   --->   Operation 2695 'add' 'empty_166' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2696 [1/1] (0.00ns)   --->   "%p_cast234 = zext i13 %empty_166" [cnn_lenet.cpp:50]   --->   Operation 2696 'zext' 'p_cast234' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_150 : Operation 2697 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_149 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast234" [cnn_lenet.cpp:50]   --->   Operation 2697 'getelementptr' 'Layer2_Weights_CPU_addr_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_150 : Operation 2698 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_149" [cnn_lenet.cpp:50]   --->   Operation 2698 'load' 'Layer2_Weights_CPU_load_148' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_150 : Operation 2699 [4/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul82_1_1" [cnn_lenet.cpp:58]   --->   Operation 2699 'fadd' 'somme_37' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2700 [1/2] (12.3ns)   --->   "%mul102_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %Layer2_Neurons_CPU_load_145" [cnn_lenet.cpp:59]   --->   Operation 2700 'fmul' 'mul102_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2701 [2/2] (12.3ns)   --->   "%mul122_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %Layer2_Neurons_CPU_load_146" [cnn_lenet.cpp:60]   --->   Operation 2701 'fmul' 'mul122_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 12.3>
ST_151 : Operation 2702 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_149" [cnn_lenet.cpp:50]   --->   Operation 2702 'load' 'Layer2_Weights_CPU_load_148' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_151 : Operation 2703 [1/1] (1.67ns)   --->   "%empty_167 = add i13 %empty_16, i13 150" [cnn_lenet.cpp:50]   --->   Operation 2703 'add' 'empty_167' <Predicate = (!icmp_ln50)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2704 [1/1] (0.00ns)   --->   "%p_cast235 = zext i13 %empty_167" [cnn_lenet.cpp:50]   --->   Operation 2704 'zext' 'p_cast235' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_151 : Operation 2705 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_150 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %p_cast235" [cnn_lenet.cpp:50]   --->   Operation 2705 'getelementptr' 'Layer2_Weights_CPU_addr_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_151 : Operation 2706 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_150" [cnn_lenet.cpp:50]   --->   Operation 2706 'load' 'Layer2_Weights_CPU_load_149' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_151 : Operation 2707 [3/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul82_1_1" [cnn_lenet.cpp:58]   --->   Operation 2707 'fadd' 'somme_37' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2708 [1/2] (12.3ns)   --->   "%mul122_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %Layer2_Neurons_CPU_load_146" [cnn_lenet.cpp:60]   --->   Operation 2708 'fmul' 'mul122_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2709 [2/2] (12.3ns)   --->   "%mul142_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %Layer2_Neurons_CPU_load_147" [cnn_lenet.cpp:61]   --->   Operation 2709 'fmul' 'mul142_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 12.3>
ST_152 : Operation 2710 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_150" [cnn_lenet.cpp:50]   --->   Operation 2710 'load' 'Layer2_Weights_CPU_load_149' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_152 : Operation 2711 [2/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul82_1_1" [cnn_lenet.cpp:58]   --->   Operation 2711 'fadd' 'somme_37' <Predicate = (!icmp_ln50)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2712 [1/2] (12.3ns)   --->   "%mul142_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %Layer2_Neurons_CPU_load_147" [cnn_lenet.cpp:61]   --->   Operation 2712 'fmul' 'mul142_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2713 [2/2] (12.3ns)   --->   "%mul162_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %Layer2_Neurons_CPU_load_148" [cnn_lenet.cpp:62]   --->   Operation 2713 'fmul' 'mul162_4_4' <Predicate = (!icmp_ln50)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 12.3>
ST_153 : Operation 2714 [1/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul82_1_1" [cnn_lenet.cpp:58]   --->   Operation 2714 'fadd' 'somme_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2715 [1/2] (12.3ns)   --->   "%mul162_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %Layer2_Neurons_CPU_load_148" [cnn_lenet.cpp:62]   --->   Operation 2715 'fmul' 'mul162_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2716 [2/2] (12.3ns)   --->   "%mul182_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %Layer2_Neurons_CPU_load_149" [cnn_lenet.cpp:63]   --->   Operation 2716 'fmul' 'mul182_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 12.3>
ST_154 : Operation 2717 [4/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul102_1_1" [cnn_lenet.cpp:59]   --->   Operation 2717 'fadd' 'somme_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2718 [1/2] (12.3ns)   --->   "%mul182_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %Layer2_Neurons_CPU_load_149" [cnn_lenet.cpp:63]   --->   Operation 2718 'fmul' 'mul182_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 10.5>
ST_155 : Operation 2719 [3/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul102_1_1" [cnn_lenet.cpp:59]   --->   Operation 2719 'fadd' 'somme_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 10.5>
ST_156 : Operation 2720 [2/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul102_1_1" [cnn_lenet.cpp:59]   --->   Operation 2720 'fadd' 'somme_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 10.5>
ST_157 : Operation 2721 [1/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul102_1_1" [cnn_lenet.cpp:59]   --->   Operation 2721 'fadd' 'somme_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 0.00>

State 159 <SV = 158> <Delay = 10.5>
ST_159 : Operation 2722 [4/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul122_1_1" [cnn_lenet.cpp:60]   --->   Operation 2722 'fadd' 'somme_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 10.5>
ST_160 : Operation 2723 [3/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul122_1_1" [cnn_lenet.cpp:60]   --->   Operation 2723 'fadd' 'somme_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 10.5>
ST_161 : Operation 2724 [2/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul122_1_1" [cnn_lenet.cpp:60]   --->   Operation 2724 'fadd' 'somme_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 10.5>
ST_162 : Operation 2725 [1/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul122_1_1" [cnn_lenet.cpp:60]   --->   Operation 2725 'fadd' 'somme_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 10.5>
ST_163 : Operation 2726 [4/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul142_1_1" [cnn_lenet.cpp:61]   --->   Operation 2726 'fadd' 'somme_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 10.5>
ST_164 : Operation 2727 [3/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul142_1_1" [cnn_lenet.cpp:61]   --->   Operation 2727 'fadd' 'somme_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 10.5>
ST_165 : Operation 2728 [2/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul142_1_1" [cnn_lenet.cpp:61]   --->   Operation 2728 'fadd' 'somme_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 10.5>
ST_166 : Operation 2729 [1/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul142_1_1" [cnn_lenet.cpp:61]   --->   Operation 2729 'fadd' 'somme_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 10.5>
ST_167 : Operation 2730 [4/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul162_1_1" [cnn_lenet.cpp:62]   --->   Operation 2730 'fadd' 'somme_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 10.5>
ST_168 : Operation 2731 [3/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul162_1_1" [cnn_lenet.cpp:62]   --->   Operation 2731 'fadd' 'somme_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 10.5>
ST_169 : Operation 2732 [2/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul162_1_1" [cnn_lenet.cpp:62]   --->   Operation 2732 'fadd' 'somme_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 10.5>
ST_170 : Operation 2733 [1/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul162_1_1" [cnn_lenet.cpp:62]   --->   Operation 2733 'fadd' 'somme_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 10.5>
ST_171 : Operation 2734 [4/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul182_1_1" [cnn_lenet.cpp:63]   --->   Operation 2734 'fadd' 'somme_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 10.5>
ST_172 : Operation 2735 [3/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul182_1_1" [cnn_lenet.cpp:63]   --->   Operation 2735 'fadd' 'somme_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 10.5>
ST_173 : Operation 2736 [2/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul182_1_1" [cnn_lenet.cpp:63]   --->   Operation 2736 'fadd' 'somme_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 10.5>
ST_174 : Operation 2737 [1/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul182_1_1" [cnn_lenet.cpp:63]   --->   Operation 2737 'fadd' 'somme_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 10.5>
ST_175 : Operation 2738 [4/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul82_1_2" [cnn_lenet.cpp:58]   --->   Operation 2738 'fadd' 'somme_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 10.5>
ST_176 : Operation 2739 [3/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul82_1_2" [cnn_lenet.cpp:58]   --->   Operation 2739 'fadd' 'somme_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 10.5>
ST_177 : Operation 2740 [2/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul82_1_2" [cnn_lenet.cpp:58]   --->   Operation 2740 'fadd' 'somme_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 10.5>
ST_178 : Operation 2741 [1/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul82_1_2" [cnn_lenet.cpp:58]   --->   Operation 2741 'fadd' 'somme_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 10.5>
ST_179 : Operation 2742 [4/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul102_1_2" [cnn_lenet.cpp:59]   --->   Operation 2742 'fadd' 'somme_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 10.5>
ST_180 : Operation 2743 [3/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul102_1_2" [cnn_lenet.cpp:59]   --->   Operation 2743 'fadd' 'somme_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 10.5>
ST_181 : Operation 2744 [2/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul102_1_2" [cnn_lenet.cpp:59]   --->   Operation 2744 'fadd' 'somme_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 10.5>
ST_182 : Operation 2745 [1/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul102_1_2" [cnn_lenet.cpp:59]   --->   Operation 2745 'fadd' 'somme_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 10.5>
ST_183 : Operation 2746 [4/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul122_1_2" [cnn_lenet.cpp:60]   --->   Operation 2746 'fadd' 'somme_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 10.5>
ST_184 : Operation 2747 [3/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul122_1_2" [cnn_lenet.cpp:60]   --->   Operation 2747 'fadd' 'somme_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 10.5>
ST_185 : Operation 2748 [2/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul122_1_2" [cnn_lenet.cpp:60]   --->   Operation 2748 'fadd' 'somme_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 10.5>
ST_186 : Operation 2749 [1/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul122_1_2" [cnn_lenet.cpp:60]   --->   Operation 2749 'fadd' 'somme_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 10.5>
ST_187 : Operation 2750 [4/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul142_1_2" [cnn_lenet.cpp:61]   --->   Operation 2750 'fadd' 'somme_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 10.5>
ST_188 : Operation 2751 [3/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul142_1_2" [cnn_lenet.cpp:61]   --->   Operation 2751 'fadd' 'somme_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 10.5>
ST_189 : Operation 2752 [2/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul142_1_2" [cnn_lenet.cpp:61]   --->   Operation 2752 'fadd' 'somme_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 10.5>
ST_190 : Operation 2753 [1/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul142_1_2" [cnn_lenet.cpp:61]   --->   Operation 2753 'fadd' 'somme_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 10.5>
ST_191 : Operation 2754 [4/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul162_1_2" [cnn_lenet.cpp:62]   --->   Operation 2754 'fadd' 'somme_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 10.5>
ST_192 : Operation 2755 [3/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul162_1_2" [cnn_lenet.cpp:62]   --->   Operation 2755 'fadd' 'somme_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 10.5>
ST_193 : Operation 2756 [2/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul162_1_2" [cnn_lenet.cpp:62]   --->   Operation 2756 'fadd' 'somme_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 10.5>
ST_194 : Operation 2757 [1/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul162_1_2" [cnn_lenet.cpp:62]   --->   Operation 2757 'fadd' 'somme_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 10.5>
ST_195 : Operation 2758 [4/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul182_1_2" [cnn_lenet.cpp:63]   --->   Operation 2758 'fadd' 'somme_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 10.5>
ST_196 : Operation 2759 [3/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul182_1_2" [cnn_lenet.cpp:63]   --->   Operation 2759 'fadd' 'somme_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 10.5>
ST_197 : Operation 2760 [2/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul182_1_2" [cnn_lenet.cpp:63]   --->   Operation 2760 'fadd' 'somme_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 10.5>
ST_198 : Operation 2761 [1/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul182_1_2" [cnn_lenet.cpp:63]   --->   Operation 2761 'fadd' 'somme_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 10.5>
ST_199 : Operation 2762 [4/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul82_1_3" [cnn_lenet.cpp:58]   --->   Operation 2762 'fadd' 'somme_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 10.5>
ST_200 : Operation 2763 [3/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul82_1_3" [cnn_lenet.cpp:58]   --->   Operation 2763 'fadd' 'somme_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 10.5>
ST_201 : Operation 2764 [2/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul82_1_3" [cnn_lenet.cpp:58]   --->   Operation 2764 'fadd' 'somme_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 10.5>
ST_202 : Operation 2765 [1/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul82_1_3" [cnn_lenet.cpp:58]   --->   Operation 2765 'fadd' 'somme_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 10.5>
ST_203 : Operation 2766 [4/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul102_1_3" [cnn_lenet.cpp:59]   --->   Operation 2766 'fadd' 'somme_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 10.5>
ST_204 : Operation 2767 [3/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul102_1_3" [cnn_lenet.cpp:59]   --->   Operation 2767 'fadd' 'somme_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 10.5>
ST_205 : Operation 2768 [2/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul102_1_3" [cnn_lenet.cpp:59]   --->   Operation 2768 'fadd' 'somme_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 10.5>
ST_206 : Operation 2769 [1/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul102_1_3" [cnn_lenet.cpp:59]   --->   Operation 2769 'fadd' 'somme_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 10.5>
ST_207 : Operation 2770 [4/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul122_1_3" [cnn_lenet.cpp:60]   --->   Operation 2770 'fadd' 'somme_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 10.5>
ST_208 : Operation 2771 [3/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul122_1_3" [cnn_lenet.cpp:60]   --->   Operation 2771 'fadd' 'somme_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 10.5>
ST_209 : Operation 2772 [2/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul122_1_3" [cnn_lenet.cpp:60]   --->   Operation 2772 'fadd' 'somme_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 10.5>
ST_210 : Operation 2773 [1/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul122_1_3" [cnn_lenet.cpp:60]   --->   Operation 2773 'fadd' 'somme_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 10.5>
ST_211 : Operation 2774 [4/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul142_1_3" [cnn_lenet.cpp:61]   --->   Operation 2774 'fadd' 'somme_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 10.5>
ST_212 : Operation 2775 [3/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul142_1_3" [cnn_lenet.cpp:61]   --->   Operation 2775 'fadd' 'somme_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 10.5>
ST_213 : Operation 2776 [2/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul142_1_3" [cnn_lenet.cpp:61]   --->   Operation 2776 'fadd' 'somme_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 10.5>
ST_214 : Operation 2777 [1/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul142_1_3" [cnn_lenet.cpp:61]   --->   Operation 2777 'fadd' 'somme_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 10.5>
ST_215 : Operation 2778 [4/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul162_1_3" [cnn_lenet.cpp:62]   --->   Operation 2778 'fadd' 'somme_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 10.5>
ST_216 : Operation 2779 [3/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul162_1_3" [cnn_lenet.cpp:62]   --->   Operation 2779 'fadd' 'somme_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 10.5>
ST_217 : Operation 2780 [2/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul162_1_3" [cnn_lenet.cpp:62]   --->   Operation 2780 'fadd' 'somme_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 10.5>
ST_218 : Operation 2781 [1/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul162_1_3" [cnn_lenet.cpp:62]   --->   Operation 2781 'fadd' 'somme_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 10.5>
ST_219 : Operation 2782 [4/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul182_1_3" [cnn_lenet.cpp:63]   --->   Operation 2782 'fadd' 'somme_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 10.5>
ST_220 : Operation 2783 [3/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul182_1_3" [cnn_lenet.cpp:63]   --->   Operation 2783 'fadd' 'somme_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 10.5>
ST_221 : Operation 2784 [2/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul182_1_3" [cnn_lenet.cpp:63]   --->   Operation 2784 'fadd' 'somme_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 10.5>
ST_222 : Operation 2785 [1/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul182_1_3" [cnn_lenet.cpp:63]   --->   Operation 2785 'fadd' 'somme_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 10.5>
ST_223 : Operation 2786 [4/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul82_1_4" [cnn_lenet.cpp:58]   --->   Operation 2786 'fadd' 'somme_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 10.5>
ST_224 : Operation 2787 [3/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul82_1_4" [cnn_lenet.cpp:58]   --->   Operation 2787 'fadd' 'somme_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 10.5>
ST_225 : Operation 2788 [2/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul82_1_4" [cnn_lenet.cpp:58]   --->   Operation 2788 'fadd' 'somme_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 10.5>
ST_226 : Operation 2789 [1/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul82_1_4" [cnn_lenet.cpp:58]   --->   Operation 2789 'fadd' 'somme_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 10.5>
ST_227 : Operation 2790 [4/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul102_1_4" [cnn_lenet.cpp:59]   --->   Operation 2790 'fadd' 'somme_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 10.5>
ST_228 : Operation 2791 [3/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul102_1_4" [cnn_lenet.cpp:59]   --->   Operation 2791 'fadd' 'somme_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 10.5>
ST_229 : Operation 2792 [2/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul102_1_4" [cnn_lenet.cpp:59]   --->   Operation 2792 'fadd' 'somme_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 10.5>
ST_230 : Operation 2793 [1/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul102_1_4" [cnn_lenet.cpp:59]   --->   Operation 2793 'fadd' 'somme_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 10.5>
ST_231 : Operation 2794 [4/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul122_1_4" [cnn_lenet.cpp:60]   --->   Operation 2794 'fadd' 'somme_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 10.5>
ST_232 : Operation 2795 [3/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul122_1_4" [cnn_lenet.cpp:60]   --->   Operation 2795 'fadd' 'somme_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 10.5>
ST_233 : Operation 2796 [2/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul122_1_4" [cnn_lenet.cpp:60]   --->   Operation 2796 'fadd' 'somme_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 10.5>
ST_234 : Operation 2797 [1/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul122_1_4" [cnn_lenet.cpp:60]   --->   Operation 2797 'fadd' 'somme_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 10.5>
ST_235 : Operation 2798 [4/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul142_1_4" [cnn_lenet.cpp:61]   --->   Operation 2798 'fadd' 'somme_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 10.5>
ST_236 : Operation 2799 [3/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul142_1_4" [cnn_lenet.cpp:61]   --->   Operation 2799 'fadd' 'somme_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 10.5>
ST_237 : Operation 2800 [2/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul142_1_4" [cnn_lenet.cpp:61]   --->   Operation 2800 'fadd' 'somme_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 10.5>
ST_238 : Operation 2801 [1/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul142_1_4" [cnn_lenet.cpp:61]   --->   Operation 2801 'fadd' 'somme_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 10.5>
ST_239 : Operation 2802 [4/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul162_1_4" [cnn_lenet.cpp:62]   --->   Operation 2802 'fadd' 'somme_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 10.5>
ST_240 : Operation 2803 [3/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul162_1_4" [cnn_lenet.cpp:62]   --->   Operation 2803 'fadd' 'somme_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 10.5>
ST_241 : Operation 2804 [2/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul162_1_4" [cnn_lenet.cpp:62]   --->   Operation 2804 'fadd' 'somme_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 10.5>
ST_242 : Operation 2805 [1/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul162_1_4" [cnn_lenet.cpp:62]   --->   Operation 2805 'fadd' 'somme_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 10.5>
ST_243 : Operation 2806 [4/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul182_1_4" [cnn_lenet.cpp:63]   --->   Operation 2806 'fadd' 'somme_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 10.5>
ST_244 : Operation 2807 [3/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul182_1_4" [cnn_lenet.cpp:63]   --->   Operation 2807 'fadd' 'somme_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 10.5>
ST_245 : Operation 2808 [2/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul182_1_4" [cnn_lenet.cpp:63]   --->   Operation 2808 'fadd' 'somme_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 10.5>
ST_246 : Operation 2809 [1/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul182_1_4" [cnn_lenet.cpp:63]   --->   Operation 2809 'fadd' 'somme_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 10.5>
ST_247 : Operation 2810 [4/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul82_2" [cnn_lenet.cpp:58]   --->   Operation 2810 'fadd' 'somme_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 10.5>
ST_248 : Operation 2811 [3/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul82_2" [cnn_lenet.cpp:58]   --->   Operation 2811 'fadd' 'somme_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 10.5>
ST_249 : Operation 2812 [2/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul82_2" [cnn_lenet.cpp:58]   --->   Operation 2812 'fadd' 'somme_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 10.5>
ST_250 : Operation 2813 [1/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul82_2" [cnn_lenet.cpp:58]   --->   Operation 2813 'fadd' 'somme_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 10.5>
ST_251 : Operation 2814 [4/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul102_2" [cnn_lenet.cpp:59]   --->   Operation 2814 'fadd' 'somme_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 10.5>
ST_252 : Operation 2815 [3/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul102_2" [cnn_lenet.cpp:59]   --->   Operation 2815 'fadd' 'somme_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 10.5>
ST_253 : Operation 2816 [2/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul102_2" [cnn_lenet.cpp:59]   --->   Operation 2816 'fadd' 'somme_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 10.5>
ST_254 : Operation 2817 [1/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul102_2" [cnn_lenet.cpp:59]   --->   Operation 2817 'fadd' 'somme_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 10.5>
ST_255 : Operation 2818 [4/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul122_2" [cnn_lenet.cpp:60]   --->   Operation 2818 'fadd' 'somme_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 10.5>
ST_256 : Operation 2819 [3/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul122_2" [cnn_lenet.cpp:60]   --->   Operation 2819 'fadd' 'somme_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 10.5>
ST_257 : Operation 2820 [2/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul122_2" [cnn_lenet.cpp:60]   --->   Operation 2820 'fadd' 'somme_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 10.5>
ST_258 : Operation 2821 [1/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul122_2" [cnn_lenet.cpp:60]   --->   Operation 2821 'fadd' 'somme_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 10.5>
ST_259 : Operation 2822 [4/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul142_2" [cnn_lenet.cpp:61]   --->   Operation 2822 'fadd' 'somme_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 10.5>
ST_260 : Operation 2823 [3/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul142_2" [cnn_lenet.cpp:61]   --->   Operation 2823 'fadd' 'somme_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 10.5>
ST_261 : Operation 2824 [2/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul142_2" [cnn_lenet.cpp:61]   --->   Operation 2824 'fadd' 'somme_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 10.5>
ST_262 : Operation 2825 [1/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul142_2" [cnn_lenet.cpp:61]   --->   Operation 2825 'fadd' 'somme_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 10.5>
ST_263 : Operation 2826 [4/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul162_2" [cnn_lenet.cpp:62]   --->   Operation 2826 'fadd' 'somme_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 10.5>
ST_264 : Operation 2827 [3/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul162_2" [cnn_lenet.cpp:62]   --->   Operation 2827 'fadd' 'somme_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 10.5>
ST_265 : Operation 2828 [2/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul162_2" [cnn_lenet.cpp:62]   --->   Operation 2828 'fadd' 'somme_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 10.5>
ST_266 : Operation 2829 [1/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul162_2" [cnn_lenet.cpp:62]   --->   Operation 2829 'fadd' 'somme_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 10.5>
ST_267 : Operation 2830 [4/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul182_2" [cnn_lenet.cpp:63]   --->   Operation 2830 'fadd' 'somme_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 10.5>
ST_268 : Operation 2831 [3/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul182_2" [cnn_lenet.cpp:63]   --->   Operation 2831 'fadd' 'somme_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 10.5>
ST_269 : Operation 2832 [2/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul182_2" [cnn_lenet.cpp:63]   --->   Operation 2832 'fadd' 'somme_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 10.5>
ST_270 : Operation 2833 [1/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul182_2" [cnn_lenet.cpp:63]   --->   Operation 2833 'fadd' 'somme_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 10.5>
ST_271 : Operation 2834 [4/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul82_2_1" [cnn_lenet.cpp:58]   --->   Operation 2834 'fadd' 'somme_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 10.5>
ST_272 : Operation 2835 [3/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul82_2_1" [cnn_lenet.cpp:58]   --->   Operation 2835 'fadd' 'somme_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 10.5>
ST_273 : Operation 2836 [2/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul82_2_1" [cnn_lenet.cpp:58]   --->   Operation 2836 'fadd' 'somme_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 10.5>
ST_274 : Operation 2837 [1/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul82_2_1" [cnn_lenet.cpp:58]   --->   Operation 2837 'fadd' 'somme_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 10.5>
ST_275 : Operation 2838 [4/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul102_2_1" [cnn_lenet.cpp:59]   --->   Operation 2838 'fadd' 'somme_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 10.5>
ST_276 : Operation 2839 [3/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul102_2_1" [cnn_lenet.cpp:59]   --->   Operation 2839 'fadd' 'somme_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 10.5>
ST_277 : Operation 2840 [2/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul102_2_1" [cnn_lenet.cpp:59]   --->   Operation 2840 'fadd' 'somme_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 10.5>
ST_278 : Operation 2841 [1/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul102_2_1" [cnn_lenet.cpp:59]   --->   Operation 2841 'fadd' 'somme_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 10.5>
ST_279 : Operation 2842 [4/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul122_2_1" [cnn_lenet.cpp:60]   --->   Operation 2842 'fadd' 'somme_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 10.5>
ST_280 : Operation 2843 [3/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul122_2_1" [cnn_lenet.cpp:60]   --->   Operation 2843 'fadd' 'somme_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 10.5>
ST_281 : Operation 2844 [2/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul122_2_1" [cnn_lenet.cpp:60]   --->   Operation 2844 'fadd' 'somme_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 10.5>
ST_282 : Operation 2845 [1/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul122_2_1" [cnn_lenet.cpp:60]   --->   Operation 2845 'fadd' 'somme_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 10.5>
ST_283 : Operation 2846 [4/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul142_2_1" [cnn_lenet.cpp:61]   --->   Operation 2846 'fadd' 'somme_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 10.5>
ST_284 : Operation 2847 [3/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul142_2_1" [cnn_lenet.cpp:61]   --->   Operation 2847 'fadd' 'somme_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 10.5>
ST_285 : Operation 2848 [2/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul142_2_1" [cnn_lenet.cpp:61]   --->   Operation 2848 'fadd' 'somme_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 10.5>
ST_286 : Operation 2849 [1/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul142_2_1" [cnn_lenet.cpp:61]   --->   Operation 2849 'fadd' 'somme_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 10.5>
ST_287 : Operation 2850 [4/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul162_2_1" [cnn_lenet.cpp:62]   --->   Operation 2850 'fadd' 'somme_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 10.5>
ST_288 : Operation 2851 [3/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul162_2_1" [cnn_lenet.cpp:62]   --->   Operation 2851 'fadd' 'somme_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 10.5>
ST_289 : Operation 2852 [2/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul162_2_1" [cnn_lenet.cpp:62]   --->   Operation 2852 'fadd' 'somme_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 10.5>
ST_290 : Operation 2853 [1/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul162_2_1" [cnn_lenet.cpp:62]   --->   Operation 2853 'fadd' 'somme_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 10.5>
ST_291 : Operation 2854 [4/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul182_2_1" [cnn_lenet.cpp:63]   --->   Operation 2854 'fadd' 'somme_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 10.5>
ST_292 : Operation 2855 [3/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul182_2_1" [cnn_lenet.cpp:63]   --->   Operation 2855 'fadd' 'somme_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 10.5>
ST_293 : Operation 2856 [2/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul182_2_1" [cnn_lenet.cpp:63]   --->   Operation 2856 'fadd' 'somme_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 10.5>
ST_294 : Operation 2857 [1/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul182_2_1" [cnn_lenet.cpp:63]   --->   Operation 2857 'fadd' 'somme_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 10.5>
ST_295 : Operation 2858 [4/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul82_2_2" [cnn_lenet.cpp:58]   --->   Operation 2858 'fadd' 'somme_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 10.5>
ST_296 : Operation 2859 [3/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul82_2_2" [cnn_lenet.cpp:58]   --->   Operation 2859 'fadd' 'somme_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 10.5>
ST_297 : Operation 2860 [2/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul82_2_2" [cnn_lenet.cpp:58]   --->   Operation 2860 'fadd' 'somme_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 10.5>
ST_298 : Operation 2861 [1/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul82_2_2" [cnn_lenet.cpp:58]   --->   Operation 2861 'fadd' 'somme_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 10.5>
ST_299 : Operation 2862 [4/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul102_2_2" [cnn_lenet.cpp:59]   --->   Operation 2862 'fadd' 'somme_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 10.5>
ST_300 : Operation 2863 [3/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul102_2_2" [cnn_lenet.cpp:59]   --->   Operation 2863 'fadd' 'somme_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 10.5>
ST_301 : Operation 2864 [2/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul102_2_2" [cnn_lenet.cpp:59]   --->   Operation 2864 'fadd' 'somme_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 10.5>
ST_302 : Operation 2865 [1/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul102_2_2" [cnn_lenet.cpp:59]   --->   Operation 2865 'fadd' 'somme_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 10.5>
ST_303 : Operation 2866 [4/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul122_2_2" [cnn_lenet.cpp:60]   --->   Operation 2866 'fadd' 'somme_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 10.5>
ST_304 : Operation 2867 [3/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul122_2_2" [cnn_lenet.cpp:60]   --->   Operation 2867 'fadd' 'somme_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 10.5>
ST_305 : Operation 2868 [2/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul122_2_2" [cnn_lenet.cpp:60]   --->   Operation 2868 'fadd' 'somme_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 10.5>
ST_306 : Operation 2869 [1/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul122_2_2" [cnn_lenet.cpp:60]   --->   Operation 2869 'fadd' 'somme_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 10.5>
ST_307 : Operation 2870 [4/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul142_2_2" [cnn_lenet.cpp:61]   --->   Operation 2870 'fadd' 'somme_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 10.5>
ST_308 : Operation 2871 [3/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul142_2_2" [cnn_lenet.cpp:61]   --->   Operation 2871 'fadd' 'somme_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 10.5>
ST_309 : Operation 2872 [2/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul142_2_2" [cnn_lenet.cpp:61]   --->   Operation 2872 'fadd' 'somme_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 10.5>
ST_310 : Operation 2873 [1/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul142_2_2" [cnn_lenet.cpp:61]   --->   Operation 2873 'fadd' 'somme_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 0.00>

State 312 <SV = 311> <Delay = 10.5>
ST_312 : Operation 2874 [4/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul162_2_2" [cnn_lenet.cpp:62]   --->   Operation 2874 'fadd' 'somme_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 10.5>
ST_313 : Operation 2875 [3/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul162_2_2" [cnn_lenet.cpp:62]   --->   Operation 2875 'fadd' 'somme_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 10.5>
ST_314 : Operation 2876 [2/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul162_2_2" [cnn_lenet.cpp:62]   --->   Operation 2876 'fadd' 'somme_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 10.5>
ST_315 : Operation 2877 [1/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul162_2_2" [cnn_lenet.cpp:62]   --->   Operation 2877 'fadd' 'somme_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 10.5>
ST_316 : Operation 2878 [4/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul182_2_2" [cnn_lenet.cpp:63]   --->   Operation 2878 'fadd' 'somme_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 10.5>
ST_317 : Operation 2879 [3/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul182_2_2" [cnn_lenet.cpp:63]   --->   Operation 2879 'fadd' 'somme_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 10.5>
ST_318 : Operation 2880 [2/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul182_2_2" [cnn_lenet.cpp:63]   --->   Operation 2880 'fadd' 'somme_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 10.5>
ST_319 : Operation 2881 [1/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul182_2_2" [cnn_lenet.cpp:63]   --->   Operation 2881 'fadd' 'somme_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 10.5>
ST_320 : Operation 2882 [4/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul82_2_3" [cnn_lenet.cpp:58]   --->   Operation 2882 'fadd' 'somme_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 10.5>
ST_321 : Operation 2883 [3/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul82_2_3" [cnn_lenet.cpp:58]   --->   Operation 2883 'fadd' 'somme_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 10.5>
ST_322 : Operation 2884 [2/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul82_2_3" [cnn_lenet.cpp:58]   --->   Operation 2884 'fadd' 'somme_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 10.5>
ST_323 : Operation 2885 [1/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul82_2_3" [cnn_lenet.cpp:58]   --->   Operation 2885 'fadd' 'somme_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 10.5>
ST_324 : Operation 2886 [4/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul102_2_3" [cnn_lenet.cpp:59]   --->   Operation 2886 'fadd' 'somme_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 10.5>
ST_325 : Operation 2887 [3/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul102_2_3" [cnn_lenet.cpp:59]   --->   Operation 2887 'fadd' 'somme_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 10.5>
ST_326 : Operation 2888 [2/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul102_2_3" [cnn_lenet.cpp:59]   --->   Operation 2888 'fadd' 'somme_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 10.5>
ST_327 : Operation 2889 [1/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul102_2_3" [cnn_lenet.cpp:59]   --->   Operation 2889 'fadd' 'somme_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 10.5>
ST_328 : Operation 2890 [4/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul122_2_3" [cnn_lenet.cpp:60]   --->   Operation 2890 'fadd' 'somme_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 10.5>
ST_329 : Operation 2891 [3/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul122_2_3" [cnn_lenet.cpp:60]   --->   Operation 2891 'fadd' 'somme_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 10.5>
ST_330 : Operation 2892 [2/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul122_2_3" [cnn_lenet.cpp:60]   --->   Operation 2892 'fadd' 'somme_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 10.5>
ST_331 : Operation 2893 [1/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul122_2_3" [cnn_lenet.cpp:60]   --->   Operation 2893 'fadd' 'somme_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 10.5>
ST_332 : Operation 2894 [4/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul142_2_3" [cnn_lenet.cpp:61]   --->   Operation 2894 'fadd' 'somme_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 10.5>
ST_333 : Operation 2895 [3/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul142_2_3" [cnn_lenet.cpp:61]   --->   Operation 2895 'fadd' 'somme_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 10.5>
ST_334 : Operation 2896 [2/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul142_2_3" [cnn_lenet.cpp:61]   --->   Operation 2896 'fadd' 'somme_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 10.5>
ST_335 : Operation 2897 [1/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul142_2_3" [cnn_lenet.cpp:61]   --->   Operation 2897 'fadd' 'somme_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 10.5>
ST_336 : Operation 2898 [4/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul162_2_3" [cnn_lenet.cpp:62]   --->   Operation 2898 'fadd' 'somme_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 10.5>
ST_337 : Operation 2899 [3/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul162_2_3" [cnn_lenet.cpp:62]   --->   Operation 2899 'fadd' 'somme_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 10.5>
ST_338 : Operation 2900 [2/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul162_2_3" [cnn_lenet.cpp:62]   --->   Operation 2900 'fadd' 'somme_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 10.5>
ST_339 : Operation 2901 [1/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul162_2_3" [cnn_lenet.cpp:62]   --->   Operation 2901 'fadd' 'somme_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 10.5>
ST_340 : Operation 2902 [4/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul182_2_3" [cnn_lenet.cpp:63]   --->   Operation 2902 'fadd' 'somme_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 10.5>
ST_341 : Operation 2903 [3/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul182_2_3" [cnn_lenet.cpp:63]   --->   Operation 2903 'fadd' 'somme_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 10.5>
ST_342 : Operation 2904 [2/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul182_2_3" [cnn_lenet.cpp:63]   --->   Operation 2904 'fadd' 'somme_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 10.5>
ST_343 : Operation 2905 [1/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul182_2_3" [cnn_lenet.cpp:63]   --->   Operation 2905 'fadd' 'somme_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 10.5>
ST_344 : Operation 2906 [4/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul82_2_4" [cnn_lenet.cpp:58]   --->   Operation 2906 'fadd' 'somme_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 10.5>
ST_345 : Operation 2907 [3/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul82_2_4" [cnn_lenet.cpp:58]   --->   Operation 2907 'fadd' 'somme_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 10.5>
ST_346 : Operation 2908 [2/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul82_2_4" [cnn_lenet.cpp:58]   --->   Operation 2908 'fadd' 'somme_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 10.5>
ST_347 : Operation 2909 [1/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul82_2_4" [cnn_lenet.cpp:58]   --->   Operation 2909 'fadd' 'somme_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 10.5>
ST_348 : Operation 2910 [4/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul102_2_4" [cnn_lenet.cpp:59]   --->   Operation 2910 'fadd' 'somme_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 10.5>
ST_349 : Operation 2911 [3/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul102_2_4" [cnn_lenet.cpp:59]   --->   Operation 2911 'fadd' 'somme_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 10.5>
ST_350 : Operation 2912 [2/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul102_2_4" [cnn_lenet.cpp:59]   --->   Operation 2912 'fadd' 'somme_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 10.5>
ST_351 : Operation 2913 [1/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul102_2_4" [cnn_lenet.cpp:59]   --->   Operation 2913 'fadd' 'somme_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 10.5>
ST_352 : Operation 2914 [4/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul122_2_4" [cnn_lenet.cpp:60]   --->   Operation 2914 'fadd' 'somme_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 10.5>
ST_353 : Operation 2915 [3/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul122_2_4" [cnn_lenet.cpp:60]   --->   Operation 2915 'fadd' 'somme_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 10.5>
ST_354 : Operation 2916 [2/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul122_2_4" [cnn_lenet.cpp:60]   --->   Operation 2916 'fadd' 'somme_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 10.5>
ST_355 : Operation 2917 [1/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul122_2_4" [cnn_lenet.cpp:60]   --->   Operation 2917 'fadd' 'somme_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 10.5>
ST_356 : Operation 2918 [4/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul142_2_4" [cnn_lenet.cpp:61]   --->   Operation 2918 'fadd' 'somme_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 10.5>
ST_357 : Operation 2919 [3/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul142_2_4" [cnn_lenet.cpp:61]   --->   Operation 2919 'fadd' 'somme_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 10.5>
ST_358 : Operation 2920 [2/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul142_2_4" [cnn_lenet.cpp:61]   --->   Operation 2920 'fadd' 'somme_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 10.5>
ST_359 : Operation 2921 [1/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul142_2_4" [cnn_lenet.cpp:61]   --->   Operation 2921 'fadd' 'somme_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 10.5>
ST_360 : Operation 2922 [4/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul162_2_4" [cnn_lenet.cpp:62]   --->   Operation 2922 'fadd' 'somme_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 10.5>
ST_361 : Operation 2923 [3/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul162_2_4" [cnn_lenet.cpp:62]   --->   Operation 2923 'fadd' 'somme_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 10.5>
ST_362 : Operation 2924 [2/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul162_2_4" [cnn_lenet.cpp:62]   --->   Operation 2924 'fadd' 'somme_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 10.5>
ST_363 : Operation 2925 [1/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul162_2_4" [cnn_lenet.cpp:62]   --->   Operation 2925 'fadd' 'somme_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 10.5>
ST_364 : Operation 2926 [4/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul182_2_4" [cnn_lenet.cpp:63]   --->   Operation 2926 'fadd' 'somme_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 10.5>
ST_365 : Operation 2927 [3/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul182_2_4" [cnn_lenet.cpp:63]   --->   Operation 2927 'fadd' 'somme_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 10.5>
ST_366 : Operation 2928 [2/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul182_2_4" [cnn_lenet.cpp:63]   --->   Operation 2928 'fadd' 'somme_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 10.5>
ST_367 : Operation 2929 [1/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul182_2_4" [cnn_lenet.cpp:63]   --->   Operation 2929 'fadd' 'somme_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 10.5>
ST_368 : Operation 2930 [4/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul82_3" [cnn_lenet.cpp:58]   --->   Operation 2930 'fadd' 'somme_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 10.5>
ST_369 : Operation 2931 [3/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul82_3" [cnn_lenet.cpp:58]   --->   Operation 2931 'fadd' 'somme_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 10.5>
ST_370 : Operation 2932 [2/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul82_3" [cnn_lenet.cpp:58]   --->   Operation 2932 'fadd' 'somme_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 10.5>
ST_371 : Operation 2933 [1/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul82_3" [cnn_lenet.cpp:58]   --->   Operation 2933 'fadd' 'somme_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 10.5>
ST_372 : Operation 2934 [4/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul102_3" [cnn_lenet.cpp:59]   --->   Operation 2934 'fadd' 'somme_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 10.5>
ST_373 : Operation 2935 [3/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul102_3" [cnn_lenet.cpp:59]   --->   Operation 2935 'fadd' 'somme_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 10.5>
ST_374 : Operation 2936 [2/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul102_3" [cnn_lenet.cpp:59]   --->   Operation 2936 'fadd' 'somme_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 10.5>
ST_375 : Operation 2937 [1/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul102_3" [cnn_lenet.cpp:59]   --->   Operation 2937 'fadd' 'somme_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 10.5>
ST_376 : Operation 2938 [4/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul122_3" [cnn_lenet.cpp:60]   --->   Operation 2938 'fadd' 'somme_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 10.5>
ST_377 : Operation 2939 [3/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul122_3" [cnn_lenet.cpp:60]   --->   Operation 2939 'fadd' 'somme_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 10.5>
ST_378 : Operation 2940 [2/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul122_3" [cnn_lenet.cpp:60]   --->   Operation 2940 'fadd' 'somme_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 10.5>
ST_379 : Operation 2941 [1/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul122_3" [cnn_lenet.cpp:60]   --->   Operation 2941 'fadd' 'somme_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 10.5>
ST_380 : Operation 2942 [4/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul142_3" [cnn_lenet.cpp:61]   --->   Operation 2942 'fadd' 'somme_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 10.5>
ST_381 : Operation 2943 [3/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul142_3" [cnn_lenet.cpp:61]   --->   Operation 2943 'fadd' 'somme_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 10.5>
ST_382 : Operation 2944 [2/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul142_3" [cnn_lenet.cpp:61]   --->   Operation 2944 'fadd' 'somme_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 10.5>
ST_383 : Operation 2945 [1/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul142_3" [cnn_lenet.cpp:61]   --->   Operation 2945 'fadd' 'somme_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 10.5>
ST_384 : Operation 2946 [4/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul162_3" [cnn_lenet.cpp:62]   --->   Operation 2946 'fadd' 'somme_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 10.5>
ST_385 : Operation 2947 [3/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul162_3" [cnn_lenet.cpp:62]   --->   Operation 2947 'fadd' 'somme_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 10.5>
ST_386 : Operation 2948 [2/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul162_3" [cnn_lenet.cpp:62]   --->   Operation 2948 'fadd' 'somme_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 10.5>
ST_387 : Operation 2949 [1/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul162_3" [cnn_lenet.cpp:62]   --->   Operation 2949 'fadd' 'somme_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 10.5>
ST_388 : Operation 2950 [4/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul182_3" [cnn_lenet.cpp:63]   --->   Operation 2950 'fadd' 'somme_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 10.5>
ST_389 : Operation 2951 [3/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul182_3" [cnn_lenet.cpp:63]   --->   Operation 2951 'fadd' 'somme_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 10.5>
ST_390 : Operation 2952 [2/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul182_3" [cnn_lenet.cpp:63]   --->   Operation 2952 'fadd' 'somme_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 10.5>
ST_391 : Operation 2953 [1/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul182_3" [cnn_lenet.cpp:63]   --->   Operation 2953 'fadd' 'somme_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 10.5>
ST_392 : Operation 2954 [4/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul82_3_1" [cnn_lenet.cpp:58]   --->   Operation 2954 'fadd' 'somme_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 10.5>
ST_393 : Operation 2955 [3/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul82_3_1" [cnn_lenet.cpp:58]   --->   Operation 2955 'fadd' 'somme_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 10.5>
ST_394 : Operation 2956 [2/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul82_3_1" [cnn_lenet.cpp:58]   --->   Operation 2956 'fadd' 'somme_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 10.5>
ST_395 : Operation 2957 [1/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul82_3_1" [cnn_lenet.cpp:58]   --->   Operation 2957 'fadd' 'somme_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 10.5>
ST_396 : Operation 2958 [4/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul102_3_1" [cnn_lenet.cpp:59]   --->   Operation 2958 'fadd' 'somme_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 10.5>
ST_397 : Operation 2959 [3/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul102_3_1" [cnn_lenet.cpp:59]   --->   Operation 2959 'fadd' 'somme_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 10.5>
ST_398 : Operation 2960 [2/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul102_3_1" [cnn_lenet.cpp:59]   --->   Operation 2960 'fadd' 'somme_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 10.5>
ST_399 : Operation 2961 [1/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul102_3_1" [cnn_lenet.cpp:59]   --->   Operation 2961 'fadd' 'somme_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 10.5>
ST_400 : Operation 2962 [4/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul122_3_1" [cnn_lenet.cpp:60]   --->   Operation 2962 'fadd' 'somme_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 10.5>
ST_401 : Operation 2963 [3/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul122_3_1" [cnn_lenet.cpp:60]   --->   Operation 2963 'fadd' 'somme_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 10.5>
ST_402 : Operation 2964 [2/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul122_3_1" [cnn_lenet.cpp:60]   --->   Operation 2964 'fadd' 'somme_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 10.5>
ST_403 : Operation 2965 [1/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul122_3_1" [cnn_lenet.cpp:60]   --->   Operation 2965 'fadd' 'somme_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 10.5>
ST_404 : Operation 2966 [4/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul142_3_1" [cnn_lenet.cpp:61]   --->   Operation 2966 'fadd' 'somme_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 10.5>
ST_405 : Operation 2967 [3/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul142_3_1" [cnn_lenet.cpp:61]   --->   Operation 2967 'fadd' 'somme_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 10.5>
ST_406 : Operation 2968 [2/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul142_3_1" [cnn_lenet.cpp:61]   --->   Operation 2968 'fadd' 'somme_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 10.5>
ST_407 : Operation 2969 [1/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul142_3_1" [cnn_lenet.cpp:61]   --->   Operation 2969 'fadd' 'somme_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 10.5>
ST_408 : Operation 2970 [4/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul162_3_1" [cnn_lenet.cpp:62]   --->   Operation 2970 'fadd' 'somme_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 10.5>
ST_409 : Operation 2971 [3/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul162_3_1" [cnn_lenet.cpp:62]   --->   Operation 2971 'fadd' 'somme_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 10.5>
ST_410 : Operation 2972 [2/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul162_3_1" [cnn_lenet.cpp:62]   --->   Operation 2972 'fadd' 'somme_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 10.5>
ST_411 : Operation 2973 [1/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul162_3_1" [cnn_lenet.cpp:62]   --->   Operation 2973 'fadd' 'somme_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 10.5>
ST_412 : Operation 2974 [4/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul182_3_1" [cnn_lenet.cpp:63]   --->   Operation 2974 'fadd' 'somme_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 10.5>
ST_413 : Operation 2975 [3/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul182_3_1" [cnn_lenet.cpp:63]   --->   Operation 2975 'fadd' 'somme_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 10.5>
ST_414 : Operation 2976 [2/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul182_3_1" [cnn_lenet.cpp:63]   --->   Operation 2976 'fadd' 'somme_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 10.5>
ST_415 : Operation 2977 [1/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul182_3_1" [cnn_lenet.cpp:63]   --->   Operation 2977 'fadd' 'somme_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 10.5>
ST_416 : Operation 2978 [4/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul82_3_2" [cnn_lenet.cpp:58]   --->   Operation 2978 'fadd' 'somme_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 10.5>
ST_417 : Operation 2979 [3/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul82_3_2" [cnn_lenet.cpp:58]   --->   Operation 2979 'fadd' 'somme_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 10.5>
ST_418 : Operation 2980 [2/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul82_3_2" [cnn_lenet.cpp:58]   --->   Operation 2980 'fadd' 'somme_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 10.5>
ST_419 : Operation 2981 [1/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul82_3_2" [cnn_lenet.cpp:58]   --->   Operation 2981 'fadd' 'somme_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 10.5>
ST_420 : Operation 2982 [4/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul102_3_2" [cnn_lenet.cpp:59]   --->   Operation 2982 'fadd' 'somme_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 10.5>
ST_421 : Operation 2983 [3/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul102_3_2" [cnn_lenet.cpp:59]   --->   Operation 2983 'fadd' 'somme_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 10.5>
ST_422 : Operation 2984 [2/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul102_3_2" [cnn_lenet.cpp:59]   --->   Operation 2984 'fadd' 'somme_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 10.5>
ST_423 : Operation 2985 [1/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul102_3_2" [cnn_lenet.cpp:59]   --->   Operation 2985 'fadd' 'somme_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 10.5>
ST_424 : Operation 2986 [4/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul122_3_2" [cnn_lenet.cpp:60]   --->   Operation 2986 'fadd' 'somme_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 10.5>
ST_425 : Operation 2987 [3/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul122_3_2" [cnn_lenet.cpp:60]   --->   Operation 2987 'fadd' 'somme_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 10.5>
ST_426 : Operation 2988 [2/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul122_3_2" [cnn_lenet.cpp:60]   --->   Operation 2988 'fadd' 'somme_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 10.5>
ST_427 : Operation 2989 [1/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul122_3_2" [cnn_lenet.cpp:60]   --->   Operation 2989 'fadd' 'somme_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 10.5>
ST_428 : Operation 2990 [4/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul142_3_2" [cnn_lenet.cpp:61]   --->   Operation 2990 'fadd' 'somme_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 10.5>
ST_429 : Operation 2991 [3/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul142_3_2" [cnn_lenet.cpp:61]   --->   Operation 2991 'fadd' 'somme_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 10.5>
ST_430 : Operation 2992 [2/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul142_3_2" [cnn_lenet.cpp:61]   --->   Operation 2992 'fadd' 'somme_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 10.5>
ST_431 : Operation 2993 [1/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul142_3_2" [cnn_lenet.cpp:61]   --->   Operation 2993 'fadd' 'somme_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 10.5>
ST_432 : Operation 2994 [4/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul162_3_2" [cnn_lenet.cpp:62]   --->   Operation 2994 'fadd' 'somme_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 10.5>
ST_433 : Operation 2995 [3/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul162_3_2" [cnn_lenet.cpp:62]   --->   Operation 2995 'fadd' 'somme_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 10.5>
ST_434 : Operation 2996 [2/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul162_3_2" [cnn_lenet.cpp:62]   --->   Operation 2996 'fadd' 'somme_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 10.5>
ST_435 : Operation 2997 [1/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul162_3_2" [cnn_lenet.cpp:62]   --->   Operation 2997 'fadd' 'somme_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 10.5>
ST_436 : Operation 2998 [4/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul182_3_2" [cnn_lenet.cpp:63]   --->   Operation 2998 'fadd' 'somme_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 10.5>
ST_437 : Operation 2999 [3/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul182_3_2" [cnn_lenet.cpp:63]   --->   Operation 2999 'fadd' 'somme_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 10.5>
ST_438 : Operation 3000 [2/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul182_3_2" [cnn_lenet.cpp:63]   --->   Operation 3000 'fadd' 'somme_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 10.5>
ST_439 : Operation 3001 [1/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul182_3_2" [cnn_lenet.cpp:63]   --->   Operation 3001 'fadd' 'somme_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 10.5>
ST_440 : Operation 3002 [4/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul82_3_3" [cnn_lenet.cpp:58]   --->   Operation 3002 'fadd' 'somme_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 10.5>
ST_441 : Operation 3003 [3/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul82_3_3" [cnn_lenet.cpp:58]   --->   Operation 3003 'fadd' 'somme_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 10.5>
ST_442 : Operation 3004 [2/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul82_3_3" [cnn_lenet.cpp:58]   --->   Operation 3004 'fadd' 'somme_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 10.5>
ST_443 : Operation 3005 [1/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul82_3_3" [cnn_lenet.cpp:58]   --->   Operation 3005 'fadd' 'somme_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 10.5>
ST_444 : Operation 3006 [4/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul102_3_3" [cnn_lenet.cpp:59]   --->   Operation 3006 'fadd' 'somme_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 10.5>
ST_445 : Operation 3007 [3/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul102_3_3" [cnn_lenet.cpp:59]   --->   Operation 3007 'fadd' 'somme_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 10.5>
ST_446 : Operation 3008 [2/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul102_3_3" [cnn_lenet.cpp:59]   --->   Operation 3008 'fadd' 'somme_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 10.5>
ST_447 : Operation 3009 [1/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul102_3_3" [cnn_lenet.cpp:59]   --->   Operation 3009 'fadd' 'somme_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 10.5>
ST_448 : Operation 3010 [4/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul122_3_3" [cnn_lenet.cpp:60]   --->   Operation 3010 'fadd' 'somme_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 10.5>
ST_449 : Operation 3011 [3/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul122_3_3" [cnn_lenet.cpp:60]   --->   Operation 3011 'fadd' 'somme_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 10.5>
ST_450 : Operation 3012 [2/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul122_3_3" [cnn_lenet.cpp:60]   --->   Operation 3012 'fadd' 'somme_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 10.5>
ST_451 : Operation 3013 [1/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul122_3_3" [cnn_lenet.cpp:60]   --->   Operation 3013 'fadd' 'somme_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 10.5>
ST_452 : Operation 3014 [4/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul142_3_3" [cnn_lenet.cpp:61]   --->   Operation 3014 'fadd' 'somme_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 10.5>
ST_453 : Operation 3015 [3/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul142_3_3" [cnn_lenet.cpp:61]   --->   Operation 3015 'fadd' 'somme_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 10.5>
ST_454 : Operation 3016 [2/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul142_3_3" [cnn_lenet.cpp:61]   --->   Operation 3016 'fadd' 'somme_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 10.5>
ST_455 : Operation 3017 [1/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul142_3_3" [cnn_lenet.cpp:61]   --->   Operation 3017 'fadd' 'somme_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 10.5>
ST_456 : Operation 3018 [4/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul162_3_3" [cnn_lenet.cpp:62]   --->   Operation 3018 'fadd' 'somme_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 10.5>
ST_457 : Operation 3019 [3/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul162_3_3" [cnn_lenet.cpp:62]   --->   Operation 3019 'fadd' 'somme_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 10.5>
ST_458 : Operation 3020 [2/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul162_3_3" [cnn_lenet.cpp:62]   --->   Operation 3020 'fadd' 'somme_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 10.5>
ST_459 : Operation 3021 [1/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul162_3_3" [cnn_lenet.cpp:62]   --->   Operation 3021 'fadd' 'somme_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 10.5>
ST_460 : Operation 3022 [4/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul182_3_3" [cnn_lenet.cpp:63]   --->   Operation 3022 'fadd' 'somme_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 10.5>
ST_461 : Operation 3023 [3/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul182_3_3" [cnn_lenet.cpp:63]   --->   Operation 3023 'fadd' 'somme_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 10.5>
ST_462 : Operation 3024 [2/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul182_3_3" [cnn_lenet.cpp:63]   --->   Operation 3024 'fadd' 'somme_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 10.5>
ST_463 : Operation 3025 [1/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul182_3_3" [cnn_lenet.cpp:63]   --->   Operation 3025 'fadd' 'somme_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 0.00>

State 465 <SV = 464> <Delay = 10.5>
ST_465 : Operation 3026 [4/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul82_3_4" [cnn_lenet.cpp:58]   --->   Operation 3026 'fadd' 'somme_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 10.5>
ST_466 : Operation 3027 [3/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul82_3_4" [cnn_lenet.cpp:58]   --->   Operation 3027 'fadd' 'somme_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 3188 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3188 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 467 <SV = 466> <Delay = 10.5>
ST_467 : Operation 3028 [2/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul82_3_4" [cnn_lenet.cpp:58]   --->   Operation 3028 'fadd' 'somme_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 10.5>
ST_468 : Operation 3029 [1/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul82_3_4" [cnn_lenet.cpp:58]   --->   Operation 3029 'fadd' 'somme_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 10.5>
ST_469 : Operation 3030 [4/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul102_3_4" [cnn_lenet.cpp:59]   --->   Operation 3030 'fadd' 'somme_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 10.5>
ST_470 : Operation 3031 [3/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul102_3_4" [cnn_lenet.cpp:59]   --->   Operation 3031 'fadd' 'somme_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 10.5>
ST_471 : Operation 3032 [2/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul102_3_4" [cnn_lenet.cpp:59]   --->   Operation 3032 'fadd' 'somme_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 10.5>
ST_472 : Operation 3033 [1/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul102_3_4" [cnn_lenet.cpp:59]   --->   Operation 3033 'fadd' 'somme_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 10.5>
ST_473 : Operation 3034 [4/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul122_3_4" [cnn_lenet.cpp:60]   --->   Operation 3034 'fadd' 'somme_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 10.5>
ST_474 : Operation 3035 [3/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul122_3_4" [cnn_lenet.cpp:60]   --->   Operation 3035 'fadd' 'somme_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 474> <Delay = 10.5>
ST_475 : Operation 3036 [2/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul122_3_4" [cnn_lenet.cpp:60]   --->   Operation 3036 'fadd' 'somme_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 10.5>
ST_476 : Operation 3037 [1/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul122_3_4" [cnn_lenet.cpp:60]   --->   Operation 3037 'fadd' 'somme_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 10.5>
ST_477 : Operation 3038 [4/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul142_3_4" [cnn_lenet.cpp:61]   --->   Operation 3038 'fadd' 'somme_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 10.5>
ST_478 : Operation 3039 [3/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul142_3_4" [cnn_lenet.cpp:61]   --->   Operation 3039 'fadd' 'somme_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 10.5>
ST_479 : Operation 3040 [2/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul142_3_4" [cnn_lenet.cpp:61]   --->   Operation 3040 'fadd' 'somme_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 10.5>
ST_480 : Operation 3041 [1/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul142_3_4" [cnn_lenet.cpp:61]   --->   Operation 3041 'fadd' 'somme_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 10.5>
ST_481 : Operation 3042 [4/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul162_3_4" [cnn_lenet.cpp:62]   --->   Operation 3042 'fadd' 'somme_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 10.5>
ST_482 : Operation 3043 [3/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul162_3_4" [cnn_lenet.cpp:62]   --->   Operation 3043 'fadd' 'somme_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 10.5>
ST_483 : Operation 3044 [2/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul162_3_4" [cnn_lenet.cpp:62]   --->   Operation 3044 'fadd' 'somme_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 10.5>
ST_484 : Operation 3045 [1/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul162_3_4" [cnn_lenet.cpp:62]   --->   Operation 3045 'fadd' 'somme_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 10.5>
ST_485 : Operation 3046 [4/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul182_3_4" [cnn_lenet.cpp:63]   --->   Operation 3046 'fadd' 'somme_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 10.5>
ST_486 : Operation 3047 [3/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul182_3_4" [cnn_lenet.cpp:63]   --->   Operation 3047 'fadd' 'somme_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 10.5>
ST_487 : Operation 3048 [2/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul182_3_4" [cnn_lenet.cpp:63]   --->   Operation 3048 'fadd' 'somme_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 10.5>
ST_488 : Operation 3049 [1/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul182_3_4" [cnn_lenet.cpp:63]   --->   Operation 3049 'fadd' 'somme_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 10.5>
ST_489 : Operation 3050 [4/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul82_4" [cnn_lenet.cpp:58]   --->   Operation 3050 'fadd' 'somme_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 10.5>
ST_490 : Operation 3051 [3/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul82_4" [cnn_lenet.cpp:58]   --->   Operation 3051 'fadd' 'somme_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 10.5>
ST_491 : Operation 3052 [2/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul82_4" [cnn_lenet.cpp:58]   --->   Operation 3052 'fadd' 'somme_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 10.5>
ST_492 : Operation 3053 [1/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul82_4" [cnn_lenet.cpp:58]   --->   Operation 3053 'fadd' 'somme_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 10.5>
ST_493 : Operation 3054 [4/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul102_4" [cnn_lenet.cpp:59]   --->   Operation 3054 'fadd' 'somme_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 10.5>
ST_494 : Operation 3055 [3/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul102_4" [cnn_lenet.cpp:59]   --->   Operation 3055 'fadd' 'somme_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 10.5>
ST_495 : Operation 3056 [2/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul102_4" [cnn_lenet.cpp:59]   --->   Operation 3056 'fadd' 'somme_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 10.5>
ST_496 : Operation 3057 [1/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul102_4" [cnn_lenet.cpp:59]   --->   Operation 3057 'fadd' 'somme_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 10.5>
ST_497 : Operation 3058 [4/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul122_4" [cnn_lenet.cpp:60]   --->   Operation 3058 'fadd' 'somme_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 10.5>
ST_498 : Operation 3059 [3/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul122_4" [cnn_lenet.cpp:60]   --->   Operation 3059 'fadd' 'somme_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 10.5>
ST_499 : Operation 3060 [2/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul122_4" [cnn_lenet.cpp:60]   --->   Operation 3060 'fadd' 'somme_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 10.5>
ST_500 : Operation 3061 [1/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul122_4" [cnn_lenet.cpp:60]   --->   Operation 3061 'fadd' 'somme_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 10.5>
ST_501 : Operation 3062 [4/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul142_4" [cnn_lenet.cpp:61]   --->   Operation 3062 'fadd' 'somme_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 10.5>
ST_502 : Operation 3063 [3/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul142_4" [cnn_lenet.cpp:61]   --->   Operation 3063 'fadd' 'somme_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 10.5>
ST_503 : Operation 3064 [2/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul142_4" [cnn_lenet.cpp:61]   --->   Operation 3064 'fadd' 'somme_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 10.5>
ST_504 : Operation 3065 [1/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul142_4" [cnn_lenet.cpp:61]   --->   Operation 3065 'fadd' 'somme_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 10.5>
ST_505 : Operation 3066 [4/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul162_4" [cnn_lenet.cpp:62]   --->   Operation 3066 'fadd' 'somme_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 10.5>
ST_506 : Operation 3067 [3/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul162_4" [cnn_lenet.cpp:62]   --->   Operation 3067 'fadd' 'somme_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 10.5>
ST_507 : Operation 3068 [2/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul162_4" [cnn_lenet.cpp:62]   --->   Operation 3068 'fadd' 'somme_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 10.5>
ST_508 : Operation 3069 [1/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul162_4" [cnn_lenet.cpp:62]   --->   Operation 3069 'fadd' 'somme_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 10.5>
ST_509 : Operation 3070 [4/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul182_4" [cnn_lenet.cpp:63]   --->   Operation 3070 'fadd' 'somme_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 10.5>
ST_510 : Operation 3071 [3/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul182_4" [cnn_lenet.cpp:63]   --->   Operation 3071 'fadd' 'somme_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 10.5>
ST_511 : Operation 3072 [2/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul182_4" [cnn_lenet.cpp:63]   --->   Operation 3072 'fadd' 'somme_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 10.5>
ST_512 : Operation 3073 [1/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul182_4" [cnn_lenet.cpp:63]   --->   Operation 3073 'fadd' 'somme_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 10.5>
ST_513 : Operation 3074 [4/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul82_4_1" [cnn_lenet.cpp:58]   --->   Operation 3074 'fadd' 'somme_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 10.5>
ST_514 : Operation 3075 [3/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul82_4_1" [cnn_lenet.cpp:58]   --->   Operation 3075 'fadd' 'somme_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 10.5>
ST_515 : Operation 3076 [2/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul82_4_1" [cnn_lenet.cpp:58]   --->   Operation 3076 'fadd' 'somme_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 10.5>
ST_516 : Operation 3077 [1/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul82_4_1" [cnn_lenet.cpp:58]   --->   Operation 3077 'fadd' 'somme_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 10.5>
ST_517 : Operation 3078 [4/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul102_4_1" [cnn_lenet.cpp:59]   --->   Operation 3078 'fadd' 'somme_128' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 10.5>
ST_518 : Operation 3079 [3/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul102_4_1" [cnn_lenet.cpp:59]   --->   Operation 3079 'fadd' 'somme_128' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 10.5>
ST_519 : Operation 3080 [2/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul102_4_1" [cnn_lenet.cpp:59]   --->   Operation 3080 'fadd' 'somme_128' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 10.5>
ST_520 : Operation 3081 [1/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul102_4_1" [cnn_lenet.cpp:59]   --->   Operation 3081 'fadd' 'somme_128' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 10.5>
ST_521 : Operation 3082 [4/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul122_4_1" [cnn_lenet.cpp:60]   --->   Operation 3082 'fadd' 'somme_129' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 10.5>
ST_522 : Operation 3083 [3/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul122_4_1" [cnn_lenet.cpp:60]   --->   Operation 3083 'fadd' 'somme_129' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 10.5>
ST_523 : Operation 3084 [2/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul122_4_1" [cnn_lenet.cpp:60]   --->   Operation 3084 'fadd' 'somme_129' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 10.5>
ST_524 : Operation 3085 [1/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul122_4_1" [cnn_lenet.cpp:60]   --->   Operation 3085 'fadd' 'somme_129' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 10.5>
ST_525 : Operation 3086 [4/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul142_4_1" [cnn_lenet.cpp:61]   --->   Operation 3086 'fadd' 'somme_130' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 10.5>
ST_526 : Operation 3087 [3/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul142_4_1" [cnn_lenet.cpp:61]   --->   Operation 3087 'fadd' 'somme_130' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 10.5>
ST_527 : Operation 3088 [2/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul142_4_1" [cnn_lenet.cpp:61]   --->   Operation 3088 'fadd' 'somme_130' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 10.5>
ST_528 : Operation 3089 [1/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul142_4_1" [cnn_lenet.cpp:61]   --->   Operation 3089 'fadd' 'somme_130' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 10.5>
ST_529 : Operation 3090 [4/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul162_4_1" [cnn_lenet.cpp:62]   --->   Operation 3090 'fadd' 'somme_131' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 10.5>
ST_530 : Operation 3091 [3/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul162_4_1" [cnn_lenet.cpp:62]   --->   Operation 3091 'fadd' 'somme_131' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 10.5>
ST_531 : Operation 3092 [2/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul162_4_1" [cnn_lenet.cpp:62]   --->   Operation 3092 'fadd' 'somme_131' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 10.5>
ST_532 : Operation 3093 [1/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul162_4_1" [cnn_lenet.cpp:62]   --->   Operation 3093 'fadd' 'somme_131' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 10.5>
ST_533 : Operation 3094 [4/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul182_4_1" [cnn_lenet.cpp:63]   --->   Operation 3094 'fadd' 'somme_132' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 10.5>
ST_534 : Operation 3095 [3/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul182_4_1" [cnn_lenet.cpp:63]   --->   Operation 3095 'fadd' 'somme_132' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 10.5>
ST_535 : Operation 3096 [2/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul182_4_1" [cnn_lenet.cpp:63]   --->   Operation 3096 'fadd' 'somme_132' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 10.5>
ST_536 : Operation 3097 [1/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul182_4_1" [cnn_lenet.cpp:63]   --->   Operation 3097 'fadd' 'somme_132' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 10.5>
ST_537 : Operation 3098 [4/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul82_4_2" [cnn_lenet.cpp:58]   --->   Operation 3098 'fadd' 'somme_133' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 10.5>
ST_538 : Operation 3099 [3/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul82_4_2" [cnn_lenet.cpp:58]   --->   Operation 3099 'fadd' 'somme_133' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 10.5>
ST_539 : Operation 3100 [2/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul82_4_2" [cnn_lenet.cpp:58]   --->   Operation 3100 'fadd' 'somme_133' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 10.5>
ST_540 : Operation 3101 [1/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul82_4_2" [cnn_lenet.cpp:58]   --->   Operation 3101 'fadd' 'somme_133' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 10.5>
ST_541 : Operation 3102 [4/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul102_4_2" [cnn_lenet.cpp:59]   --->   Operation 3102 'fadd' 'somme_134' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 10.5>
ST_542 : Operation 3103 [3/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul102_4_2" [cnn_lenet.cpp:59]   --->   Operation 3103 'fadd' 'somme_134' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 10.5>
ST_543 : Operation 3104 [2/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul102_4_2" [cnn_lenet.cpp:59]   --->   Operation 3104 'fadd' 'somme_134' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 10.5>
ST_544 : Operation 3105 [1/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul102_4_2" [cnn_lenet.cpp:59]   --->   Operation 3105 'fadd' 'somme_134' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 10.5>
ST_545 : Operation 3106 [4/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul122_4_2" [cnn_lenet.cpp:60]   --->   Operation 3106 'fadd' 'somme_135' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 10.5>
ST_546 : Operation 3107 [3/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul122_4_2" [cnn_lenet.cpp:60]   --->   Operation 3107 'fadd' 'somme_135' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 10.5>
ST_547 : Operation 3108 [2/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul122_4_2" [cnn_lenet.cpp:60]   --->   Operation 3108 'fadd' 'somme_135' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 10.5>
ST_548 : Operation 3109 [1/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul122_4_2" [cnn_lenet.cpp:60]   --->   Operation 3109 'fadd' 'somme_135' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 10.5>
ST_549 : Operation 3110 [4/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul142_4_2" [cnn_lenet.cpp:61]   --->   Operation 3110 'fadd' 'somme_136' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 10.5>
ST_550 : Operation 3111 [3/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul142_4_2" [cnn_lenet.cpp:61]   --->   Operation 3111 'fadd' 'somme_136' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 10.5>
ST_551 : Operation 3112 [2/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul142_4_2" [cnn_lenet.cpp:61]   --->   Operation 3112 'fadd' 'somme_136' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 10.5>
ST_552 : Operation 3113 [1/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul142_4_2" [cnn_lenet.cpp:61]   --->   Operation 3113 'fadd' 'somme_136' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 10.5>
ST_553 : Operation 3114 [4/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul162_4_2" [cnn_lenet.cpp:62]   --->   Operation 3114 'fadd' 'somme_137' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 10.5>
ST_554 : Operation 3115 [3/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul162_4_2" [cnn_lenet.cpp:62]   --->   Operation 3115 'fadd' 'somme_137' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 10.5>
ST_555 : Operation 3116 [2/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul162_4_2" [cnn_lenet.cpp:62]   --->   Operation 3116 'fadd' 'somme_137' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 10.5>
ST_556 : Operation 3117 [1/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul162_4_2" [cnn_lenet.cpp:62]   --->   Operation 3117 'fadd' 'somme_137' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 10.5>
ST_557 : Operation 3118 [4/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul182_4_2" [cnn_lenet.cpp:63]   --->   Operation 3118 'fadd' 'somme_138' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 10.5>
ST_558 : Operation 3119 [3/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul182_4_2" [cnn_lenet.cpp:63]   --->   Operation 3119 'fadd' 'somme_138' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 10.5>
ST_559 : Operation 3120 [2/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul182_4_2" [cnn_lenet.cpp:63]   --->   Operation 3120 'fadd' 'somme_138' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 10.5>
ST_560 : Operation 3121 [1/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul182_4_2" [cnn_lenet.cpp:63]   --->   Operation 3121 'fadd' 'somme_138' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 10.5>
ST_561 : Operation 3122 [4/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul82_4_3" [cnn_lenet.cpp:58]   --->   Operation 3122 'fadd' 'somme_139' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 10.5>
ST_562 : Operation 3123 [3/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul82_4_3" [cnn_lenet.cpp:58]   --->   Operation 3123 'fadd' 'somme_139' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 10.5>
ST_563 : Operation 3124 [2/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul82_4_3" [cnn_lenet.cpp:58]   --->   Operation 3124 'fadd' 'somme_139' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 10.5>
ST_564 : Operation 3125 [1/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul82_4_3" [cnn_lenet.cpp:58]   --->   Operation 3125 'fadd' 'somme_139' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 10.5>
ST_565 : Operation 3126 [4/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul102_4_3" [cnn_lenet.cpp:59]   --->   Operation 3126 'fadd' 'somme_140' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 10.5>
ST_566 : Operation 3127 [3/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul102_4_3" [cnn_lenet.cpp:59]   --->   Operation 3127 'fadd' 'somme_140' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 10.5>
ST_567 : Operation 3128 [2/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul102_4_3" [cnn_lenet.cpp:59]   --->   Operation 3128 'fadd' 'somme_140' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 10.5>
ST_568 : Operation 3129 [1/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul102_4_3" [cnn_lenet.cpp:59]   --->   Operation 3129 'fadd' 'somme_140' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 10.5>
ST_569 : Operation 3130 [4/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul122_4_3" [cnn_lenet.cpp:60]   --->   Operation 3130 'fadd' 'somme_141' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 10.5>
ST_570 : Operation 3131 [3/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul122_4_3" [cnn_lenet.cpp:60]   --->   Operation 3131 'fadd' 'somme_141' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 10.5>
ST_571 : Operation 3132 [2/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul122_4_3" [cnn_lenet.cpp:60]   --->   Operation 3132 'fadd' 'somme_141' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 10.5>
ST_572 : Operation 3133 [1/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul122_4_3" [cnn_lenet.cpp:60]   --->   Operation 3133 'fadd' 'somme_141' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 10.5>
ST_573 : Operation 3134 [4/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul142_4_3" [cnn_lenet.cpp:61]   --->   Operation 3134 'fadd' 'somme_142' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 10.5>
ST_574 : Operation 3135 [3/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul142_4_3" [cnn_lenet.cpp:61]   --->   Operation 3135 'fadd' 'somme_142' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 10.5>
ST_575 : Operation 3136 [2/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul142_4_3" [cnn_lenet.cpp:61]   --->   Operation 3136 'fadd' 'somme_142' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 10.5>
ST_576 : Operation 3137 [1/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul142_4_3" [cnn_lenet.cpp:61]   --->   Operation 3137 'fadd' 'somme_142' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 10.5>
ST_577 : Operation 3138 [4/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul162_4_3" [cnn_lenet.cpp:62]   --->   Operation 3138 'fadd' 'somme_143' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 10.5>
ST_578 : Operation 3139 [3/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul162_4_3" [cnn_lenet.cpp:62]   --->   Operation 3139 'fadd' 'somme_143' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 10.5>
ST_579 : Operation 3140 [2/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul162_4_3" [cnn_lenet.cpp:62]   --->   Operation 3140 'fadd' 'somme_143' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 10.5>
ST_580 : Operation 3141 [1/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul162_4_3" [cnn_lenet.cpp:62]   --->   Operation 3141 'fadd' 'somme_143' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 10.5>
ST_581 : Operation 3142 [4/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul182_4_3" [cnn_lenet.cpp:63]   --->   Operation 3142 'fadd' 'somme_144' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 10.5>
ST_582 : Operation 3143 [3/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul182_4_3" [cnn_lenet.cpp:63]   --->   Operation 3143 'fadd' 'somme_144' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 10.5>
ST_583 : Operation 3144 [2/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul182_4_3" [cnn_lenet.cpp:63]   --->   Operation 3144 'fadd' 'somme_144' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 10.5>
ST_584 : Operation 3145 [1/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul182_4_3" [cnn_lenet.cpp:63]   --->   Operation 3145 'fadd' 'somme_144' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 10.5>
ST_585 : Operation 3146 [4/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul82_4_4" [cnn_lenet.cpp:58]   --->   Operation 3146 'fadd' 'somme_145' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 10.5>
ST_586 : Operation 3147 [3/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul82_4_4" [cnn_lenet.cpp:58]   --->   Operation 3147 'fadd' 'somme_145' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 10.5>
ST_587 : Operation 3148 [2/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul82_4_4" [cnn_lenet.cpp:58]   --->   Operation 3148 'fadd' 'somme_145' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 10.5>
ST_588 : Operation 3149 [1/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul82_4_4" [cnn_lenet.cpp:58]   --->   Operation 3149 'fadd' 'somme_145' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 10.5>
ST_589 : Operation 3150 [4/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul102_4_4" [cnn_lenet.cpp:59]   --->   Operation 3150 'fadd' 'somme_146' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 10.5>
ST_590 : Operation 3151 [3/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul102_4_4" [cnn_lenet.cpp:59]   --->   Operation 3151 'fadd' 'somme_146' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 10.5>
ST_591 : Operation 3152 [2/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul102_4_4" [cnn_lenet.cpp:59]   --->   Operation 3152 'fadd' 'somme_146' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 10.5>
ST_592 : Operation 3153 [1/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul102_4_4" [cnn_lenet.cpp:59]   --->   Operation 3153 'fadd' 'somme_146' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 10.5>
ST_593 : Operation 3154 [4/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul122_4_4" [cnn_lenet.cpp:60]   --->   Operation 3154 'fadd' 'somme_147' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 10.5>
ST_594 : Operation 3155 [3/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul122_4_4" [cnn_lenet.cpp:60]   --->   Operation 3155 'fadd' 'somme_147' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 594> <Delay = 10.5>
ST_595 : Operation 3156 [2/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul122_4_4" [cnn_lenet.cpp:60]   --->   Operation 3156 'fadd' 'somme_147' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 10.5>
ST_596 : Operation 3157 [1/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul122_4_4" [cnn_lenet.cpp:60]   --->   Operation 3157 'fadd' 'somme_147' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 10.5>
ST_597 : Operation 3158 [4/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul142_4_4" [cnn_lenet.cpp:61]   --->   Operation 3158 'fadd' 'somme_148' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 10.5>
ST_598 : Operation 3159 [3/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul142_4_4" [cnn_lenet.cpp:61]   --->   Operation 3159 'fadd' 'somme_148' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 10.5>
ST_599 : Operation 3160 [2/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul142_4_4" [cnn_lenet.cpp:61]   --->   Operation 3160 'fadd' 'somme_148' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 10.5>
ST_600 : Operation 3161 [1/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul142_4_4" [cnn_lenet.cpp:61]   --->   Operation 3161 'fadd' 'somme_148' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 10.5>
ST_601 : Operation 3162 [4/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul162_4_4" [cnn_lenet.cpp:62]   --->   Operation 3162 'fadd' 'somme_149' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 10.5>
ST_602 : Operation 3163 [3/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul162_4_4" [cnn_lenet.cpp:62]   --->   Operation 3163 'fadd' 'somme_149' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 10.5>
ST_603 : Operation 3164 [2/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul162_4_4" [cnn_lenet.cpp:62]   --->   Operation 3164 'fadd' 'somme_149' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 10.5>
ST_604 : Operation 3165 [1/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul162_4_4" [cnn_lenet.cpp:62]   --->   Operation 3165 'fadd' 'somme_149' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 10.5>
ST_605 : Operation 3166 [4/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul182_4_4" [cnn_lenet.cpp:63]   --->   Operation 3166 'fadd' 'somme_150' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 10.5>
ST_606 : Operation 3167 [3/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul182_4_4" [cnn_lenet.cpp:63]   --->   Operation 3167 'fadd' 'somme_150' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 10.5>
ST_607 : Operation 3168 [2/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul182_4_4" [cnn_lenet.cpp:63]   --->   Operation 3168 'fadd' 'somme_150' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 10.5>
ST_608 : Operation 3169 [1/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul182_4_4" [cnn_lenet.cpp:63]   --->   Operation 3169 'fadd' 'somme_150' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 5.43>
ST_609 : Operation 3170 [10/10] (5.43ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3170 'call' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 610 <SV = 609> <Delay = 13.9>
ST_610 : Operation 3171 [9/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3171 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 611 <SV = 610> <Delay = 13.9>
ST_611 : Operation 3172 [8/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3172 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 612 <SV = 611> <Delay = 13.9>
ST_612 : Operation 3173 [7/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3173 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 613 <SV = 612> <Delay = 13.9>
ST_613 : Operation 3174 [6/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3174 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 614 <SV = 613> <Delay = 13.9>
ST_614 : Operation 3175 [5/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3175 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 615 <SV = 614> <Delay = 13.9>
ST_615 : Operation 3176 [4/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3176 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 616 <SV = 615> <Delay = 13.9>
ST_616 : Operation 3177 [3/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3177 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 617 <SV = 616> <Delay = 13.9>
ST_617 : Operation 3178 [2/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3178 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 618 <SV = 617> <Delay = 7.50>
ST_618 : Operation 3179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer3_loop_row_Loop_col_loop_str"   --->   Operation 3179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 3180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3181 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 152, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:53]   --->   Operation 3181 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3182 [1/10] (4.24ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_150, i32 %sigmoidLUT_1" [cnn_lenet.cpp:66]   --->   Operation 3182 'call' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_618 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i11 %add_ln66" [cnn_lenet.cpp:66]   --->   Operation 3183 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3184 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %tmp_1" [cnn_lenet.cpp:66]   --->   Operation 3184 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3185 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %zext_ln66_1" [cnn_lenet.cpp:66]   --->   Operation 3185 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3186 [1/1] (3.25ns)   --->   "%store_ln66 = store i32 %bitcast_ln66, i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:66]   --->   Operation 3186 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_618 : Operation 3187 [1/1] (0.00ns)   --->   "%br_ln52 = br void %kernelRow_Loop" [cnn_lenet.cpp:52]   --->   Operation 3187 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 12.205ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', cnn_lenet.cpp:29) of constant 0 on local variable 'i', cnn_lenet.cpp:29 [13]  (1.588 ns)
	'load' operation 6 bit ('i_load', cnn_lenet.cpp:50) on local variable 'i', cnn_lenet.cpp:29 [27]  (0.000 ns)
	'add' operation 6 bit ('add_ln50_1', cnn_lenet.cpp:50) [35]  (1.825 ns)
	'select' operation 6 bit ('select_ln50', cnn_lenet.cpp:50) [36]  (1.188 ns)
	'mul' operation 14 bit ('empty', cnn_lenet.cpp:50) [43]  (4.350 ns)
	'or' operation 13 bit ('empty_17', cnn_lenet.cpp:50) [48]  (0.000 ns)
	'getelementptr' operation 13 bit ('Layer2_Weights_CPU_addr_2', cnn_lenet.cpp:50) [54]  (0.000 ns)
	'load' operation 32 bit ('Layer2_Weights_CPU_load', cnn_lenet.cpp:50) on array 'Layer2_Weights_CPU' [55]  (3.254 ns)

 <State 2>: 14.290ns
The critical path consists of the following:
	'load' operation 3 bit ('j_load', cnn_lenet.cpp:29) on local variable 'j', cnn_lenet.cpp:29 [25]  (0.000 ns)
	'select' operation 3 bit ('select_ln29', cnn_lenet.cpp:29) [31]  (0.980 ns)
	'add' operation 3 bit ('add_ln51', cnn_lenet.cpp:51) [37]  (1.650 ns)
	'select' operation 3 bit ('select_ln51', cnn_lenet.cpp:51) [40]  (0.980 ns)
	'mul' operation 8 bit ('empty_168', cnn_lenet.cpp:51) [652]  (3.780 ns)
	'add' operation 9 bit ('empty_170', cnn_lenet.cpp:51) [656]  (1.823 ns)
	'add' operation 9 bit ('add_ln59', cnn_lenet.cpp:59) [699]  (1.823 ns)
	'getelementptr' operation 10 bit ('Layer2_Neurons_CPU_addr_1', cnn_lenet.cpp:59) [701]  (0.000 ns)
	'load' operation 32 bit ('Layer2_Neurons_CPU_load_1', cnn_lenet.cpp:59) on array 'Layer2_Neurons_CPU' [702]  (3.254 ns)

 <State 3>: 6.900ns
The critical path consists of the following:
	'add' operation 9 bit ('empty_171', cnn_lenet.cpp:51) [657]  (1.823 ns)
	'add' operation 9 bit ('add_ln60', cnn_lenet.cpp:60) [705]  (1.823 ns)
	'getelementptr' operation 10 bit ('Layer2_Neurons_CPU_addr_2', cnn_lenet.cpp:60) [707]  (0.000 ns)
	'load' operation 32 bit ('Layer2_Neurons_CPU_load_2', cnn_lenet.cpp:60) on array 'Layer2_Neurons_CPU' [708]  (3.254 ns)

 <State 4>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cnn_lenet.cpp:58) [697]  (12.383 ns)

 <State 5>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cnn_lenet.cpp:58) [697]  (12.383 ns)

 <State 6>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', cnn_lenet.cpp:59) [703]  (12.383 ns)

 <State 7>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', cnn_lenet.cpp:60) [709]  (12.383 ns)

 <State 8>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', cnn_lenet.cpp:61) [715]  (12.383 ns)

 <State 9>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', cnn_lenet.cpp:62) [721]  (12.383 ns)

 <State 10>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul6', cnn_lenet.cpp:63) [728]  (12.383 ns)

 <State 11>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_s', cnn_lenet.cpp:58) [739]  (12.383 ns)

 <State 12>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_s', cnn_lenet.cpp:59) [745]  (12.383 ns)

 <State 13>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_s', cnn_lenet.cpp:60) [751]  (12.383 ns)

 <State 14>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_s', cnn_lenet.cpp:61) [757]  (12.383 ns)

 <State 15>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_s', cnn_lenet.cpp:62) [763]  (12.383 ns)

 <State 16>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_s', cnn_lenet.cpp:63) [770]  (12.383 ns)

 <State 17>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_5', cnn_lenet.cpp:58) [781]  (12.383 ns)

 <State 18>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_5', cnn_lenet.cpp:59) [787]  (12.383 ns)

 <State 19>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_5', cnn_lenet.cpp:60) [793]  (12.383 ns)

 <State 20>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_5', cnn_lenet.cpp:61) [799]  (12.383 ns)

 <State 21>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_5', cnn_lenet.cpp:62) [805]  (12.383 ns)

 <State 22>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_5', cnn_lenet.cpp:63) [812]  (12.383 ns)

 <State 23>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_6', cnn_lenet.cpp:58) [823]  (12.383 ns)

 <State 24>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_6', cnn_lenet.cpp:59) [829]  (12.383 ns)

 <State 25>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_6', cnn_lenet.cpp:60) [835]  (12.383 ns)

 <State 26>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_6', cnn_lenet.cpp:61) [841]  (12.383 ns)

 <State 27>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_6', cnn_lenet.cpp:62) [847]  (12.383 ns)

 <State 28>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_6', cnn_lenet.cpp:63) [854]  (12.383 ns)

 <State 29>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_7', cnn_lenet.cpp:58) [865]  (12.383 ns)

 <State 30>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_7', cnn_lenet.cpp:59) [871]  (12.383 ns)

 <State 31>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_7', cnn_lenet.cpp:60) [877]  (12.383 ns)

 <State 32>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_7', cnn_lenet.cpp:61) [883]  (12.383 ns)

 <State 33>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_7', cnn_lenet.cpp:62) [889]  (12.383 ns)

 <State 34>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_7', cnn_lenet.cpp:63) [896]  (12.383 ns)

 <State 35>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_1', cnn_lenet.cpp:58) [902]  (12.383 ns)

 <State 36>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_1', cnn_lenet.cpp:59) [908]  (12.383 ns)

 <State 37>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_1', cnn_lenet.cpp:60) [914]  (12.383 ns)

 <State 38>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_1', cnn_lenet.cpp:61) [920]  (12.383 ns)

 <State 39>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_1', cnn_lenet.cpp:62) [926]  (12.383 ns)

 <State 40>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_1', cnn_lenet.cpp:63) [933]  (12.383 ns)

 <State 41>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_1_1', cnn_lenet.cpp:58) [939]  (12.383 ns)

 <State 42>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_1_1', cnn_lenet.cpp:59) [945]  (12.383 ns)

 <State 43>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_1_1', cnn_lenet.cpp:60) [951]  (12.383 ns)

 <State 44>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_1_1', cnn_lenet.cpp:61) [957]  (12.383 ns)

 <State 45>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_1_1', cnn_lenet.cpp:62) [963]  (12.383 ns)

 <State 46>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_1_1', cnn_lenet.cpp:63) [970]  (12.383 ns)

 <State 47>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_1_2', cnn_lenet.cpp:58) [976]  (12.383 ns)

 <State 48>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_1_2', cnn_lenet.cpp:59) [982]  (12.383 ns)

 <State 49>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_1_2', cnn_lenet.cpp:60) [988]  (12.383 ns)

 <State 50>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_1_2', cnn_lenet.cpp:61) [994]  (12.383 ns)

 <State 51>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_1_2', cnn_lenet.cpp:62) [1000]  (12.383 ns)

 <State 52>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_1_2', cnn_lenet.cpp:63) [1007]  (12.383 ns)

 <State 53>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_1_3', cnn_lenet.cpp:58) [1013]  (12.383 ns)

 <State 54>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_1_3', cnn_lenet.cpp:59) [1019]  (12.383 ns)

 <State 55>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_1_3', cnn_lenet.cpp:60) [1025]  (12.383 ns)

 <State 56>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_1_3', cnn_lenet.cpp:61) [1031]  (12.383 ns)

 <State 57>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_1_3', cnn_lenet.cpp:62) [1037]  (12.383 ns)

 <State 58>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_1_3', cnn_lenet.cpp:63) [1044]  (12.383 ns)

 <State 59>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_1_4', cnn_lenet.cpp:58) [1050]  (12.383 ns)

 <State 60>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_1_4', cnn_lenet.cpp:59) [1056]  (12.383 ns)

 <State 61>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_1_4', cnn_lenet.cpp:60) [1062]  (12.383 ns)

 <State 62>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_1_4', cnn_lenet.cpp:61) [1068]  (12.383 ns)

 <State 63>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_1_4', cnn_lenet.cpp:62) [1074]  (12.383 ns)

 <State 64>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_1_4', cnn_lenet.cpp:63) [1081]  (12.383 ns)

 <State 65>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_2', cnn_lenet.cpp:58) [1087]  (12.383 ns)

 <State 66>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_2', cnn_lenet.cpp:59) [1093]  (12.383 ns)

 <State 67>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_2', cnn_lenet.cpp:60) [1099]  (12.383 ns)

 <State 68>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_2', cnn_lenet.cpp:61) [1105]  (12.383 ns)

 <State 69>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_2', cnn_lenet.cpp:62) [1111]  (12.383 ns)

 <State 70>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_2', cnn_lenet.cpp:63) [1118]  (12.383 ns)

 <State 71>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_2_1', cnn_lenet.cpp:58) [1124]  (12.383 ns)

 <State 72>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_2_1', cnn_lenet.cpp:59) [1130]  (12.383 ns)

 <State 73>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_2_1', cnn_lenet.cpp:60) [1136]  (12.383 ns)

 <State 74>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_2_1', cnn_lenet.cpp:61) [1142]  (12.383 ns)

 <State 75>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_2_1', cnn_lenet.cpp:62) [1148]  (12.383 ns)

 <State 76>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_2_1', cnn_lenet.cpp:63) [1155]  (12.383 ns)

 <State 77>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_2_2', cnn_lenet.cpp:58) [1161]  (12.383 ns)

 <State 78>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_2_2', cnn_lenet.cpp:59) [1167]  (12.383 ns)

 <State 79>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_2_2', cnn_lenet.cpp:60) [1173]  (12.383 ns)

 <State 80>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_2_2', cnn_lenet.cpp:61) [1179]  (12.383 ns)

 <State 81>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_2_2', cnn_lenet.cpp:62) [1185]  (12.383 ns)

 <State 82>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_2_2', cnn_lenet.cpp:63) [1192]  (12.383 ns)

 <State 83>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_2_3', cnn_lenet.cpp:58) [1198]  (12.383 ns)

 <State 84>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_2_3', cnn_lenet.cpp:59) [1204]  (12.383 ns)

 <State 85>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_2_3', cnn_lenet.cpp:60) [1210]  (12.383 ns)

 <State 86>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_2_3', cnn_lenet.cpp:61) [1216]  (12.383 ns)

 <State 87>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_2_3', cnn_lenet.cpp:62) [1222]  (12.383 ns)

 <State 88>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_2_3', cnn_lenet.cpp:63) [1229]  (12.383 ns)

 <State 89>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_2_4', cnn_lenet.cpp:58) [1235]  (12.383 ns)

 <State 90>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_2_4', cnn_lenet.cpp:59) [1241]  (12.383 ns)

 <State 91>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_2_4', cnn_lenet.cpp:60) [1247]  (12.383 ns)

 <State 92>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_2_4', cnn_lenet.cpp:61) [1253]  (12.383 ns)

 <State 93>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_2_4', cnn_lenet.cpp:62) [1259]  (12.383 ns)

 <State 94>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_2_4', cnn_lenet.cpp:63) [1266]  (12.383 ns)

 <State 95>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_3', cnn_lenet.cpp:58) [1272]  (12.383 ns)

 <State 96>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_3', cnn_lenet.cpp:59) [1278]  (12.383 ns)

 <State 97>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_3', cnn_lenet.cpp:60) [1284]  (12.383 ns)

 <State 98>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_3', cnn_lenet.cpp:61) [1290]  (12.383 ns)

 <State 99>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_3', cnn_lenet.cpp:62) [1296]  (12.383 ns)

 <State 100>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_3', cnn_lenet.cpp:63) [1303]  (12.383 ns)

 <State 101>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_3_1', cnn_lenet.cpp:58) [1309]  (12.383 ns)

 <State 102>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_3_1', cnn_lenet.cpp:59) [1315]  (12.383 ns)

 <State 103>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_3_1', cnn_lenet.cpp:60) [1321]  (12.383 ns)

 <State 104>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_3_1', cnn_lenet.cpp:61) [1327]  (12.383 ns)

 <State 105>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_3_1', cnn_lenet.cpp:62) [1333]  (12.383 ns)

 <State 106>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_3_1', cnn_lenet.cpp:63) [1340]  (12.383 ns)

 <State 107>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_3_2', cnn_lenet.cpp:58) [1346]  (12.383 ns)

 <State 108>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_3_2', cnn_lenet.cpp:59) [1352]  (12.383 ns)

 <State 109>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_3_2', cnn_lenet.cpp:60) [1358]  (12.383 ns)

 <State 110>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_3_2', cnn_lenet.cpp:61) [1364]  (12.383 ns)

 <State 111>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_3_2', cnn_lenet.cpp:62) [1370]  (12.383 ns)

 <State 112>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_3_2', cnn_lenet.cpp:63) [1377]  (12.383 ns)

 <State 113>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_3_3', cnn_lenet.cpp:58) [1383]  (12.383 ns)

 <State 114>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_3_3', cnn_lenet.cpp:59) [1389]  (12.383 ns)

 <State 115>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_3_3', cnn_lenet.cpp:60) [1395]  (12.383 ns)

 <State 116>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_3_3', cnn_lenet.cpp:61) [1401]  (12.383 ns)

 <State 117>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_3_3', cnn_lenet.cpp:62) [1407]  (12.383 ns)

 <State 118>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_3_3', cnn_lenet.cpp:63) [1414]  (12.383 ns)

 <State 119>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_3_4', cnn_lenet.cpp:58) [1420]  (12.383 ns)

 <State 120>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_3_4', cnn_lenet.cpp:59) [1426]  (12.383 ns)

 <State 121>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_3_4', cnn_lenet.cpp:60) [1432]  (12.383 ns)

 <State 122>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_3_4', cnn_lenet.cpp:61) [1438]  (12.383 ns)

 <State 123>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_3_4', cnn_lenet.cpp:62) [1444]  (12.383 ns)

 <State 124>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_3_4', cnn_lenet.cpp:63) [1451]  (12.383 ns)

 <State 125>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_4', cnn_lenet.cpp:58) [1457]  (12.383 ns)

 <State 126>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_4', cnn_lenet.cpp:59) [1463]  (12.383 ns)

 <State 127>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_4', cnn_lenet.cpp:60) [1470]  (12.383 ns)

 <State 128>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_4', cnn_lenet.cpp:61) [1476]  (12.383 ns)

 <State 129>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4', cnn_lenet.cpp:62) [1482]  (12.383 ns)

 <State 130>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4', cnn_lenet.cpp:63) [1489]  (12.383 ns)

 <State 131>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_4_1', cnn_lenet.cpp:58) [1495]  (12.383 ns)

 <State 132>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_4_1', cnn_lenet.cpp:59) [1501]  (12.383 ns)

 <State 133>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_4_1', cnn_lenet.cpp:60) [1508]  (12.383 ns)

 <State 134>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_4_1', cnn_lenet.cpp:61) [1514]  (12.383 ns)

 <State 135>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4_1', cnn_lenet.cpp:62) [1520]  (12.383 ns)

 <State 136>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4_1', cnn_lenet.cpp:63) [1527]  (12.383 ns)

 <State 137>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_4_2', cnn_lenet.cpp:58) [1533]  (12.383 ns)

 <State 138>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_4_2', cnn_lenet.cpp:59) [1539]  (12.383 ns)

 <State 139>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_4_2', cnn_lenet.cpp:60) [1546]  (12.383 ns)

 <State 140>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_4_2', cnn_lenet.cpp:61) [1552]  (12.383 ns)

 <State 141>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4_2', cnn_lenet.cpp:62) [1558]  (12.383 ns)

 <State 142>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4_2', cnn_lenet.cpp:63) [1565]  (12.383 ns)

 <State 143>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_4_3', cnn_lenet.cpp:58) [1571]  (12.383 ns)

 <State 144>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_4_3', cnn_lenet.cpp:59) [1577]  (12.383 ns)

 <State 145>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_4_3', cnn_lenet.cpp:60) [1584]  (12.383 ns)

 <State 146>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_4_3', cnn_lenet.cpp:61) [1590]  (12.383 ns)

 <State 147>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4_3', cnn_lenet.cpp:62) [1596]  (12.383 ns)

 <State 148>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4_3', cnn_lenet.cpp:63) [1603]  (12.383 ns)

 <State 149>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul82_4_4', cnn_lenet.cpp:58) [1609]  (12.383 ns)

 <State 150>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_4_4', cnn_lenet.cpp:59) [1615]  (12.383 ns)

 <State 151>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul122_4_4', cnn_lenet.cpp:60) [1622]  (12.383 ns)

 <State 152>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul142_4_4', cnn_lenet.cpp:61) [1628]  (12.383 ns)

 <State 153>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4_4', cnn_lenet.cpp:62) [1634]  (12.383 ns)

 <State 154>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4_4', cnn_lenet.cpp:63) [1641]  (12.383 ns)

 <State 155>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [946]  (10.533 ns)

 <State 156>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [946]  (10.533 ns)

 <State 157>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [946]  (10.533 ns)

 <State 158>: 0.000ns
The critical path consists of the following:

 <State 159>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [952]  (10.533 ns)

 <State 160>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [952]  (10.533 ns)

 <State 161>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [952]  (10.533 ns)

 <State 162>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [952]  (10.533 ns)

 <State 163>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [958]  (10.533 ns)

 <State 164>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [958]  (10.533 ns)

 <State 165>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [958]  (10.533 ns)

 <State 166>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [958]  (10.533 ns)

 <State 167>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [964]  (10.533 ns)

 <State 168>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [964]  (10.533 ns)

 <State 169>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [964]  (10.533 ns)

 <State 170>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [964]  (10.533 ns)

 <State 171>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [971]  (10.533 ns)

 <State 172>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [971]  (10.533 ns)

 <State 173>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [971]  (10.533 ns)

 <State 174>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [971]  (10.533 ns)

 <State 175>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [977]  (10.533 ns)

 <State 176>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [977]  (10.533 ns)

 <State 177>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [977]  (10.533 ns)

 <State 178>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [977]  (10.533 ns)

 <State 179>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [983]  (10.533 ns)

 <State 180>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [983]  (10.533 ns)

 <State 181>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [983]  (10.533 ns)

 <State 182>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [983]  (10.533 ns)

 <State 183>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [989]  (10.533 ns)

 <State 184>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [989]  (10.533 ns)

 <State 185>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [989]  (10.533 ns)

 <State 186>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [989]  (10.533 ns)

 <State 187>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [995]  (10.533 ns)

 <State 188>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [995]  (10.533 ns)

 <State 189>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [995]  (10.533 ns)

 <State 190>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [995]  (10.533 ns)

 <State 191>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1001]  (10.533 ns)

 <State 192>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1001]  (10.533 ns)

 <State 193>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1001]  (10.533 ns)

 <State 194>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1001]  (10.533 ns)

 <State 195>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1008]  (10.533 ns)

 <State 196>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1008]  (10.533 ns)

 <State 197>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1008]  (10.533 ns)

 <State 198>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1008]  (10.533 ns)

 <State 199>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1014]  (10.533 ns)

 <State 200>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1014]  (10.533 ns)

 <State 201>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1014]  (10.533 ns)

 <State 202>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1014]  (10.533 ns)

 <State 203>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1020]  (10.533 ns)

 <State 204>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1020]  (10.533 ns)

 <State 205>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1020]  (10.533 ns)

 <State 206>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1020]  (10.533 ns)

 <State 207>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1026]  (10.533 ns)

 <State 208>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1026]  (10.533 ns)

 <State 209>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1026]  (10.533 ns)

 <State 210>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1026]  (10.533 ns)

 <State 211>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1032]  (10.533 ns)

 <State 212>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1032]  (10.533 ns)

 <State 213>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1032]  (10.533 ns)

 <State 214>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1032]  (10.533 ns)

 <State 215>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1038]  (10.533 ns)

 <State 216>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1038]  (10.533 ns)

 <State 217>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1038]  (10.533 ns)

 <State 218>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1038]  (10.533 ns)

 <State 219>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1045]  (10.533 ns)

 <State 220>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1045]  (10.533 ns)

 <State 221>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1045]  (10.533 ns)

 <State 222>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1045]  (10.533 ns)

 <State 223>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1051]  (10.533 ns)

 <State 224>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1051]  (10.533 ns)

 <State 225>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1051]  (10.533 ns)

 <State 226>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1051]  (10.533 ns)

 <State 227>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1057]  (10.533 ns)

 <State 228>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1057]  (10.533 ns)

 <State 229>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1057]  (10.533 ns)

 <State 230>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1057]  (10.533 ns)

 <State 231>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1063]  (10.533 ns)

 <State 232>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1063]  (10.533 ns)

 <State 233>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1063]  (10.533 ns)

 <State 234>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1063]  (10.533 ns)

 <State 235>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1069]  (10.533 ns)

 <State 236>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1069]  (10.533 ns)

 <State 237>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1069]  (10.533 ns)

 <State 238>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1069]  (10.533 ns)

 <State 239>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1075]  (10.533 ns)

 <State 240>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1075]  (10.533 ns)

 <State 241>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1075]  (10.533 ns)

 <State 242>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1075]  (10.533 ns)

 <State 243>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1082]  (10.533 ns)

 <State 244>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1082]  (10.533 ns)

 <State 245>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1082]  (10.533 ns)

 <State 246>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1082]  (10.533 ns)

 <State 247>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1088]  (10.533 ns)

 <State 248>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1088]  (10.533 ns)

 <State 249>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1088]  (10.533 ns)

 <State 250>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1088]  (10.533 ns)

 <State 251>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1094]  (10.533 ns)

 <State 252>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1094]  (10.533 ns)

 <State 253>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1094]  (10.533 ns)

 <State 254>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1094]  (10.533 ns)

 <State 255>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1100]  (10.533 ns)

 <State 256>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1100]  (10.533 ns)

 <State 257>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1100]  (10.533 ns)

 <State 258>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1100]  (10.533 ns)

 <State 259>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1106]  (10.533 ns)

 <State 260>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1106]  (10.533 ns)

 <State 261>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1106]  (10.533 ns)

 <State 262>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1106]  (10.533 ns)

 <State 263>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1112]  (10.533 ns)

 <State 264>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1112]  (10.533 ns)

 <State 265>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1112]  (10.533 ns)

 <State 266>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1112]  (10.533 ns)

 <State 267>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1119]  (10.533 ns)

 <State 268>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1119]  (10.533 ns)

 <State 269>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1119]  (10.533 ns)

 <State 270>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1119]  (10.533 ns)

 <State 271>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1125]  (10.533 ns)

 <State 272>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1125]  (10.533 ns)

 <State 273>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1125]  (10.533 ns)

 <State 274>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1125]  (10.533 ns)

 <State 275>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1131]  (10.533 ns)

 <State 276>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1131]  (10.533 ns)

 <State 277>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1131]  (10.533 ns)

 <State 278>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1131]  (10.533 ns)

 <State 279>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1137]  (10.533 ns)

 <State 280>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1137]  (10.533 ns)

 <State 281>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1137]  (10.533 ns)

 <State 282>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1137]  (10.533 ns)

 <State 283>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1143]  (10.533 ns)

 <State 284>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1143]  (10.533 ns)

 <State 285>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1143]  (10.533 ns)

 <State 286>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1143]  (10.533 ns)

 <State 287>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1149]  (10.533 ns)

 <State 288>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1149]  (10.533 ns)

 <State 289>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1149]  (10.533 ns)

 <State 290>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1149]  (10.533 ns)

 <State 291>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1156]  (10.533 ns)

 <State 292>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1156]  (10.533 ns)

 <State 293>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1156]  (10.533 ns)

 <State 294>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1156]  (10.533 ns)

 <State 295>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1162]  (10.533 ns)

 <State 296>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1162]  (10.533 ns)

 <State 297>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1162]  (10.533 ns)

 <State 298>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1162]  (10.533 ns)

 <State 299>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1168]  (10.533 ns)

 <State 300>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1168]  (10.533 ns)

 <State 301>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1168]  (10.533 ns)

 <State 302>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1168]  (10.533 ns)

 <State 303>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1174]  (10.533 ns)

 <State 304>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1174]  (10.533 ns)

 <State 305>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1174]  (10.533 ns)

 <State 306>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1174]  (10.533 ns)

 <State 307>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1180]  (10.533 ns)

 <State 308>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1180]  (10.533 ns)

 <State 309>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1180]  (10.533 ns)

 <State 310>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1180]  (10.533 ns)

 <State 311>: 0.000ns
The critical path consists of the following:

 <State 312>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1186]  (10.533 ns)

 <State 313>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1186]  (10.533 ns)

 <State 314>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1186]  (10.533 ns)

 <State 315>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1186]  (10.533 ns)

 <State 316>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1193]  (10.533 ns)

 <State 317>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1193]  (10.533 ns)

 <State 318>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1193]  (10.533 ns)

 <State 319>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1193]  (10.533 ns)

 <State 320>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1199]  (10.533 ns)

 <State 321>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1199]  (10.533 ns)

 <State 322>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1199]  (10.533 ns)

 <State 323>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1199]  (10.533 ns)

 <State 324>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1205]  (10.533 ns)

 <State 325>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1205]  (10.533 ns)

 <State 326>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1205]  (10.533 ns)

 <State 327>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1205]  (10.533 ns)

 <State 328>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1211]  (10.533 ns)

 <State 329>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1211]  (10.533 ns)

 <State 330>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1211]  (10.533 ns)

 <State 331>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1211]  (10.533 ns)

 <State 332>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1217]  (10.533 ns)

 <State 333>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1217]  (10.533 ns)

 <State 334>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1217]  (10.533 ns)

 <State 335>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1217]  (10.533 ns)

 <State 336>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1223]  (10.533 ns)

 <State 337>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1223]  (10.533 ns)

 <State 338>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1223]  (10.533 ns)

 <State 339>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1223]  (10.533 ns)

 <State 340>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1230]  (10.533 ns)

 <State 341>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1230]  (10.533 ns)

 <State 342>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1230]  (10.533 ns)

 <State 343>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1230]  (10.533 ns)

 <State 344>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1236]  (10.533 ns)

 <State 345>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1236]  (10.533 ns)

 <State 346>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1236]  (10.533 ns)

 <State 347>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1236]  (10.533 ns)

 <State 348>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1242]  (10.533 ns)

 <State 349>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1242]  (10.533 ns)

 <State 350>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1242]  (10.533 ns)

 <State 351>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1242]  (10.533 ns)

 <State 352>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1248]  (10.533 ns)

 <State 353>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1248]  (10.533 ns)

 <State 354>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1248]  (10.533 ns)

 <State 355>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1248]  (10.533 ns)

 <State 356>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1254]  (10.533 ns)

 <State 357>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1254]  (10.533 ns)

 <State 358>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1254]  (10.533 ns)

 <State 359>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1254]  (10.533 ns)

 <State 360>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1260]  (10.533 ns)

 <State 361>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1260]  (10.533 ns)

 <State 362>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1260]  (10.533 ns)

 <State 363>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1260]  (10.533 ns)

 <State 364>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1267]  (10.533 ns)

 <State 365>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1267]  (10.533 ns)

 <State 366>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1267]  (10.533 ns)

 <State 367>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1267]  (10.533 ns)

 <State 368>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1273]  (10.533 ns)

 <State 369>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1273]  (10.533 ns)

 <State 370>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1273]  (10.533 ns)

 <State 371>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1273]  (10.533 ns)

 <State 372>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1279]  (10.533 ns)

 <State 373>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1279]  (10.533 ns)

 <State 374>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1279]  (10.533 ns)

 <State 375>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1279]  (10.533 ns)

 <State 376>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1285]  (10.533 ns)

 <State 377>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1285]  (10.533 ns)

 <State 378>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1285]  (10.533 ns)

 <State 379>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1285]  (10.533 ns)

 <State 380>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1291]  (10.533 ns)

 <State 381>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1291]  (10.533 ns)

 <State 382>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1291]  (10.533 ns)

 <State 383>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1291]  (10.533 ns)

 <State 384>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1297]  (10.533 ns)

 <State 385>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1297]  (10.533 ns)

 <State 386>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1297]  (10.533 ns)

 <State 387>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1297]  (10.533 ns)

 <State 388>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1304]  (10.533 ns)

 <State 389>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1304]  (10.533 ns)

 <State 390>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1304]  (10.533 ns)

 <State 391>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1304]  (10.533 ns)

 <State 392>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1310]  (10.533 ns)

 <State 393>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1310]  (10.533 ns)

 <State 394>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1310]  (10.533 ns)

 <State 395>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1310]  (10.533 ns)

 <State 396>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1316]  (10.533 ns)

 <State 397>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1316]  (10.533 ns)

 <State 398>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1316]  (10.533 ns)

 <State 399>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1316]  (10.533 ns)

 <State 400>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1322]  (10.533 ns)

 <State 401>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1322]  (10.533 ns)

 <State 402>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1322]  (10.533 ns)

 <State 403>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1322]  (10.533 ns)

 <State 404>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1328]  (10.533 ns)

 <State 405>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1328]  (10.533 ns)

 <State 406>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1328]  (10.533 ns)

 <State 407>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1328]  (10.533 ns)

 <State 408>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1334]  (10.533 ns)

 <State 409>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1334]  (10.533 ns)

 <State 410>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1334]  (10.533 ns)

 <State 411>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1334]  (10.533 ns)

 <State 412>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1341]  (10.533 ns)

 <State 413>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1341]  (10.533 ns)

 <State 414>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1341]  (10.533 ns)

 <State 415>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1341]  (10.533 ns)

 <State 416>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1347]  (10.533 ns)

 <State 417>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1347]  (10.533 ns)

 <State 418>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1347]  (10.533 ns)

 <State 419>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1347]  (10.533 ns)

 <State 420>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1353]  (10.533 ns)

 <State 421>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1353]  (10.533 ns)

 <State 422>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1353]  (10.533 ns)

 <State 423>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1353]  (10.533 ns)

 <State 424>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1359]  (10.533 ns)

 <State 425>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1359]  (10.533 ns)

 <State 426>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1359]  (10.533 ns)

 <State 427>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1359]  (10.533 ns)

 <State 428>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1365]  (10.533 ns)

 <State 429>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1365]  (10.533 ns)

 <State 430>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1365]  (10.533 ns)

 <State 431>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1365]  (10.533 ns)

 <State 432>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1371]  (10.533 ns)

 <State 433>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1371]  (10.533 ns)

 <State 434>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1371]  (10.533 ns)

 <State 435>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1371]  (10.533 ns)

 <State 436>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1378]  (10.533 ns)

 <State 437>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1378]  (10.533 ns)

 <State 438>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1378]  (10.533 ns)

 <State 439>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1378]  (10.533 ns)

 <State 440>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1384]  (10.533 ns)

 <State 441>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1384]  (10.533 ns)

 <State 442>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1384]  (10.533 ns)

 <State 443>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1384]  (10.533 ns)

 <State 444>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1390]  (10.533 ns)

 <State 445>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1390]  (10.533 ns)

 <State 446>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1390]  (10.533 ns)

 <State 447>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1390]  (10.533 ns)

 <State 448>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1396]  (10.533 ns)

 <State 449>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1396]  (10.533 ns)

 <State 450>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1396]  (10.533 ns)

 <State 451>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1396]  (10.533 ns)

 <State 452>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1402]  (10.533 ns)

 <State 453>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1402]  (10.533 ns)

 <State 454>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1402]  (10.533 ns)

 <State 455>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1402]  (10.533 ns)

 <State 456>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1408]  (10.533 ns)

 <State 457>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1408]  (10.533 ns)

 <State 458>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1408]  (10.533 ns)

 <State 459>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1408]  (10.533 ns)

 <State 460>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1415]  (10.533 ns)

 <State 461>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1415]  (10.533 ns)

 <State 462>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1415]  (10.533 ns)

 <State 463>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1415]  (10.533 ns)

 <State 464>: 0.000ns
The critical path consists of the following:

 <State 465>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1421]  (10.533 ns)

 <State 466>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1421]  (10.533 ns)

 <State 467>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1421]  (10.533 ns)

 <State 468>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1421]  (10.533 ns)

 <State 469>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1427]  (10.533 ns)

 <State 470>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1427]  (10.533 ns)

 <State 471>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1427]  (10.533 ns)

 <State 472>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1427]  (10.533 ns)

 <State 473>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1433]  (10.533 ns)

 <State 474>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1433]  (10.533 ns)

 <State 475>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1433]  (10.533 ns)

 <State 476>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1433]  (10.533 ns)

 <State 477>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1439]  (10.533 ns)

 <State 478>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1439]  (10.533 ns)

 <State 479>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1439]  (10.533 ns)

 <State 480>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1439]  (10.533 ns)

 <State 481>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1445]  (10.533 ns)

 <State 482>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1445]  (10.533 ns)

 <State 483>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1445]  (10.533 ns)

 <State 484>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1445]  (10.533 ns)

 <State 485>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1452]  (10.533 ns)

 <State 486>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1452]  (10.533 ns)

 <State 487>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1452]  (10.533 ns)

 <State 488>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1452]  (10.533 ns)

 <State 489>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1458]  (10.533 ns)

 <State 490>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1458]  (10.533 ns)

 <State 491>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1458]  (10.533 ns)

 <State 492>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1458]  (10.533 ns)

 <State 493>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1464]  (10.533 ns)

 <State 494>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1464]  (10.533 ns)

 <State 495>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1464]  (10.533 ns)

 <State 496>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1464]  (10.533 ns)

 <State 497>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1471]  (10.533 ns)

 <State 498>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1471]  (10.533 ns)

 <State 499>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1471]  (10.533 ns)

 <State 500>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1471]  (10.533 ns)

 <State 501>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1477]  (10.533 ns)

 <State 502>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1477]  (10.533 ns)

 <State 503>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1477]  (10.533 ns)

 <State 504>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1477]  (10.533 ns)

 <State 505>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1483]  (10.533 ns)

 <State 506>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1483]  (10.533 ns)

 <State 507>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1483]  (10.533 ns)

 <State 508>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1483]  (10.533 ns)

 <State 509>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1490]  (10.533 ns)

 <State 510>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1490]  (10.533 ns)

 <State 511>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1490]  (10.533 ns)

 <State 512>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1490]  (10.533 ns)

 <State 513>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1496]  (10.533 ns)

 <State 514>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1496]  (10.533 ns)

 <State 515>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1496]  (10.533 ns)

 <State 516>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1496]  (10.533 ns)

 <State 517>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1502]  (10.533 ns)

 <State 518>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1502]  (10.533 ns)

 <State 519>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1502]  (10.533 ns)

 <State 520>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1502]  (10.533 ns)

 <State 521>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1509]  (10.533 ns)

 <State 522>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1509]  (10.533 ns)

 <State 523>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1509]  (10.533 ns)

 <State 524>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1509]  (10.533 ns)

 <State 525>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1515]  (10.533 ns)

 <State 526>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1515]  (10.533 ns)

 <State 527>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1515]  (10.533 ns)

 <State 528>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1515]  (10.533 ns)

 <State 529>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1521]  (10.533 ns)

 <State 530>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1521]  (10.533 ns)

 <State 531>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1521]  (10.533 ns)

 <State 532>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1521]  (10.533 ns)

 <State 533>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1528]  (10.533 ns)

 <State 534>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1528]  (10.533 ns)

 <State 535>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1528]  (10.533 ns)

 <State 536>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1528]  (10.533 ns)

 <State 537>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1534]  (10.533 ns)

 <State 538>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1534]  (10.533 ns)

 <State 539>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1534]  (10.533 ns)

 <State 540>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1534]  (10.533 ns)

 <State 541>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1540]  (10.533 ns)

 <State 542>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1540]  (10.533 ns)

 <State 543>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1540]  (10.533 ns)

 <State 544>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1540]  (10.533 ns)

 <State 545>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1547]  (10.533 ns)

 <State 546>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1547]  (10.533 ns)

 <State 547>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1547]  (10.533 ns)

 <State 548>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1547]  (10.533 ns)

 <State 549>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1553]  (10.533 ns)

 <State 550>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1553]  (10.533 ns)

 <State 551>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1553]  (10.533 ns)

 <State 552>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1553]  (10.533 ns)

 <State 553>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1559]  (10.533 ns)

 <State 554>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1559]  (10.533 ns)

 <State 555>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1559]  (10.533 ns)

 <State 556>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1559]  (10.533 ns)

 <State 557>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1566]  (10.533 ns)

 <State 558>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1566]  (10.533 ns)

 <State 559>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1566]  (10.533 ns)

 <State 560>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1566]  (10.533 ns)

 <State 561>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1572]  (10.533 ns)

 <State 562>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1572]  (10.533 ns)

 <State 563>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1572]  (10.533 ns)

 <State 564>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1572]  (10.533 ns)

 <State 565>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1578]  (10.533 ns)

 <State 566>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1578]  (10.533 ns)

 <State 567>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1578]  (10.533 ns)

 <State 568>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1578]  (10.533 ns)

 <State 569>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1585]  (10.533 ns)

 <State 570>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1585]  (10.533 ns)

 <State 571>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1585]  (10.533 ns)

 <State 572>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1585]  (10.533 ns)

 <State 573>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1591]  (10.533 ns)

 <State 574>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1591]  (10.533 ns)

 <State 575>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1591]  (10.533 ns)

 <State 576>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1591]  (10.533 ns)

 <State 577>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1597]  (10.533 ns)

 <State 578>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1597]  (10.533 ns)

 <State 579>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1597]  (10.533 ns)

 <State 580>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1597]  (10.533 ns)

 <State 581>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1604]  (10.533 ns)

 <State 582>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1604]  (10.533 ns)

 <State 583>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1604]  (10.533 ns)

 <State 584>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1604]  (10.533 ns)

 <State 585>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1610]  (10.533 ns)

 <State 586>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1610]  (10.533 ns)

 <State 587>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1610]  (10.533 ns)

 <State 588>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:58) [1610]  (10.533 ns)

 <State 589>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1616]  (10.533 ns)

 <State 590>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1616]  (10.533 ns)

 <State 591>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1616]  (10.533 ns)

 <State 592>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1616]  (10.533 ns)

 <State 593>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1623]  (10.533 ns)

 <State 594>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1623]  (10.533 ns)

 <State 595>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1623]  (10.533 ns)

 <State 596>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1623]  (10.533 ns)

 <State 597>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1629]  (10.533 ns)

 <State 598>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1629]  (10.533 ns)

 <State 599>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1629]  (10.533 ns)

 <State 600>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1629]  (10.533 ns)

 <State 601>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1635]  (10.533 ns)

 <State 602>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1635]  (10.533 ns)

 <State 603>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1635]  (10.533 ns)

 <State 604>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1635]  (10.533 ns)

 <State 605>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1642]  (10.533 ns)

 <State 606>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1642]  (10.533 ns)

 <State 607>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1642]  (10.533 ns)

 <State 608>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1642]  (10.533 ns)

 <State 609>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (5.431 ns)

 <State 610>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 611>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 612>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 613>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 614>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 615>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 616>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 617>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (13.966 ns)

 <State 618>: 7.501ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:66) to 'SIGMOID' [1643]  (4.247 ns)
	'store' operation 0 bit ('store_ln66', cnn_lenet.cpp:66) of variable 'bitcast_ln66', cnn_lenet.cpp:66 on array 'Layer3_Neurons_CPU' [1651]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
