# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../tdd_testing.ip_user_files/bd/orx_test_bd/ip/orx_test_bd_xlconcat_0_0/sim/orx_test_bd_xlconcat_0_0.v"
verilog xil_defaultlib  "../../../tdd_testing.ip_user_files/bd/orx_test_bd/ip/orx_test_bd_system_ila_1_0/bd_2/ip/ip_1/bd_33ae_0_g_inst_0_gigantic_mux.v"
verilog xil_defaultlib  "../../../tdd_testing.ip_user_files/bd/orx_test_bd/ip/orx_test_bd_system_ila_1_0/bd_2/ip/ip_1/sim/bd_33ae_0_g_inst_0.v"
verilog xil_defaultlib  "../../../tdd_testing.ip_user_files/bd/orx_test_bd/ip/orx_test_bd_xlconstant_0_0/sim/orx_test_bd_xlconstant_0_0.v"
verilog xil_defaultlib  "../../../tdd_testing.ip_user_files/bd/orx_test_bd/ip/orx_test_bd_xlconstant_1_0/sim/orx_test_bd_xlconstant_1_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
