// Seed: 1570491796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : (  -1  )] id_5;
  ;
  wire id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output tri id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire _id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_7,
      id_8
  );
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_22 = -1;
  assign id_21 = id_7;
  localparam id_23 = 1;
  tri1  [  id_16  |  (  -1  )  : "" ]  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  logic id_43, id_44;
  assign id_41 = -1 + id_44;
  initial $unsigned(18);
  ;
endmodule
