// Seed: 3201291321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_8;
  always_latch @(*) begin
    id_4 <= id_2;
  end
  tri0 id_9;
  assign id_3 = id_1;
  always_latch @(1'h0)
    if (1) id_5 = id_5;
    else if ("") id_5[1] = 1;
    else id_7 <= id_9 ? id_8 : id_6;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  module_0(
      id_3, id_11, id_13, id_9, id_9, id_9, id_14, id_14
  );
endmodule
