** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=22e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=29e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=5e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=49e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=56e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=5e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=74e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=110e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=74e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=88e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=30e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=367e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=2e-6 W=78e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=163e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=2e-6 W=78e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=12e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=12e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.20001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 2.83401 mW
** Area: 8662 (mu_m)^2
** Transit frequency: 13.1771 MHz
** Transit frequency with error factor: 13.1669 MHz
** Slew rate: 12.4185 V/mu_s
** Phase margin: 55.577Â°
** CMRR: 104 dB
** negPSRR: 122 dB
** posPSRR: 105 dB
** VoutMax: 4.79001 V
** VoutMin: 0.160001 V
** VcmMax: 5.10001 V
** VcmMin: 1.46001 V


** Expected Currents: 
** NormalTransistorNmos: 49.7501 muA
** NormalTransistorNmos: 25.3821 muA
** NormalTransistorPmos: -165.499 muA
** NormalTransistorPmos: -20.1359 muA
** NormalTransistorPmos: -20.1369 muA
** NormalTransistorPmos: -20.1359 muA
** NormalTransistorPmos: -20.1369 muA
** NormalTransistorNmos: 40.2691 muA
** NormalTransistorNmos: 40.2681 muA
** NormalTransistorNmos: 20.1351 muA
** NormalTransistorNmos: 20.1351 muA
** NormalTransistorNmos: 275.97 muA
** NormalTransistorPmos: -275.969 muA
** DiodeTransistorNmos: 165.5 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -49.7509 muA
** DiodeTransistorPmos: -25.3829 muA


** Expected Voltages: 
** ibias: 0.569001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.23001  V
** outVoltageBiasXXnXX1: 1.08901  V
** outVoltageBiasXXpXX0: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.13001  V
** innerStageBias: 0.350001  V
** innerTransistorStack1Load1: 4.42001  V
** innerTransistorStack2Load1: 4.42001  V
** sourceTransconductance: 1.94501  V


.END