// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_generic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] y_in;
input  [63:0] x_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] cordic_ctab_table_12_address0;
reg    cordic_ctab_table_12_ce0;
wire   [125:0] cordic_ctab_table_12_q0;
wire   [0:0] icmp_ln841_fu_269_p2;
reg   [0:0] icmp_ln841_reg_851;
wire   [88:0] zext_ln682_fu_297_p1;
wire   [0:0] icmp_ln833_fu_275_p2;
wire   [88:0] r_V_32_fu_365_p3;
wire   [6:0] k_fu_379_p2;
reg   [6:0] k_reg_871;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_385_p3;
reg   [0:0] tmp_reg_876;
wire   [0:0] icmp_ln167_fu_373_p2;
wire   [88:0] tx_V_fu_415_p3;
reg   [88:0] tx_V_reg_881;
wire   [88:0] ty_V_fu_449_p3;
reg   [88:0] ty_V_reg_886;
wire   [0:0] p_Result_25_fu_468_p3;
reg   [0:0] p_Result_25_reg_899;
wire   [0:0] icmp_ln839_fu_462_p2;
wire   [85:0] tmp_V_17_fu_482_p3;
reg   [85:0] tmp_V_17_reg_904;
wire   [31:0] sub_ln848_fu_556_p2;
reg   [31:0] sub_ln848_reg_910;
wire   [31:0] or_ln_fu_656_p3;
reg   [31:0] or_ln_reg_916;
wire   [0:0] icmp_ln858_fu_664_p2;
reg   [0:0] icmp_ln858_reg_921;
wire   [10:0] trunc_ln847_fu_670_p1;
reg   [10:0] trunc_ln847_reg_926;
wire   [85:0] tz_V_fu_718_p3;
wire    ap_CS_fsm_state3;
wire   [63:0] bitcast_ln683_fu_837_p1;
wire    ap_CS_fsm_state4;
reg   [85:0] tmp_V_16_reg_155;
reg   [88:0] p_Val2_29_reg_167;
reg   [88:0] p_Val2_35_reg_176;
reg   [6:0] ush_1_reg_185;
wire   [63:0] grp_fu_212_p2;
reg   [63:0] ap_phi_mux_p_0136_phi_fu_200_p8;
reg   [63:0] p_0136_reg_196;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln192_fu_457_p1;
wire   [63:0] p_Val2_s_fu_219_p1;
wire   [63:0] p_Val2_32_fu_237_p1;
wire   [10:0] tmp_V_14_fu_241_p4;
wire   [11:0] rhs_V_fu_255_p1;
wire   [10:0] tmp_V_12_fu_223_p4;
wire   [11:0] ret_V_fu_259_p2;
wire   [11:0] lhs_V_fu_265_p1;
wire   [51:0] tmp_V_13_fu_233_p1;
wire   [85:0] x_V_fu_287_p4;
wire   [51:0] tmp_V_15_fu_251_p1;
wire   [85:0] shl_ln_fu_301_p4;
wire   [11:0] ret_V_13_fu_281_p2;
wire   [0:0] isNeg_fu_315_p3;
wire   [11:0] sub_ln1321_fu_323_p2;
wire   [11:0] d_exp_fu_329_p3;
wire  signed [31:0] sext_ln1321_fu_337_p1;
wire   [88:0] zext_ln682_1_fu_311_p1;
wire   [88:0] zext_ln1253_fu_341_p1;
wire   [85:0] zext_ln1251_fu_345_p1;
wire   [85:0] r_V_31_fu_355_p2;
wire   [88:0] r_V_fu_349_p2;
wire   [88:0] zext_ln1287_fu_361_p1;
wire   [88:0] zext_ln1253_1_fu_393_p1;
wire   [88:0] r_V_35_fu_397_p2;
wire   [88:0] sub_ln130_fu_403_p2;
wire   [88:0] add_ln130_fu_409_p2;
wire   [88:0] r_V_36_fu_423_p2;
wire   [0:0] tmp_11_fu_429_p3;
wire   [88:0] add_ln130_1_fu_443_p2;
wire   [88:0] sub_ln130_1_fu_437_p2;
wire   [85:0] tmp_V_fu_476_p2;
wire   [63:0] p_Result_1_fu_490_p4;
reg   [63:0] tmp_1_fu_500_p3;
wire   [21:0] trunc_ln1035_fu_518_p1;
wire   [63:0] p_Result_26_fu_522_p3;
reg   [63:0] tmp_s_fu_530_p3;
wire   [31:0] trunc_ln1028_fu_508_p1;
wire   [31:0] trunc_ln1037_fu_538_p1;
wire   [0:0] icmp_ln1029_fu_512_p2;
wire   [31:0] NZeros_fu_542_p2;
wire   [31:0] l_fu_548_p3;
wire   [31:0] lsb_index_fu_562_p2;
wire   [30:0] tmp_14_fu_568_p4;
wire   [6:0] trunc_ln851_fu_584_p1;
wire   [6:0] sub_ln851_fu_588_p2;
wire   [85:0] zext_ln851_fu_594_p1;
wire   [85:0] lshr_ln851_fu_598_p2;
wire   [85:0] p_Result_s_fu_604_p2;
wire   [0:0] icmp_ln851_fu_578_p2;
wire   [0:0] icmp_ln851_1_fu_610_p2;
wire   [0:0] tmp_15_fu_622_p3;
wire   [0:0] p_Result_5_fu_636_p3;
wire   [0:0] xor_ln853_fu_630_p2;
wire   [0:0] and_ln853_fu_644_p2;
wire   [0:0] a_fu_616_p2;
wire   [0:0] or_ln853_fu_650_p2;
wire   [0:0] tmp_12_fu_684_p3;
wire   [84:0] zext_ln369_fu_692_p1;
wire   [84:0] p_Val2_33_cast_fu_674_p4;
wire   [84:0] p_Val2_41_fu_696_p2;
wire   [85:0] zext_ln369_1_fu_702_p1;
wire   [85:0] sub_ln130_2_fu_706_p2;
wire   [85:0] add_ln130_2_fu_712_p2;
wire   [31:0] add_ln858_fu_725_p2;
wire   [85:0] zext_ln858_fu_730_p1;
wire   [31:0] sub_ln858_fu_739_p2;
wire   [85:0] zext_ln858_1_fu_744_p1;
wire   [85:0] lshr_ln858_fu_734_p2;
wire   [85:0] shl_ln858_fu_748_p2;
wire   [63:0] trunc_ln858_fu_753_p1;
wire   [63:0] trunc_ln858_1_fu_757_p1;
wire   [63:0] m_fu_761_p3;
wire   [63:0] zext_ln865_fu_768_p1;
wire   [63:0] m_1_fu_771_p2;
wire   [62:0] m_4_fu_777_p4;
wire   [0:0] tmp_16_fu_791_p3;
wire   [10:0] select_ln869_fu_799_p3;
wire   [10:0] sub_ln869_fu_807_p2;
wire   [10:0] add_ln869_fu_812_p2;
wire   [63:0] m_5_fu_787_p1;
wire   [11:0] tmp_9_fu_818_p3;
wire   [63:0] p_Result_27_fu_825_p5;
reg   [63:0] ap_return_preg;
reg   [19:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_return_preg = 64'd0;
end

atan2_generic_corfYi #(
    .DataWidth( 126 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cordic_ctab_table_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cordic_ctab_table_12_address0),
    .ce0(cordic_ctab_table_12_ce0),
    .q0(cordic_ctab_table_12_q0)
);

MUSIC_top_ddiv_64eOg #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
MUSIC_top_ddiv_64eOg_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in),
    .din1(x_in),
    .ce(1'b1),
    .dout(grp_fu_212_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_preg <= ap_phi_mux_p_0136_phi_fu_200_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln839_fu_462_p2 == 1'd1) & (icmp_ln167_fu_373_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln833_fu_275_p2 == 1'd1) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0136_reg_196 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0136_reg_196 <= bitcast_ln683_fu_837_p1;
    end else if (((icmp_ln841_reg_851 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        p_0136_reg_196 <= grp_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_275_p2 == 1'd0) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_29_reg_167 <= r_V_32_fu_365_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_29_reg_167 <= ty_V_reg_886;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_275_p2 == 1'd0) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_35_reg_176 <= zext_ln682_fu_297_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_35_reg_176 <= tx_V_reg_881;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_275_p2 == 1'd0) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_16_reg_155 <= 86'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_V_16_reg_155 <= tz_V_fu_718_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_275_p2 == 1'd0) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ush_1_reg_185 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ush_1_reg_185 <= k_reg_871;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln841_reg_851 <= icmp_ln841_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_373_p2 == 1'd1) & (icmp_ln839_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln858_reg_921 <= icmp_ln858_fu_664_p2;
        or_ln_reg_916[0] <= or_ln_fu_656_p3[0];
        p_Result_25_reg_899 <= tmp_V_16_reg_155[32'd85];
        sub_ln848_reg_910 <= sub_ln848_fu_556_p2;
        tmp_V_17_reg_904 <= tmp_V_17_fu_482_p3;
        trunc_ln847_reg_926 <= trunc_ln847_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_871 <= k_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_373_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_876 <= p_Val2_29_reg_167[32'd88];
        tx_V_reg_881 <= tx_V_fu_415_p3;
        ty_V_reg_886 <= ty_V_fu_449_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln841_reg_851 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_p_0136_phi_fu_200_p8 = grp_fu_212_p2;
    end else begin
        ap_phi_mux_p_0136_phi_fu_200_p8 = p_0136_reg_196;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return = ap_phi_mux_p_0136_phi_fu_200_p8;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cordic_ctab_table_12_ce0 = 1'b1;
    end else begin
        cordic_ctab_table_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln833_fu_275_p2 == 1'd0) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln833_fu_275_p2 == 1'd1) & (icmp_ln841_fu_269_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((icmp_ln841_fu_269_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln839_fu_462_p2 == 1'd1) & (icmp_ln167_fu_373_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((icmp_ln167_fu_373_p2 == 1'd1) & (icmp_ln839_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NZeros_fu_542_p2 = (trunc_ln1028_fu_508_p1 + trunc_ln1037_fu_538_p1);

assign a_fu_616_p2 = (icmp_ln851_fu_578_p2 & icmp_ln851_1_fu_610_p2);

assign add_ln130_1_fu_443_p2 = (p_Val2_29_reg_167 + r_V_36_fu_423_p2);

assign add_ln130_2_fu_712_p2 = (zext_ln369_1_fu_702_p1 + tmp_V_16_reg_155);

assign add_ln130_fu_409_p2 = (p_Val2_35_reg_176 + r_V_35_fu_397_p2);

assign add_ln858_fu_725_p2 = ($signed(32'd4294967242) + $signed(sub_ln848_reg_910));

assign add_ln869_fu_812_p2 = (select_ln869_fu_799_p3 + sub_ln869_fu_807_p2);

assign and_ln853_fu_644_p2 = (xor_ln853_fu_630_p2 & p_Result_5_fu_636_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign bitcast_ln683_fu_837_p1 = p_Result_27_fu_825_p5;

assign cordic_ctab_table_12_address0 = zext_ln192_fu_457_p1;

assign d_exp_fu_329_p3 = ((isNeg_fu_315_p3[0:0] === 1'b1) ? sub_ln1321_fu_323_p2 : ret_V_13_fu_281_p2);

assign icmp_ln1029_fu_512_p2 = ((p_Result_1_fu_490_p4 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_373_p2 = ((ush_1_reg_185 == 7'd88) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_275_p2 = ((tmp_V_14_fu_241_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln839_fu_462_p2 = ((tmp_V_16_reg_155 == 86'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_269_p2 = ((ret_V_fu_259_p2 < lhs_V_fu_265_p1) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_610_p2 = ((p_Result_s_fu_604_p2 != 86'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_578_p2 = (($signed(tmp_14_fu_568_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln858_fu_664_p2 = (($signed(lsb_index_fu_562_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_315_p3 = ret_V_13_fu_281_p2[32'd11];

assign k_fu_379_p2 = (ush_1_reg_185 + 7'd1);

assign l_fu_548_p3 = ((icmp_ln1029_fu_512_p2[0:0] === 1'b1) ? NZeros_fu_542_p2 : trunc_ln1028_fu_508_p1);

assign lhs_V_fu_265_p1 = tmp_V_12_fu_223_p4;

assign lsb_index_fu_562_p2 = ($signed(32'd4294967243) + $signed(sub_ln848_fu_556_p2));

assign lshr_ln851_fu_598_p2 = 86'd77371252455336267181195263 >> zext_ln851_fu_594_p1;

assign lshr_ln858_fu_734_p2 = tmp_V_17_reg_904 >> zext_ln858_fu_730_p1;

assign m_1_fu_771_p2 = (m_fu_761_p3 + zext_ln865_fu_768_p1);

assign m_4_fu_777_p4 = {{m_1_fu_771_p2[63:1]}};

assign m_5_fu_787_p1 = m_4_fu_777_p4;

assign m_fu_761_p3 = ((icmp_ln858_reg_921[0:0] === 1'b1) ? trunc_ln858_fu_753_p1 : trunc_ln858_1_fu_757_p1);

assign or_ln853_fu_650_p2 = (and_ln853_fu_644_p2 | a_fu_616_p2);

assign or_ln_fu_656_p3 = {{31'd0}, {or_ln853_fu_650_p2}};

assign p_Result_1_fu_490_p4 = {{tmp_V_17_fu_482_p3[85:22]}};

assign p_Result_25_fu_468_p3 = tmp_V_16_reg_155[32'd85];

assign p_Result_26_fu_522_p3 = {{trunc_ln1035_fu_518_p1}, {42'd4398046511103}};

assign p_Result_27_fu_825_p5 = {{tmp_9_fu_818_p3}, {m_5_fu_787_p1[51:0]}};

assign p_Result_5_fu_636_p3 = tmp_V_17_fu_482_p3[lsb_index_fu_562_p2];

assign p_Result_s_fu_604_p2 = (tmp_V_17_fu_482_p3 & lshr_ln851_fu_598_p2);

assign p_Val2_32_fu_237_p1 = y_in;

assign p_Val2_33_cast_fu_674_p4 = {{cordic_ctab_table_12_q0[125:41]}};

assign p_Val2_41_fu_696_p2 = (zext_ln369_fu_692_p1 + p_Val2_33_cast_fu_674_p4);

assign p_Val2_s_fu_219_p1 = x_in;

assign r_V_31_fu_355_p2 = shl_ln_fu_301_p4 >> zext_ln1251_fu_345_p1;

assign r_V_32_fu_365_p3 = ((isNeg_fu_315_p3[0:0] === 1'b1) ? r_V_fu_349_p2 : zext_ln1287_fu_361_p1);

assign r_V_35_fu_397_p2 = $signed(p_Val2_29_reg_167) >>> zext_ln1253_1_fu_393_p1;

assign r_V_36_fu_423_p2 = $signed(p_Val2_35_reg_176) >>> zext_ln1253_1_fu_393_p1;

assign r_V_fu_349_p2 = zext_ln682_1_fu_311_p1 << zext_ln1253_fu_341_p1;

assign ret_V_13_fu_281_p2 = (lhs_V_fu_265_p1 - rhs_V_fu_255_p1);

assign ret_V_fu_259_p2 = (12'd27 + rhs_V_fu_255_p1);

assign rhs_V_fu_255_p1 = tmp_V_14_fu_241_p4;

assign select_ln869_fu_799_p3 = ((tmp_16_fu_791_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1321_fu_337_p1 = $signed(d_exp_fu_329_p3);

assign shl_ln858_fu_748_p2 = tmp_V_17_reg_904 << zext_ln858_1_fu_744_p1;

assign shl_ln_fu_301_p4 = {{{{1'd1}, {tmp_V_15_fu_251_p1}}}, {33'd0}};

assign sub_ln130_1_fu_437_p2 = (p_Val2_29_reg_167 - r_V_36_fu_423_p2);

assign sub_ln130_2_fu_706_p2 = (tmp_V_16_reg_155 - zext_ln369_1_fu_702_p1);

assign sub_ln130_fu_403_p2 = (p_Val2_35_reg_176 - r_V_35_fu_397_p2);

assign sub_ln1321_fu_323_p2 = (12'd0 - ret_V_13_fu_281_p2);

assign sub_ln848_fu_556_p2 = (32'd86 - l_fu_548_p3);

assign sub_ln851_fu_588_p2 = (7'd12 - trunc_ln851_fu_584_p1);

assign sub_ln858_fu_739_p2 = (32'd54 - sub_ln848_reg_910);

assign sub_ln869_fu_807_p2 = (11'd1 - trunc_ln847_reg_926);

assign tmp_11_fu_429_p3 = p_Val2_29_reg_167[32'd88];

assign tmp_12_fu_684_p3 = cordic_ctab_table_12_q0[32'd40];

assign tmp_14_fu_568_p4 = {{lsb_index_fu_562_p2[31:1]}};

assign tmp_15_fu_622_p3 = lsb_index_fu_562_p2[32'd31];

assign tmp_16_fu_791_p3 = m_1_fu_771_p2[32'd54];

always @ (p_Result_1_fu_490_p4) begin
    if (p_Result_1_fu_490_p4[63] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd0;
    end else if (p_Result_1_fu_490_p4[62] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd1;
    end else if (p_Result_1_fu_490_p4[61] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd2;
    end else if (p_Result_1_fu_490_p4[60] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd3;
    end else if (p_Result_1_fu_490_p4[59] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd4;
    end else if (p_Result_1_fu_490_p4[58] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd5;
    end else if (p_Result_1_fu_490_p4[57] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd6;
    end else if (p_Result_1_fu_490_p4[56] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd7;
    end else if (p_Result_1_fu_490_p4[55] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd8;
    end else if (p_Result_1_fu_490_p4[54] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd9;
    end else if (p_Result_1_fu_490_p4[53] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd10;
    end else if (p_Result_1_fu_490_p4[52] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd11;
    end else if (p_Result_1_fu_490_p4[51] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd12;
    end else if (p_Result_1_fu_490_p4[50] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd13;
    end else if (p_Result_1_fu_490_p4[49] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd14;
    end else if (p_Result_1_fu_490_p4[48] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd15;
    end else if (p_Result_1_fu_490_p4[47] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd16;
    end else if (p_Result_1_fu_490_p4[46] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd17;
    end else if (p_Result_1_fu_490_p4[45] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd18;
    end else if (p_Result_1_fu_490_p4[44] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd19;
    end else if (p_Result_1_fu_490_p4[43] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd20;
    end else if (p_Result_1_fu_490_p4[42] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd21;
    end else if (p_Result_1_fu_490_p4[41] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd22;
    end else if (p_Result_1_fu_490_p4[40] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd23;
    end else if (p_Result_1_fu_490_p4[39] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd24;
    end else if (p_Result_1_fu_490_p4[38] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd25;
    end else if (p_Result_1_fu_490_p4[37] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd26;
    end else if (p_Result_1_fu_490_p4[36] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd27;
    end else if (p_Result_1_fu_490_p4[35] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd28;
    end else if (p_Result_1_fu_490_p4[34] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd29;
    end else if (p_Result_1_fu_490_p4[33] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd30;
    end else if (p_Result_1_fu_490_p4[32] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd31;
    end else if (p_Result_1_fu_490_p4[31] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd32;
    end else if (p_Result_1_fu_490_p4[30] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd33;
    end else if (p_Result_1_fu_490_p4[29] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd34;
    end else if (p_Result_1_fu_490_p4[28] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd35;
    end else if (p_Result_1_fu_490_p4[27] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd36;
    end else if (p_Result_1_fu_490_p4[26] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd37;
    end else if (p_Result_1_fu_490_p4[25] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd38;
    end else if (p_Result_1_fu_490_p4[24] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd39;
    end else if (p_Result_1_fu_490_p4[23] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd40;
    end else if (p_Result_1_fu_490_p4[22] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd41;
    end else if (p_Result_1_fu_490_p4[21] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd42;
    end else if (p_Result_1_fu_490_p4[20] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd43;
    end else if (p_Result_1_fu_490_p4[19] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd44;
    end else if (p_Result_1_fu_490_p4[18] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd45;
    end else if (p_Result_1_fu_490_p4[17] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd46;
    end else if (p_Result_1_fu_490_p4[16] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd47;
    end else if (p_Result_1_fu_490_p4[15] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd48;
    end else if (p_Result_1_fu_490_p4[14] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd49;
    end else if (p_Result_1_fu_490_p4[13] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd50;
    end else if (p_Result_1_fu_490_p4[12] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd51;
    end else if (p_Result_1_fu_490_p4[11] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd52;
    end else if (p_Result_1_fu_490_p4[10] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd53;
    end else if (p_Result_1_fu_490_p4[9] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd54;
    end else if (p_Result_1_fu_490_p4[8] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd55;
    end else if (p_Result_1_fu_490_p4[7] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd56;
    end else if (p_Result_1_fu_490_p4[6] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd57;
    end else if (p_Result_1_fu_490_p4[5] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd58;
    end else if (p_Result_1_fu_490_p4[4] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd59;
    end else if (p_Result_1_fu_490_p4[3] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd60;
    end else if (p_Result_1_fu_490_p4[2] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd61;
    end else if (p_Result_1_fu_490_p4[1] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd62;
    end else if (p_Result_1_fu_490_p4[0] == 1'b1) begin
        tmp_1_fu_500_p3 = 64'd63;
    end else begin
        tmp_1_fu_500_p3 = 64'd64;
    end
end

assign tmp_9_fu_818_p3 = {{p_Result_25_reg_899}, {add_ln869_fu_812_p2}};

assign tmp_V_12_fu_223_p4 = {{p_Val2_s_fu_219_p1[62:52]}};

assign tmp_V_13_fu_233_p1 = p_Val2_s_fu_219_p1[51:0];

assign tmp_V_14_fu_241_p4 = {{p_Val2_32_fu_237_p1[62:52]}};

assign tmp_V_15_fu_251_p1 = p_Val2_32_fu_237_p1[51:0];

assign tmp_V_17_fu_482_p3 = ((p_Result_25_fu_468_p3[0:0] === 1'b1) ? tmp_V_fu_476_p2 : tmp_V_16_reg_155);

assign tmp_V_fu_476_p2 = (86'd0 - tmp_V_16_reg_155);

assign tmp_fu_385_p3 = p_Val2_29_reg_167[32'd88];

always @ (p_Result_26_fu_522_p3) begin
    if (p_Result_26_fu_522_p3[63] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd0;
    end else if (p_Result_26_fu_522_p3[62] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd1;
    end else if (p_Result_26_fu_522_p3[61] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd2;
    end else if (p_Result_26_fu_522_p3[60] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd3;
    end else if (p_Result_26_fu_522_p3[59] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd4;
    end else if (p_Result_26_fu_522_p3[58] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd5;
    end else if (p_Result_26_fu_522_p3[57] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd6;
    end else if (p_Result_26_fu_522_p3[56] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd7;
    end else if (p_Result_26_fu_522_p3[55] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd8;
    end else if (p_Result_26_fu_522_p3[54] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd9;
    end else if (p_Result_26_fu_522_p3[53] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd10;
    end else if (p_Result_26_fu_522_p3[52] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd11;
    end else if (p_Result_26_fu_522_p3[51] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd12;
    end else if (p_Result_26_fu_522_p3[50] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd13;
    end else if (p_Result_26_fu_522_p3[49] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd14;
    end else if (p_Result_26_fu_522_p3[48] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd15;
    end else if (p_Result_26_fu_522_p3[47] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd16;
    end else if (p_Result_26_fu_522_p3[46] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd17;
    end else if (p_Result_26_fu_522_p3[45] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd18;
    end else if (p_Result_26_fu_522_p3[44] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd19;
    end else if (p_Result_26_fu_522_p3[43] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd20;
    end else if (p_Result_26_fu_522_p3[42] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd21;
    end else if (p_Result_26_fu_522_p3[41] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd22;
    end else if (p_Result_26_fu_522_p3[40] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd23;
    end else if (p_Result_26_fu_522_p3[39] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd24;
    end else if (p_Result_26_fu_522_p3[38] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd25;
    end else if (p_Result_26_fu_522_p3[37] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd26;
    end else if (p_Result_26_fu_522_p3[36] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd27;
    end else if (p_Result_26_fu_522_p3[35] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd28;
    end else if (p_Result_26_fu_522_p3[34] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd29;
    end else if (p_Result_26_fu_522_p3[33] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd30;
    end else if (p_Result_26_fu_522_p3[32] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd31;
    end else if (p_Result_26_fu_522_p3[31] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd32;
    end else if (p_Result_26_fu_522_p3[30] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd33;
    end else if (p_Result_26_fu_522_p3[29] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd34;
    end else if (p_Result_26_fu_522_p3[28] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd35;
    end else if (p_Result_26_fu_522_p3[27] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd36;
    end else if (p_Result_26_fu_522_p3[26] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd37;
    end else if (p_Result_26_fu_522_p3[25] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd38;
    end else if (p_Result_26_fu_522_p3[24] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd39;
    end else if (p_Result_26_fu_522_p3[23] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd40;
    end else if (p_Result_26_fu_522_p3[22] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd41;
    end else if (p_Result_26_fu_522_p3[21] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd42;
    end else if (p_Result_26_fu_522_p3[20] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd43;
    end else if (p_Result_26_fu_522_p3[19] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd44;
    end else if (p_Result_26_fu_522_p3[18] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd45;
    end else if (p_Result_26_fu_522_p3[17] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd46;
    end else if (p_Result_26_fu_522_p3[16] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd47;
    end else if (p_Result_26_fu_522_p3[15] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd48;
    end else if (p_Result_26_fu_522_p3[14] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd49;
    end else if (p_Result_26_fu_522_p3[13] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd50;
    end else if (p_Result_26_fu_522_p3[12] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd51;
    end else if (p_Result_26_fu_522_p3[11] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd52;
    end else if (p_Result_26_fu_522_p3[10] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd53;
    end else if (p_Result_26_fu_522_p3[9] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd54;
    end else if (p_Result_26_fu_522_p3[8] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd55;
    end else if (p_Result_26_fu_522_p3[7] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd56;
    end else if (p_Result_26_fu_522_p3[6] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd57;
    end else if (p_Result_26_fu_522_p3[5] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd58;
    end else if (p_Result_26_fu_522_p3[4] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd59;
    end else if (p_Result_26_fu_522_p3[3] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd60;
    end else if (p_Result_26_fu_522_p3[2] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd61;
    end else if (p_Result_26_fu_522_p3[1] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd62;
    end else if (p_Result_26_fu_522_p3[0] == 1'b1) begin
        tmp_s_fu_530_p3 = 64'd63;
    end else begin
        tmp_s_fu_530_p3 = 64'd64;
    end
end

assign trunc_ln1028_fu_508_p1 = tmp_1_fu_500_p3[31:0];

assign trunc_ln1035_fu_518_p1 = tmp_V_17_fu_482_p3[21:0];

assign trunc_ln1037_fu_538_p1 = tmp_s_fu_530_p3[31:0];

assign trunc_ln847_fu_670_p1 = l_fu_548_p3[10:0];

assign trunc_ln851_fu_584_p1 = sub_ln848_fu_556_p2[6:0];

assign trunc_ln858_1_fu_757_p1 = shl_ln858_fu_748_p2[63:0];

assign trunc_ln858_fu_753_p1 = lshr_ln858_fu_734_p2[63:0];

assign tx_V_fu_415_p3 = ((tmp_fu_385_p3[0:0] === 1'b1) ? sub_ln130_fu_403_p2 : add_ln130_fu_409_p2);

assign ty_V_fu_449_p3 = ((tmp_11_fu_429_p3[0:0] === 1'b1) ? add_ln130_1_fu_443_p2 : sub_ln130_1_fu_437_p2);

assign tz_V_fu_718_p3 = ((tmp_reg_876[0:0] === 1'b1) ? sub_ln130_2_fu_706_p2 : add_ln130_2_fu_712_p2);

assign x_V_fu_287_p4 = {{{{1'd1}, {tmp_V_13_fu_233_p1}}}, {33'd0}};

assign xor_ln853_fu_630_p2 = (tmp_15_fu_622_p3 ^ 1'd1);

assign zext_ln1251_fu_345_p1 = $unsigned(sext_ln1321_fu_337_p1);

assign zext_ln1253_1_fu_393_p1 = ush_1_reg_185;

assign zext_ln1253_fu_341_p1 = $unsigned(sext_ln1321_fu_337_p1);

assign zext_ln1287_fu_361_p1 = r_V_31_fu_355_p2;

assign zext_ln192_fu_457_p1 = ush_1_reg_185;

assign zext_ln369_1_fu_702_p1 = p_Val2_41_fu_696_p2;

assign zext_ln369_fu_692_p1 = tmp_12_fu_684_p3;

assign zext_ln682_1_fu_311_p1 = shl_ln_fu_301_p4;

assign zext_ln682_fu_297_p1 = x_V_fu_287_p4;

assign zext_ln851_fu_594_p1 = sub_ln851_fu_588_p2;

assign zext_ln858_1_fu_744_p1 = sub_ln858_fu_739_p2;

assign zext_ln858_fu_730_p1 = add_ln858_fu_725_p2;

assign zext_ln865_fu_768_p1 = or_ln_reg_916;

always @ (posedge ap_clk) begin
    or_ln_reg_916[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //atan2_generic
