$date
	Fri Jul 29 23:56:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_to_gray_tb $end
$var wire 1 ! g3 $end
$var wire 1 " g2 $end
$var wire 1 # g1 $end
$var wire 1 $ g0 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$var reg 1 ' b2 $end
$var reg 1 ( b3 $end
$scope module conv1 $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ( b3 $end
$var wire 1 $ g0 $end
$var wire 1 # g1 $end
$var wire 1 " g2 $end
$var wire 1 ! g3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1$
1%
#2
1#
0%
1&
#3
0$
1%
#4
1"
0%
0&
1'
#5
1$
1%
#6
0#
0%
1&
#7
0$
1%
#8
1!
0%
0&
0'
1(
#9
1$
1%
#10
1#
0%
1&
#11
0$
1%
#12
0"
0%
0&
1'
#13
1$
1%
#14
0#
0%
1&
#15
0$
1%
#16
