0.6
2019.1
May 24 2019
15:06:07
D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution1/sim/verilog/lab1_1.autotb.v,1569923755,systemVerilog,,,,apatb_lab1_1_top,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution1/sim/verilog/lab1_1.v,1569923717,systemVerilog,,,,lab1_1,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution1/sim/verilog/lab1_1_mac_muladdbkb.v,1569923717,systemVerilog,,,,lab1_1_mac_muladdbkb;lab1_1_mac_muladdbkb_DSP48_0,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
