

================================================================
== Vivado HLS Report for 'COO_SpMV'
================================================================
* Date:           Sat Nov 12 12:25:57 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10113|  10113|  10114|  10114|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    100|    100|         1|          -|          -|    100|    no    |
        |- Loop 2  |  10010|  10010|        12|          1|          1|  10000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	15  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	3  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %row) nounwind, !map !32

ST_1: stg_17 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %col) nounwind, !map !38

ST_1: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %val_r) nounwind, !map !42

ST_1: stg_19 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %vector) nounwind, !map !46

ST_1: stg_20 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %output_r) nounwind, !map !52

ST_1: stg_21 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nnz) nounwind, !map !56

ST_1: stg_22 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @COO_SpMV_str) nounwind

ST_1: nnz_read [1/1] 0.00ns
:7  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz) nounwind

ST_1: stg_24 [1/1] 1.57ns
:8  br label %1


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 1.97ns
:1  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:3  %i_1 = add i7 %i, 1

ST_2: stg_29 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i7 %i to i64

ST_2: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp

ST_2: stg_32 [1/1] 2.71ns
:2  store float 0.000000e+00, float* %output_addr, align 4

ST_2: stg_33 [1/1] 0.00ns
:3  br label %1


 <State 3>: 2.71ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i14 [ %i_2, %._crit_edge ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.21ns
.preheader:1  %exitcond = icmp eq i14 %i1, -6384

ST_3: i_2 [1/1] 1.96ns
.preheader:2  %i_2 = add i14 %i1, 1

ST_3: stg_37 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %5, label %3

ST_3: i1_cast1 [1/1] 0.00ns
:0  %i1_cast1 = zext i14 %i1 to i32

ST_3: tmp_2 [1/1] 2.52ns
:4  %tmp_2 = icmp slt i32 %i1_cast1, %nnz_read

ST_3: stg_40 [1/1] 0.00ns
:5  br i1 %tmp_2, label %4, label %._crit_edge

ST_3: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i14 %i1 to i64

ST_3: val_addr [1/1] 0.00ns
:1  %val_addr = getelementptr [10000 x float]* %val_r, i64 0, i64 %tmp_3

ST_3: val_load [2/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_3: col_addr [1/1] 0.00ns
:3  %col_addr = getelementptr [10000 x i32]* %col, i64 0, i64 %tmp_3

ST_3: col_load [2/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_3: row_addr [1/1] 0.00ns
:9  %row_addr = getelementptr [10000 x i32]* %row, i64 0, i64 %tmp_3

ST_3: row_load [2/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4


 <State 4>: 5.42ns
ST_4: val_load [1/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_4: col_load [1/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_4: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = sext i32 %col_load to i64

ST_4: vector_addr [1/1] 0.00ns
:6  %vector_addr = getelementptr [100 x float]* %vector, i64 0, i64 %tmp_4

ST_4: vector_load [2/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_4: row_load [1/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4

ST_4: tmp_6 [1/1] 0.00ns
:11  %tmp_6 = sext i32 %row_load to i64

ST_4: output_addr_1 [1/1] 0.00ns
:12  %output_addr_1 = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp_6


 <State 5>: 8.41ns
ST_5: vector_load [1/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_5 [4/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_5 [3/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_5 [2/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_7: output_load [2/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 8>: 5.70ns
ST_8: tmp_5 [1/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_8: output_load [1/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 9>: 7.26ns
ST_9: tmp_7 [5/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 10>: 7.26ns
ST_10: tmp_7 [4/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 11>: 7.26ns
ST_11: tmp_7 [3/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 12>: 7.26ns
ST_12: tmp_7 [2/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 13>: 7.26ns
ST_13: tmp_7 [1/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 14>: 2.71ns
ST_14: empty_2 [1/1] 0.00ns
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

ST_14: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_14: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_14: stg_71 [1/1] 2.71ns
:15  store float %tmp_7, float* %output_addr_1, align 4

ST_14: stg_72 [1/1] 0.00ns
:16  br label %._crit_edge

ST_14: empty_3 [1/1] 0.00ns
._crit_edge:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind

ST_14: stg_74 [1/1] 0.00ns
._crit_edge:1  br label %.preheader


 <State 15>: 0.00ns
ST_15: stg_75 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16        (specbitsmap      ) [ 0000000000000000]
stg_17        (specbitsmap      ) [ 0000000000000000]
stg_18        (specbitsmap      ) [ 0000000000000000]
stg_19        (specbitsmap      ) [ 0000000000000000]
stg_20        (specbitsmap      ) [ 0000000000000000]
stg_21        (specbitsmap      ) [ 0000000000000000]
stg_22        (spectopmodule    ) [ 0000000000000000]
nnz_read      (read             ) [ 0011111111111110]
stg_24        (br               ) [ 0110000000000000]
i             (phi              ) [ 0010000000000000]
exitcond1     (icmp             ) [ 0011111111111110]
empty         (speclooptripcount) [ 0000000000000000]
i_1           (add              ) [ 0110000000000000]
stg_29        (br               ) [ 0011111111111110]
tmp           (zext             ) [ 0000000000000000]
output_addr   (getelementptr    ) [ 0000000000000000]
stg_32        (store            ) [ 0000000000000000]
stg_33        (br               ) [ 0110000000000000]
i1            (phi              ) [ 0001000000000000]
exitcond      (icmp             ) [ 0001111111111110]
i_2           (add              ) [ 0011111111111110]
stg_37        (br               ) [ 0000000000000000]
i1_cast1      (zext             ) [ 0000000000000000]
tmp_2         (icmp             ) [ 0001111111111110]
stg_40        (br               ) [ 0000000000000000]
tmp_3         (zext             ) [ 0000000000000000]
val_addr      (getelementptr    ) [ 0001100000000000]
col_addr      (getelementptr    ) [ 0001100000000000]
row_addr      (getelementptr    ) [ 0001100000000000]
val_load      (load             ) [ 0001011110000000]
col_load      (load             ) [ 0000000000000000]
tmp_4         (sext             ) [ 0000000000000000]
vector_addr   (getelementptr    ) [ 0001010000000000]
row_load      (load             ) [ 0000000000000000]
tmp_6         (sext             ) [ 0000000000000000]
output_addr_1 (getelementptr    ) [ 0001011111111110]
vector_load   (load             ) [ 0001001110000000]
tmp_5         (fmul             ) [ 0001000001111100]
output_load   (load             ) [ 0001000001111100]
tmp_7         (fadd             ) [ 0001000000000010]
empty_2       (speclooptripcount) [ 0000000000000000]
tmp_1         (specregionbegin  ) [ 0000000000000000]
stg_70        (specpipeline     ) [ 0000000000000000]
stg_71        (store            ) [ 0000000000000000]
stg_72        (br               ) [ 0000000000000000]
empty_3       (specregionend    ) [ 0000000000000000]
stg_74        (br               ) [ 0011111111111110]
stg_75        (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vector">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nnz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COO_SpMV_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="nnz_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="7" slack="10"/>
<pin id="133" dir="0" index="4" bw="32" slack="1"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
<pin id="134" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_32/2 output_load/7 stg_71/14 "/>
</bind>
</comp>

<comp id="77" class="1004" name="val_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="14" slack="0"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="col_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="row_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="vector_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="1"/>
<pin id="137" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="1"/>
<pin id="148" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exitcond1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="exitcond_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i1_cast1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="nnz_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="exitcond1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="exitcond_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="11"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="val_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="col_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="row_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="val_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="vector_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="1"/>
<pin id="270" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="output_addr_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="3"/>
<pin id="275" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="vector_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_5_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="output_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_7_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="165"><net_src comp="120" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="139" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="139" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="139" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="187"><net_src comp="150" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="150" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="150" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="214"><net_src comp="96" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="219"><net_src comp="108" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="224"><net_src comp="58" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="229"><net_src comp="166" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="172" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="238"><net_src comp="183" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="189" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="247"><net_src comp="199" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="77" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="256"><net_src comp="89" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="261"><net_src comp="101" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="266"><net_src comp="84" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="271"><net_src comp="113" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="276"><net_src comp="125" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="282"><net_src comp="120" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="287"><net_src comp="161" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="292"><net_src comp="71" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="297"><net_src comp="157" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="71" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 14 }
 - Input state : 
	Port: COO_SpMV : row | {3 4 }
	Port: COO_SpMV : col | {3 4 }
	Port: COO_SpMV : val_r | {3 4 }
	Port: COO_SpMV : vector | {4 5 }
	Port: COO_SpMV : output_r | {7 8 }
	Port: COO_SpMV : nnz | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_29 : 2
		tmp : 1
		output_addr : 2
		stg_32 : 3
	State 3
		exitcond : 1
		i_2 : 1
		stg_37 : 2
		i1_cast1 : 1
		tmp_2 : 2
		stg_40 : 3
		tmp_3 : 1
		val_addr : 2
		val_load : 3
		col_addr : 2
		col_load : 3
		row_addr : 2
		row_load : 3
	State 4
		tmp_4 : 1
		vector_addr : 2
		vector_load : 3
		tmp_6 : 1
		output_addr_1 : 2
	State 5
		tmp_5 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_3 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_157     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_161     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_1_fu_172     |    0    |    0    |    7    |
|          |      i_2_fu_189     |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond1_fu_166  |    0    |    0    |    3    |
|   icmp   |   exitcond_fu_183   |    0    |    0    |    5    |
|          |     tmp_2_fu_199    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_178     |    0    |    0    |    0    |
|   zext   |   i1_cast1_fu_195   |    0    |    0    |    0    |
|          |     tmp_3_fu_204    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     tmp_4_fu_211    |    0    |    0    |    0    |
|          |     tmp_6_fu_216    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   751   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   col_addr_reg_253  |   14   |
|  exitcond1_reg_226  |    1   |
|   exitcond_reg_235  |    1   |
|      i1_reg_146     |   14   |
|     i_1_reg_230     |    7   |
|     i_2_reg_239     |   14   |
|      i_reg_135      |    7   |
|   nnz_read_reg_221  |   32   |
|output_addr_1_reg_273|    7   |
| output_load_reg_289 |   32   |
|   row_addr_reg_258  |   14   |
|    tmp_2_reg_244    |    1   |
|    tmp_5_reg_284    |   32   |
|    tmp_7_reg_294    |   32   |
|   val_addr_reg_248  |   14   |
|   val_load_reg_263  |   32   |
| vector_addr_reg_268 |    7   |
| vector_load_reg_279 |   32   |
+---------------------+--------+
|        Total        |   293  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   7  |   14   ||    7    |
|  grp_access_fu_84 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_96 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_108 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_120 |  p0  |   2  |   7  |   14   ||    7    |
|     grp_fu_161    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  9.426  ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   88   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   641  |   839  |
+-----------+--------+--------+--------+--------+
