TRACE::2023-07-13.14:21:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:21:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:21:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:21:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:21:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:21:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:21:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.14:22:01::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-07-13.14:22:01::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt"
		}]
}
TRACE::2023-07-13.14:22:01::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-07-13.14:22:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:01::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:01::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:01::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:01::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.14:22:01::SCWPlatform::Generating the sources  .
TRACE::2023-07-13.14:22:01::SCWBDomain::Generating boot domain sources.
TRACE::2023-07-13.14:22:01::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:01::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.14:22:01::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:01::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:01::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:02::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:02::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:02::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:02::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:22:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:02::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:22:11::SCWPlatform::Generating sources Done.
TRACE::2023-07-13.14:22:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:11::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:11::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:11::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:11::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.14:22:11::SCWPlatform::Generating the sources  .
TRACE::2023-07-13.14:22:11::SCWBDomain::Generating boot domain sources.
TRACE::2023-07-13.14:22:11::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2023-07-13.14:22:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2023-07-13.14:22:11::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:11::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.14:22:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:12::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.14:22:18::SCWPlatform::Generating sources Done.
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2023-07-13.14:22:18::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2023-07-13.14:22:18::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2023-07-13.14:22:18::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-07-13.14:22:18::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2023-07-13.14:22:18::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2023-07-13.14:22:18::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:22:18::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:22:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:18::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:18::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.14:22:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:18::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:18::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:18::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:18::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:22:18::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:18::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:18::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:18::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:18::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:18::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.14:22:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.14:22:18::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.14:22:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-07-13.14:22:24::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2023-07-13.14:22:24::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2023-07-13.14:22:24::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:22:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:22:24::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-13.14:22:24::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.14:22:24::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.14:22:24::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.14:22:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-13.14:22:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-13.14:22:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:22:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-07-13.14:22:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-13.14:22:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-13.14:22:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:22:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-07-13.14:22:24::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-13.14:22:24::SCWSystem::Not a boot domain 
LOG::2023-07-13.14:22:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.14:22:24::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.14:22:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.14:22:24::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.14:22:24::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.14:22:24::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:22:24::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:22:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.14:22:24::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:22:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.14:22:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-07-13.14:22:24::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-13.14:22:24::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.14:22:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.14:22:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-07-13.14:22:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-07-13.14:22:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.14:22:24::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-13.14:22:24::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_IP06_07_plt
TRACE::2023-07-13.14:22:24::SCWPlatform::Started preparing the platform 
TRACE::2023-07-13.14:22:24::SCWSystem::Writing the bif file for system config RFSoC_IP06_07_plt
TRACE::2023-07-13.14:22:24::SCWSystem::dir created 
TRACE::2023-07-13.14:22:24::SCWSystem::Writing the bif 
TRACE::2023-07-13.14:22:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-13.14:22:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-13.14:22:24::SCWPlatform::Completed generating the platform
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-13.14:22:24::SCWPlatform::updated the xpfm file.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-13.14:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:22:25::SCWPlatform::Clearing the existing platform
TRACE::2023-07-13.14:22:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-13.14:22:25::SCWBDomain::clearing the fsbl build
TRACE::2023-07-13.14:22:25::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:25::SCWBDomain::clearing the pmufw build
TRACE::2023-07-13.14:22:25::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:25::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:25::SCWSystem::Clearing the domains completed.
TRACE::2023-07-13.14:22:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-13.14:22:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform:: Platform location is E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:25::SCWPlatform::Removing the HwDB with name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.14:22:32::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.14:22:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.14:22:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:22:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWReader::No isolation master present  
TRACE::2023-07-13.14:22:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:22:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.14:22:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.14:22:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWReader::No isolation master present  
TRACE::2023-07-13.14:22:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:22:32::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:22:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:22:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:32::SCWReader::No isolation master present  
TRACE::2023-07-13.14:22:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:22:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:22:39::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.14:22:39::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.14:22:39::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:22:39::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:22:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:39::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:22:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:22:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:22:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:39::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:41::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:41::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:41::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:41::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:22:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:22:41::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:45::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-07-13.14:22:45::SCWMssOS::Added Library:  lwip211
TRACE::2023-07-13.14:22:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:22:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:22:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:22:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:22:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:22:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:22:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:01::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:01::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:01::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:23:08::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:08::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:08::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:08::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:08::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:23:08::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.14:23:08::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.14:23:08::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:23:08::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:23:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:08::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:08::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:08::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:08::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:08::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:08::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:08::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:08::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:08::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:23:10::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:23:10::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:23:10::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:23:10::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:23:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:10::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:10::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:10::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:11::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:11::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:11::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:11::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:23:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:11::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:26::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:26::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:26::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:26::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:26::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:26::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:26::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:26::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-07-13.14:23:26::SCWMssOS::Added Library:  lwip211
TRACE::2023-07-13.14:23:26::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:26::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:26::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:26::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:26::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:26::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:26::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:26::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:23:31::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:23:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:31::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:23:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:23:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:23:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:23:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:23:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:32::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:23:33::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2023-07-13.14:23:40::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-13.14:23:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:23:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:23:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:23:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:23:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:23:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:23:40::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:23:40::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:23:40::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:23:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:23:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:23:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:23:46::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-13.14:23:47::SCWBDomain::Makefile is Updated.
TRACE::2023-07-13.14:23:47::SCWBDomain::doing clean.
TRACE::2023-07-13.14:23:47::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl & make clean
TRACE::2023-07-13.14:23:47::SCWBDomain::rm -rf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xf
TRACE::2023-07-13.14:23:47::SCWBDomain::sbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_board.o  xfsbl_misc_drivers.
TRACE::2023-07-13.14:23:47::SCWBDomain::o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_tr
TRACE::2023-07-13.14:23:47::SCWBDomain::anslation_table.o  xfsbl_exit.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2023-07-13.14:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:25:09::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:25:09::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:25:09::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:25:09::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:09::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:09::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:09::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:25:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:25:09::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:12::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-07-13.14:25:12::SCWMssOS::Added Library:  libmetal
TRACE::2023-07-13.14:25:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::Adding Library:  xilskey:7.0
TRACE::2023-07-13.14:25:17::SCWMssOS::Added Library:  xilskey
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::Adding Library:  xilmailbox:1.2
TRACE::2023-07-13.14:25:17::SCWMssOS::Added Library:  xilmailbox
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:25:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:25:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:25:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:25:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:25:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:25:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:25:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:25:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"53b76331648119c56bddd4b5ad48be47",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "lwip211:1.3", "libmetal:2.1", "xilskey:7.0", "xilmailbox:1.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:25:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:25:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:25:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:20::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:25:21::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:25:21::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS:: library already available in sw design:  xilmailbox:1.2
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:25:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:25:21::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:25:21::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:25:21::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:25:21::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:21::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:25:22::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2023-07-13.14:25:30::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-13.14:25:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:25:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:25:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:25:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:25:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:25:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:25:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:25:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:25:30::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:25:30::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:30::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:30::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:30::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:25:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:25:30::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:25:37::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-13.14:25:38::SCWBDomain::Makefile is Updated.
TRACE::2023-07-13.14:25:38::SCWBDomain::doing clean.
TRACE::2023-07-13.14:25:38::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl & make clean
TRACE::2023-07-13.14:25:38::SCWBDomain::rm -rf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xf
TRACE::2023-07-13.14:25:38::SCWBDomain::sbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_board.o  xfsbl_misc_drivers.
TRACE::2023-07-13.14:25:38::SCWBDomain::o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_tr
TRACE::2023-07-13.14:25:38::SCWBDomain::anslation_table.o  xfsbl_exit.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2023-07-13.14:26:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:26:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:26:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:26:17::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:26:17::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:17::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:17::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:17::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:26:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:26:17::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:22::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:22::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:22::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:22::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:22::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:22::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:22::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:22::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:22::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:22::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:28::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:28::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:28::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:28::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:28::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:28::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:28::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:28::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:28::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:28::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:28::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:26:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:26:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:26:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:26:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:26:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:26:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:26:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:26:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b30bfbf7c1da9806298ab43d79803514",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilsecure:4.3", "xilpm:3.2", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:26:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:26:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:26:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:26:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:26:30::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:26:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:26:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:26:30::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:30::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:26:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:26:31::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:31::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:26:31::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2023-07-13.14:26:39::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-13.14:26:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:26:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:26:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:26:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:26:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:26:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:26:39::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:26:39::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:26:39::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:26:39::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:39::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:39::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:26:39::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:26:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:26:39::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR::2023-07-13.14:26:45::SCWBDomain::Failed to generate the Makefile for .zynqmp_fsbl

Details: These libraries which FSBL requires are missing in Board Support Package: xilffs

ERROR: [Hsi 55-1417] Application zynqmp_fsbl is not supported for the Sw Design

TRACE::2023-07-13.14:27:04::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:04::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:04::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:04::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:04::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:04::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:04::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:04::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:04::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:04::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:27:04::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:27:04::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:27:04::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:27:04::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:04::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:04::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:04::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:27:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:27:04::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:27:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:27:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:27:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:27:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:27:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:27:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:27:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:27:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:27:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:27:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8d3bc08a3a8f39a3bb0aa54162bf776f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:27:55::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:27:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:27:55::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:27:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:27:55::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:27:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:27:55::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:27:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:27:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:27:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:27:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:27:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:27:55::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:27:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:27:55::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:27:55::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:27:56::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2023-07-13.14:28:03::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-13.14:28:03::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:28:03::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:28:03::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:28:03::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:28:03::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:28:03::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:28:03::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:28:03::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.14:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:28:03::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:28:03::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:28:03::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:28:03::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:28:03::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:28:03::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:28:03::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:28:03::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:28:03::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:28:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:28:04::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE5/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:28:04::SCWBDomain::_platform location is already existing.
ERROR::2023-07-13.14:28:09::SCWBDomain::Failed to generate the Makefile for .zynqmp_fsbl

Details: These libraries which FSBL requires are missing in Board Support Package: xilffs

ERROR: [Hsi 55-1417] Application zynqmp_fsbl is not supported for the Sw Design

