
atmel_iot_gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000089bc  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004089bc  004089bc  000109bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000894  20000000  004089c4  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0001d16c  20000900  00409300  00018900  2**8
                  ALLOC
  4 .stack        00003004  2001da6c  0042646c  00018900  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00018894  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188c2  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001efff  00000000  00000000  0001891d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004d6e  00000000  00000000  0003791c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000b77e  00000000  00000000  0003c68a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001108  00000000  00000000  00047e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001040  00000000  00000000  00048f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c20d  00000000  00000000  00049f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00018f14  00000000  00000000  0006615d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005d2cf  00000000  00000000  0007f071  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000036b0  00000000  00000000  000dc340  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20020a70 	.word	0x20020a70
  400004:	004015f9 	.word	0x004015f9
  400008:	004015f5 	.word	0x004015f5
  40000c:	004015f5 	.word	0x004015f5
  400010:	004015f5 	.word	0x004015f5
  400014:	004015f5 	.word	0x004015f5
  400018:	004015f5 	.word	0x004015f5
	...
  40002c:	004019b9 	.word	0x004019b9
  400030:	004015f5 	.word	0x004015f5
  400034:	00000000 	.word	0x00000000
  400038:	00401a31 	.word	0x00401a31
  40003c:	00401a81 	.word	0x00401a81
  400040:	004015f5 	.word	0x004015f5
  400044:	004015f5 	.word	0x004015f5
  400048:	004015f5 	.word	0x004015f5
  40004c:	004015f5 	.word	0x004015f5
  400050:	004015f5 	.word	0x004015f5
  400054:	004015f5 	.word	0x004015f5
  400058:	004015f5 	.word	0x004015f5
  40005c:	004001d1 	.word	0x004001d1
  400060:	00403495 	.word	0x00403495
  400064:	004015f5 	.word	0x004015f5
  400068:	00000000 	.word	0x00000000
  40006c:	004011dd 	.word	0x004011dd
  400070:	004011f1 	.word	0x004011f1
  400074:	004015f5 	.word	0x004015f5
  400078:	004015f5 	.word	0x004015f5
  40007c:	004015f5 	.word	0x004015f5
  400080:	004015f5 	.word	0x004015f5
  400084:	004015f5 	.word	0x004015f5
  400088:	004015f5 	.word	0x004015f5
  40008c:	004030e9 	.word	0x004030e9
  400090:	004015f5 	.word	0x004015f5
  400094:	004015f5 	.word	0x004015f5
  400098:	004015f5 	.word	0x004015f5
  40009c:	004015f5 	.word	0x004015f5
  4000a0:	004015f5 	.word	0x004015f5
  4000a4:	004015f5 	.word	0x004015f5
  4000a8:	004015f5 	.word	0x004015f5
  4000ac:	004015f5 	.word	0x004015f5
  4000b0:	004015f5 	.word	0x004015f5
  4000b4:	004015f5 	.word	0x004015f5
  4000b8:	004015f5 	.word	0x004015f5
	...
  4000fc:	00400a21 	.word	0x00400a21
  400100:	004015f5 	.word	0x004015f5
  400104:	004015f5 	.word	0x004015f5
	...

00400148 <__do_global_dtors_aux>:
  400148:	b510      	push	{r4, lr}
  40014a:	4c05      	ldr	r4, [pc, #20]	; (400160 <__do_global_dtors_aux+0x18>)
  40014c:	7823      	ldrb	r3, [r4, #0]
  40014e:	b933      	cbnz	r3, 40015e <__do_global_dtors_aux+0x16>
  400150:	4b04      	ldr	r3, [pc, #16]	; (400164 <__do_global_dtors_aux+0x1c>)
  400152:	b113      	cbz	r3, 40015a <__do_global_dtors_aux+0x12>
  400154:	4804      	ldr	r0, [pc, #16]	; (400168 <__do_global_dtors_aux+0x20>)
  400156:	f3af 8000 	nop.w
  40015a:	2301      	movs	r3, #1
  40015c:	7023      	strb	r3, [r4, #0]
  40015e:	bd10      	pop	{r4, pc}
  400160:	20000900 	.word	0x20000900
  400164:	00000000 	.word	0x00000000
  400168:	004089c4 	.word	0x004089c4

0040016c <frame_dummy>:
  40016c:	4b08      	ldr	r3, [pc, #32]	; (400190 <frame_dummy+0x24>)
  40016e:	b510      	push	{r4, lr}
  400170:	b11b      	cbz	r3, 40017a <frame_dummy+0xe>
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x28>)
  400174:	4908      	ldr	r1, [pc, #32]	; (400198 <frame_dummy+0x2c>)
  400176:	f3af 8000 	nop.w
  40017a:	4808      	ldr	r0, [pc, #32]	; (40019c <frame_dummy+0x30>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b903      	cbnz	r3, 400182 <frame_dummy+0x16>
  400180:	bd10      	pop	{r4, pc}
  400182:	4b07      	ldr	r3, [pc, #28]	; (4001a0 <frame_dummy+0x34>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0fb      	beq.n	400180 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	bf00      	nop
  400190:	00000000 	.word	0x00000000
  400194:	004089c4 	.word	0x004089c4
  400198:	20000904 	.word	0x20000904
  40019c:	004089c4 	.word	0x004089c4
  4001a0:	00000000 	.word	0x00000000

004001a4 <CameraPictureRxNotify>:
	}
	return true;
}

void CameraPictureRxNotify(void)
{
  4001a4:	b510      	push	{r4, lr}
  4001a6:	b082      	sub	sp, #8
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4001a8:	2000      	movs	r0, #0
  4001aa:	9001      	str	r0, [sp, #4]
	if (uhi_cdc_is_rx_ready(0)) {
  4001ac:	4b05      	ldr	r3, [pc, #20]	; (4001c4 <CameraPictureRxNotify+0x20>)
  4001ae:	4798      	blx	r3
  4001b0:	b130      	cbz	r0, 4001c0 <CameraPictureRxNotify+0x1c>
		//cameraDataReceived = true;
		xSemaphoreGiveFromISR(startCameraProcessing, &higher_priority_task_woken);
  4001b2:	4b05      	ldr	r3, [pc, #20]	; (4001c8 <CameraPictureRxNotify+0x24>)
  4001b4:	6818      	ldr	r0, [r3, #0]
  4001b6:	2100      	movs	r1, #0
  4001b8:	aa01      	add	r2, sp, #4
  4001ba:	460b      	mov	r3, r1
  4001bc:	4c03      	ldr	r4, [pc, #12]	; (4001cc <CameraPictureRxNotify+0x28>)
  4001be:	47a0      	blx	r4
	}
}
  4001c0:	b002      	add	sp, #8
  4001c2:	bd10      	pop	{r4, pc}
  4001c4:	004004b5 	.word	0x004004b5
  4001c8:	2000091c 	.word	0x2000091c
  4001cc:	00401fb1 	.word	0x00401fb1

004001d0 <FLEXCOM7_Handler>:
	.stop_bits = US_MR_NBSTOP_1_BIT,
	.channel_mode = US_MR_CHMODE_NORMAL,
};

ISR(USART_HANDLER)
{
  4001d0:	b510      	push	{r4, lr}
  4001d2:	b082      	sub	sp, #8
	uint32_t sr = usart_get_status(USART_BASE);
  4001d4:	4822      	ldr	r0, [pc, #136]	; (400260 <FLEXCOM7_Handler+0x90>)
  4001d6:	4b23      	ldr	r3, [pc, #140]	; (400264 <FLEXCOM7_Handler+0x94>)
  4001d8:	4798      	blx	r3
  4001da:	4604      	mov	r4, r0
	if (sr & US_CSR_RXRDY) {
  4001dc:	f010 0f01 	tst.w	r0, #1
  4001e0:	d020      	beq.n	400224 <FLEXCOM7_Handler+0x54>
		/* Data received */
		ui_com_tx_start();
  4001e2:	4b21      	ldr	r3, [pc, #132]	; (400268 <FLEXCOM7_Handler+0x98>)
  4001e4:	4798      	blx	r3
		uint32_t value;
		bool b_error = usart_read(USART_BASE, &value) ||
  4001e6:	481e      	ldr	r0, [pc, #120]	; (400260 <FLEXCOM7_Handler+0x90>)
  4001e8:	a901      	add	r1, sp, #4
  4001ea:	4b20      	ldr	r3, [pc, #128]	; (40026c <FLEXCOM7_Handler+0x9c>)
  4001ec:	4798      	blx	r3
  4001ee:	b910      	cbnz	r0, 4001f6 <FLEXCOM7_Handler+0x26>
			(sr & (US_CSR_FRAME | US_CSR_TIMEOUT | US_CSR_PARE));
		if (b_error) {
  4001f0:	f414 7fe0 	tst.w	r4, #448	; 0x1c0
  4001f4:	d008      	beq.n	400208 <FLEXCOM7_Handler+0x38>
			usart_reset_rx(USART_BASE);
  4001f6:	4c1a      	ldr	r4, [pc, #104]	; (400260 <FLEXCOM7_Handler+0x90>)
  4001f8:	4620      	mov	r0, r4
  4001fa:	4b1d      	ldr	r3, [pc, #116]	; (400270 <FLEXCOM7_Handler+0xa0>)
  4001fc:	4798      	blx	r3
			usart_enable_rx(USART_BASE);
  4001fe:	4620      	mov	r0, r4
  400200:	4b1c      	ldr	r3, [pc, #112]	; (400274 <FLEXCOM7_Handler+0xa4>)
  400202:	4798      	blx	r3
			ui_com_error();
  400204:	4b1c      	ldr	r3, [pc, #112]	; (400278 <FLEXCOM7_Handler+0xa8>)
  400206:	4798      	blx	r3
		}

		/* Transfer UART RX fifo to CDC TX */
		if (!uhi_cdc_is_tx_ready(0)) {
  400208:	2000      	movs	r0, #0
  40020a:	4b1c      	ldr	r3, [pc, #112]	; (40027c <FLEXCOM7_Handler+0xac>)
  40020c:	4798      	blx	r3
  40020e:	b910      	cbnz	r0, 400216 <FLEXCOM7_Handler+0x46>
			/* Fifo full */
			ui_com_overflow();
  400210:	4b1b      	ldr	r3, [pc, #108]	; (400280 <FLEXCOM7_Handler+0xb0>)
  400212:	4798      	blx	r3
  400214:	e003      	b.n	40021e <FLEXCOM7_Handler+0x4e>
		} else {
			uhi_cdc_putc(0, value);
  400216:	2000      	movs	r0, #0
  400218:	9901      	ldr	r1, [sp, #4]
  40021a:	4b1a      	ldr	r3, [pc, #104]	; (400284 <FLEXCOM7_Handler+0xb4>)
  40021c:	4798      	blx	r3
		}

		ui_com_tx_stop();
  40021e:	4b1a      	ldr	r3, [pc, #104]	; (400288 <FLEXCOM7_Handler+0xb8>)
  400220:	4798      	blx	r3
  400222:	e01a      	b.n	40025a <FLEXCOM7_Handler+0x8a>
		return;
	}

	if (sr & US_CSR_TXRDY) {
  400224:	f010 0f02 	tst.w	r0, #2
  400228:	d017      	beq.n	40025a <FLEXCOM7_Handler+0x8a>
		/* Data ready to be sent */
		if (uhi_cdc_is_rx_ready(0)) {
  40022a:	2000      	movs	r0, #0
  40022c:	4b17      	ldr	r3, [pc, #92]	; (40028c <FLEXCOM7_Handler+0xbc>)
  40022e:	4798      	blx	r3
  400230:	b148      	cbz	r0, 400246 <FLEXCOM7_Handler+0x76>
			/* Transmit next data */
			ui_com_rx_start();
  400232:	4b17      	ldr	r3, [pc, #92]	; (400290 <FLEXCOM7_Handler+0xc0>)
  400234:	4798      	blx	r3
			int c = uhi_cdc_getc(0);
  400236:	2000      	movs	r0, #0
  400238:	4b16      	ldr	r3, [pc, #88]	; (400294 <FLEXCOM7_Handler+0xc4>)
  40023a:	4798      	blx	r3
  40023c:	4601      	mov	r1, r0
			usart_write(USART_BASE, c);
  40023e:	4808      	ldr	r0, [pc, #32]	; (400260 <FLEXCOM7_Handler+0x90>)
  400240:	4b15      	ldr	r3, [pc, #84]	; (400298 <FLEXCOM7_Handler+0xc8>)
  400242:	4798      	blx	r3
  400244:	e009      	b.n	40025a <FLEXCOM7_Handler+0x8a>
		} else {
			/* Fifo empty then Stop UART transmission */
			usart_disable_tx(USART_BASE);
  400246:	4c06      	ldr	r4, [pc, #24]	; (400260 <FLEXCOM7_Handler+0x90>)
  400248:	4620      	mov	r0, r4
  40024a:	4b14      	ldr	r3, [pc, #80]	; (40029c <FLEXCOM7_Handler+0xcc>)
  40024c:	4798      	blx	r3
			usart_disable_interrupt(USART_BASE, US_IDR_TXRDY);
  40024e:	4620      	mov	r0, r4
  400250:	2102      	movs	r1, #2
  400252:	4b13      	ldr	r3, [pc, #76]	; (4002a0 <FLEXCOM7_Handler+0xd0>)
  400254:	4798      	blx	r3
			ui_com_rx_stop();
  400256:	4b13      	ldr	r3, [pc, #76]	; (4002a4 <FLEXCOM7_Handler+0xd4>)
  400258:	4798      	blx	r3
		}
	}
}
  40025a:	b002      	add	sp, #8
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	40034200 	.word	0x40034200
  400264:	00401535 	.word	0x00401535
  400268:	00400635 	.word	0x00400635
  40026c:	00401555 	.word	0x00401555
  400270:	00401521 	.word	0x00401521
  400274:	00401519 	.word	0x00401519
  400278:	00400669 	.word	0x00400669
  40027c:	00400545 	.word	0x00400545
  400280:	0040066d 	.word	0x0040066d
  400284:	00400569 	.word	0x00400569
  400288:	0040065d 	.word	0x0040065d
  40028c:	004004b5 	.word	0x004004b5
  400290:	00400601 	.word	0x00400601
  400294:	004004c9 	.word	0x004004c9
  400298:	00401541 	.word	0x00401541
  40029c:	00401511 	.word	0x00401511
  4002a0:	00401531 	.word	0x00401531
  4002a4:	00400629 	.word	0x00400629

004002a8 <uhi_cdc_get_port>:
	free(uhi_cdc_dev.port);
}

static uhi_cdc_port_t* uhi_cdc_get_port(uint8_t port_num)
{
	if (uhi_cdc_dev.dev == NULL) {
  4002a8:	4b08      	ldr	r3, [pc, #32]	; (4002cc <uhi_cdc_get_port+0x24>)
  4002aa:	681b      	ldr	r3, [r3, #0]
  4002ac:	b153      	cbz	r3, 4002c4 <uhi_cdc_get_port+0x1c>
		return NULL;
	}
	if (port_num >= uhi_cdc_dev.nb_port) {
  4002ae:	4b07      	ldr	r3, [pc, #28]	; (4002cc <uhi_cdc_get_port+0x24>)
  4002b0:	7b1b      	ldrb	r3, [r3, #12]
  4002b2:	4283      	cmp	r3, r0
  4002b4:	d908      	bls.n	4002c8 <uhi_cdc_get_port+0x20>
		return NULL;
	}
	return &uhi_cdc_dev.port[port_num];
  4002b6:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
  4002ba:	4b04      	ldr	r3, [pc, #16]	; (4002cc <uhi_cdc_get_port+0x24>)
  4002bc:	689b      	ldr	r3, [r3, #8]
  4002be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4002c2:	4770      	bx	lr
}

static uhi_cdc_port_t* uhi_cdc_get_port(uint8_t port_num)
{
	if (uhi_cdc_dev.dev == NULL) {
		return NULL;
  4002c4:	2000      	movs	r0, #0
  4002c6:	4770      	bx	lr
	}
	if (port_num >= uhi_cdc_dev.nb_port) {
		return NULL;
  4002c8:	2000      	movs	r0, #0
	}
	return &uhi_cdc_dev.port[port_num];
}
  4002ca:	4770      	bx	lr
  4002cc:	20000920 	.word	0x20000920

004002d0 <uhi_cdc_rx_update>:
	}
	return true;
}

static bool uhi_cdc_rx_update(uhi_cdc_line_t *line)
{
  4002d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002d4:	b084      	sub	sp, #16
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4002d6:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  4002da:	fab5 f585 	clz	r5, r5
  4002de:	096d      	lsrs	r5, r5, #5
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4002e0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4002e2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4002e6:	2200      	movs	r2, #0
  4002e8:	4b40      	ldr	r3, [pc, #256]	; (4003ec <uhi_cdc_rx_update+0x11c>)
  4002ea:	701a      	strb	r2, [r3, #0]
	uhi_cdc_buf_t *buf_nosel;
	uhi_cdc_buf_t *buf_sel;

	flags = cpu_irq_save();
	// Check if transfer is already on-going
	if (line->b_trans_ongoing) {
  4002ec:	7846      	ldrb	r6, [r0, #1]
  4002ee:	b146      	cbz	r6, 400302 <uhi_cdc_rx_update+0x32>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4002f0:	2d00      	cmp	r5, #0
  4002f2:	d075      	beq.n	4003e0 <uhi_cdc_rx_update+0x110>
		cpu_irq_enable();
  4002f4:	2201      	movs	r2, #1
  4002f6:	701a      	strb	r2, [r3, #0]
  4002f8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4002fc:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false;
  4002fe:	2600      	movs	r6, #0
  400300:	e06f      	b.n	4003e2 <uhi_cdc_rx_update+0x112>
  400302:	4604      	mov	r4, r0
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
  400304:	7903      	ldrb	r3, [r0, #4]
  400306:	b2db      	uxtb	r3, r3
	buf_nosel = &line->buffer[(line->buf_sel == 0)? 1 : 0];
  400308:	7902      	ldrb	r2, [r0, #4]
  40030a:	f012 0fff 	tst.w	r2, #255	; 0xff
  40030e:	bf0b      	itete	eq
  400310:	2101      	moveq	r1, #1
  400312:	2100      	movne	r1, #0
  400314:	2710      	moveq	r7, #16
  400316:	2708      	movne	r7, #8
  400318:	4407      	add	r7, r0
  40031a:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
	if (buf_sel->pos >= buf_sel->nb) {
  40031e:	8950      	ldrh	r0, [r2, #10]
  400320:	f8b2 e008 	ldrh.w	lr, [r2, #8]
  400324:	4586      	cmp	lr, r0
  400326:	d303      	bcc.n	400330 <uhi_cdc_rx_update+0x60>
		// The current buffer has been read
		// then reset it
		buf_sel->pos = 0;
  400328:	2000      	movs	r0, #0
  40032a:	8110      	strh	r0, [r2, #8]
		buf_sel->nb = 0;
  40032c:	8150      	strh	r0, [r2, #10]
  40032e:	e000      	b.n	400332 <uhi_cdc_rx_update+0x62>
	}
	if (!buf_sel->nb && buf_nosel->nb) {
  400330:	b980      	cbnz	r0, 400354 <uhi_cdc_rx_update+0x84>
  400332:	3101      	adds	r1, #1
  400334:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
  400338:	884a      	ldrh	r2, [r1, #2]
  40033a:	b15a      	cbz	r2, 400354 <uhi_cdc_rx_update+0x84>
		cpu_irq_restore(flags);
		return false;
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
  40033c:	1c5f      	adds	r7, r3, #1
  40033e:	eb04 07c7 	add.w	r7, r4, r7, lsl #3
		buf_sel->pos = 0;
		buf_sel->nb = 0;
	}
	if (!buf_sel->nb && buf_nosel->nb) {
		// New data available then change current buffer
		line->buf_sel = (line->buf_sel == 0)? 1 : 0;
  400342:	7923      	ldrb	r3, [r4, #4]
  400344:	f013 0fff 	tst.w	r3, #255	; 0xff
  400348:	bf0c      	ite	eq
  40034a:	2301      	moveq	r3, #1
  40034c:	2300      	movne	r3, #0
  40034e:	7123      	strb	r3, [r4, #4]
		buf_nosel = buf_sel;
		UHI_CDC_RX_NOTIFY();
  400350:	4b27      	ldr	r3, [pc, #156]	; (4003f0 <uhi_cdc_rx_update+0x120>)
  400352:	4798      	blx	r3
	}

	if (buf_nosel->nb) {
  400354:	887b      	ldrh	r3, [r7, #2]
  400356:	b143      	cbz	r3, 40036a <uhi_cdc_rx_update+0x9a>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400358:	2d00      	cmp	r5, #0
  40035a:	d042      	beq.n	4003e2 <uhi_cdc_rx_update+0x112>
		cpu_irq_enable();
  40035c:	2201      	movs	r2, #1
  40035e:	4b23      	ldr	r3, [pc, #140]	; (4003ec <uhi_cdc_rx_update+0x11c>)
  400360:	701a      	strb	r2, [r3, #0]
  400362:	f3bf 8f5f 	dmb	sy
  400366:	b662      	cpsie	i
  400368:	e03b      	b.n	4003e2 <uhi_cdc_rx_update+0x112>
		cpu_irq_restore(flags);
		return false;
	}

	// Check if transfer must be delayed after the next SOF
	if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  40036a:	4b22      	ldr	r3, [pc, #136]	; (4003f4 <uhi_cdc_rx_update+0x124>)
  40036c:	681b      	ldr	r3, [r3, #0]
  40036e:	7cdb      	ldrb	r3, [r3, #19]
  400370:	2b02      	cmp	r3, #2
  400372:	d10e      	bne.n	400392 <uhi_cdc_rx_update+0xc2>
		if (line->sof == uhd_get_microframe_number()) {
  400374:	f8b4 8002 	ldrh.w	r8, [r4, #2]
  400378:	4b1f      	ldr	r3, [pc, #124]	; (4003f8 <uhi_cdc_rx_update+0x128>)
  40037a:	4798      	blx	r3
  40037c:	4580      	cmp	r8, r0
  40037e:	d116      	bne.n	4003ae <uhi_cdc_rx_update+0xde>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400380:	2d00      	cmp	r5, #0
  400382:	d02e      	beq.n	4003e2 <uhi_cdc_rx_update+0x112>
		cpu_irq_enable();
  400384:	2201      	movs	r2, #1
  400386:	4b19      	ldr	r3, [pc, #100]	; (4003ec <uhi_cdc_rx_update+0x11c>)
  400388:	701a      	strb	r2, [r3, #0]
  40038a:	f3bf 8f5f 	dmb	sy
  40038e:	b662      	cpsie	i
  400390:	e027      	b.n	4003e2 <uhi_cdc_rx_update+0x112>
			cpu_irq_restore(flags);
			return false;
		}
	} else {
		if (line->sof == uhd_get_frame_number()) {
  400392:	f8b4 8002 	ldrh.w	r8, [r4, #2]
  400396:	4b19      	ldr	r3, [pc, #100]	; (4003fc <uhi_cdc_rx_update+0x12c>)
  400398:	4798      	blx	r3
  40039a:	4580      	cmp	r8, r0
  40039c:	d107      	bne.n	4003ae <uhi_cdc_rx_update+0xde>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40039e:	b305      	cbz	r5, 4003e2 <uhi_cdc_rx_update+0x112>
		cpu_irq_enable();
  4003a0:	2201      	movs	r2, #1
  4003a2:	4b12      	ldr	r3, [pc, #72]	; (4003ec <uhi_cdc_rx_update+0x11c>)
  4003a4:	701a      	strb	r2, [r3, #0]
  4003a6:	f3bf 8f5f 	dmb	sy
  4003aa:	b662      	cpsie	i
  4003ac:	e019      	b.n	4003e2 <uhi_cdc_rx_update+0x112>
			return false;
		}
	}

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
  4003ae:	2301      	movs	r3, #1
  4003b0:	7063      	strb	r3, [r4, #1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4003b2:	b12d      	cbz	r5, 4003c0 <uhi_cdc_rx_update+0xf0>
		cpu_irq_enable();
  4003b4:	461a      	mov	r2, r3
  4003b6:	4b0d      	ldr	r3, [pc, #52]	; (4003ec <uhi_cdc_rx_update+0x11c>)
  4003b8:	701a      	strb	r2, [r3, #0]
  4003ba:	f3bf 8f5f 	dmb	sy
  4003be:	b662      	cpsie	i
	cpu_irq_restore(flags);

	return uhd_ep_run(
		uhi_cdc_dev.dev->address,
  4003c0:	4b0c      	ldr	r3, [pc, #48]	; (4003f4 <uhi_cdc_rx_update+0x124>)

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
	cpu_irq_restore(flags);

	return uhd_ep_run(
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	7c98      	ldrb	r0, [r3, #18]
  4003c6:	7821      	ldrb	r1, [r4, #0]
  4003c8:	687b      	ldr	r3, [r7, #4]
  4003ca:	88e2      	ldrh	r2, [r4, #6]
  4003cc:	9200      	str	r2, [sp, #0]
  4003ce:	220a      	movs	r2, #10
  4003d0:	9201      	str	r2, [sp, #4]
  4003d2:	4a0b      	ldr	r2, [pc, #44]	; (400400 <uhi_cdc_rx_update+0x130>)
  4003d4:	9202      	str	r2, [sp, #8]
  4003d6:	2201      	movs	r2, #1
  4003d8:	4c0a      	ldr	r4, [pc, #40]	; (400404 <uhi_cdc_rx_update+0x134>)
  4003da:	47a0      	blx	r4
  4003dc:	4606      	mov	r6, r0
  4003de:	e000      	b.n	4003e2 <uhi_cdc_rx_update+0x112>

	flags = cpu_irq_save();
	// Check if transfer is already on-going
	if (line->b_trans_ongoing) {
		cpu_irq_restore(flags);
		return false;
  4003e0:	2600      	movs	r6, #0
		true,
		buf_nosel->ptr,
		line->buffer_size,
		10,
		uhi_cdc_rx_received);
}
  4003e2:	4630      	mov	r0, r6
  4003e4:	b004      	add	sp, #16
  4003e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003ea:	bf00      	nop
  4003ec:	2000000c 	.word	0x2000000c
  4003f0:	004001a5 	.word	0x004001a5
  4003f4:	20000920 	.word	0x20000920
  4003f8:	00400b5d 	.word	0x00400b5d
  4003fc:	00400b51 	.word	0x00400b51
  400400:	00400409 	.word	0x00400409
  400404:	00400b61 	.word	0x00400b61

00400408 <uhi_cdc_rx_received>:
static void uhi_cdc_rx_received(
		usb_add_t add,
		usb_ep_t ep,
		uhd_trans_status_t status,
		iram_size_t nb_transferred)
{
  400408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40040c:	460f      	mov	r7, r1
  40040e:	4690      	mov	r8, r2
  400410:	4699      	mov	r9, r3
  400412:	2400      	movs	r4, #0
	uhi_cdc_buf_t *buf;
	UNUSED(add);

	// Search port corresponding at endpoint
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
  400414:	4e1a      	ldr	r6, [pc, #104]	; (400480 <uhi_cdc_rx_received+0x78>)
  400416:	b2e0      	uxtb	r0, r4
  400418:	47b0      	blx	r6
		if (ptr_port == NULL) {
  40041a:	4605      	mov	r5, r0
  40041c:	2800      	cmp	r0, #0
  40041e:	d02d      	beq.n	40047c <uhi_cdc_rx_received+0x74>
  400420:	3401      	adds	r4, #1
			return;
		}
		line = &ptr_port->line_rx;
		if (ep == line->ep_data) {
  400422:	7b03      	ldrb	r3, [r0, #12]
  400424:	42bb      	cmp	r3, r7
  400426:	d1f6      	bne.n	400416 <uhi_cdc_rx_received+0xe>
			break; // Port found
		}
	}

	if ((UHD_TRANS_TIMEOUT == status) && nb_transferred) {
  400428:	f1b8 0f07 	cmp.w	r8, #7
  40042c:	d103      	bne.n	400436 <uhi_cdc_rx_received+0x2e>
  40042e:	f1b9 0f00 	cmp.w	r9, #0
  400432:	d107      	bne.n	400444 <uhi_cdc_rx_received+0x3c>
  400434:	e002      	b.n	40043c <uhi_cdc_rx_received+0x34>
		// Save transfered
	}
	else if (UHD_TRANS_NOERROR != status) {
  400436:	f1b8 0f00 	cmp.w	r8, #0
  40043a:	d003      	beq.n	400444 <uhi_cdc_rx_received+0x3c>
		// Abort transfer
		line->b_trans_ongoing  = false;
  40043c:	2300      	movs	r3, #0
  40043e:	736b      	strb	r3, [r5, #13]
		return;
  400440:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// Update SOF tag, if it is a short packet
	if (nb_transferred != line->buffer_size) {
  400444:	8a6b      	ldrh	r3, [r5, #18]
  400446:	454b      	cmp	r3, r9
  400448:	d008      	beq.n	40045c <uhi_cdc_rx_received+0x54>
		if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  40044a:	4b0e      	ldr	r3, [pc, #56]	; (400484 <uhi_cdc_rx_received+0x7c>)
  40044c:	681b      	ldr	r3, [r3, #0]
  40044e:	7cdb      	ldrb	r3, [r3, #19]
  400450:	2b02      	cmp	r3, #2
			line->sof = uhd_get_microframe_number();
  400452:	bf0c      	ite	eq
  400454:	4b0c      	ldreq	r3, [pc, #48]	; (400488 <uhi_cdc_rx_received+0x80>)
		} else {
			line->sof = uhd_get_frame_number();
  400456:	4b0d      	ldrne	r3, [pc, #52]	; (40048c <uhi_cdc_rx_received+0x84>)
  400458:	4798      	blx	r3
  40045a:	81e8      	strh	r0, [r5, #14]
		}
	}

	// Update buffer structure
	buf = &line->buffer[(line->buf_sel == 0) ? 1 : 0];
  40045c:	7c2b      	ldrb	r3, [r5, #16]
  40045e:	f013 0fff 	tst.w	r3, #255	; 0xff
  400462:	bf0c      	ite	eq
  400464:	2308      	moveq	r3, #8
  400466:	2300      	movne	r3, #0
  400468:	442b      	add	r3, r5
	buf->pos = 0;
  40046a:	2200      	movs	r2, #0
  40046c:	829a      	strh	r2, [r3, #20]
	buf->nb = nb_transferred;
  40046e:	f8a3 9016 	strh.w	r9, [r3, #22]
	line->b_trans_ongoing  = false;
  400472:	736a      	strb	r2, [r5, #13]

	// Manage new transfer
	uhi_cdc_rx_update(line);
  400474:	f105 000c 	add.w	r0, r5, #12
  400478:	4b05      	ldr	r3, [pc, #20]	; (400490 <uhi_cdc_rx_received+0x88>)
  40047a:	4798      	blx	r3
  40047c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400480:	004002a9 	.word	0x004002a9
  400484:	20000920 	.word	0x20000920
  400488:	00400b5d 	.word	0x00400b5d
  40048c:	00400b51 	.word	0x00400b51
  400490:	004002d1 	.word	0x004002d1

00400494 <uhi_cdc_get_nb_received>:
{
	return (0 != uhi_cdc_get_nb_received(port));
}

iram_size_t uhi_cdc_get_nb_received(uint8_t port)
{
  400494:	b508      	push	{r3, lr}
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_buf_t *buf;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  400496:	4b06      	ldr	r3, [pc, #24]	; (4004b0 <uhi_cdc_get_nb_received+0x1c>)
  400498:	4798      	blx	r3
	if (ptr_port == NULL) {
  40049a:	b130      	cbz	r0, 4004aa <uhi_cdc_get_nb_received+0x16>
		return false;
	}

	// Check available data
	buf = &ptr_port->line_rx.buffer[ ptr_port->line_rx.buf_sel ];
  40049c:	7c02      	ldrb	r2, [r0, #16]
  40049e:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
	return (buf->nb - buf->pos);
  4004a2:	8ada      	ldrh	r2, [r3, #22]
  4004a4:	8a98      	ldrh	r0, [r3, #20]
  4004a6:	1a10      	subs	r0, r2, r0
  4004a8:	bd08      	pop	{r3, pc}
	uhi_cdc_buf_t *buf;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
	if (ptr_port == NULL) {
		return false;
  4004aa:	2000      	movs	r0, #0
	}

	// Check available data
	buf = &ptr_port->line_rx.buffer[ ptr_port->line_rx.buf_sel ];
	return (buf->nb - buf->pos);
}
  4004ac:	bd08      	pop	{r3, pc}
  4004ae:	bf00      	nop
  4004b0:	004002a9 	.word	0x004002a9

004004b4 <uhi_cdc_is_rx_ready>:
	// Clear DTR
	uhi_cdc_set_ctrl_line(port, 0);
}

bool uhi_cdc_is_rx_ready(uint8_t port)
{
  4004b4:	b508      	push	{r3, lr}
	return (0 != uhi_cdc_get_nb_received(port));
  4004b6:	4b03      	ldr	r3, [pc, #12]	; (4004c4 <uhi_cdc_is_rx_ready+0x10>)
  4004b8:	4798      	blx	r3
}
  4004ba:	3000      	adds	r0, #0
  4004bc:	bf18      	it	ne
  4004be:	2001      	movne	r0, #1
  4004c0:	bd08      	pop	{r3, pc}
  4004c2:	bf00      	nop
  4004c4:	00400495 	.word	0x00400495

004004c8 <uhi_cdc_getc>:
	buf = &ptr_port->line_rx.buffer[ ptr_port->line_rx.buf_sel ];
	return (buf->nb - buf->pos);
}

int uhi_cdc_getc(uint8_t port)
{
  4004c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004cc:	4680      	mov	r8, r0
	uhi_cdc_buf_t *buf;
	int rx_data = 0;
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  4004ce:	4b1b      	ldr	r3, [pc, #108]	; (40053c <uhi_cdc_getc+0x74>)
  4004d0:	4798      	blx	r3
	if (ptr_port == NULL) {
  4004d2:	b348      	cbz	r0, 400528 <uhi_cdc_getc+0x60>
  4004d4:	4604      	mov	r4, r0
		return false;
	}
	line = &ptr_port->line_rx;
  4004d6:	f100 090c 	add.w	r9, r0, #12

	b_databit_9 = (9 == ptr_port->conf.bDataBits);
  4004da:	f890 a006 	ldrb.w	sl, [r0, #6]
  4004de:	f1ba 0f09 	cmp.w	sl, #9
  4004e2:	bf14      	ite	ne
  4004e4:	f04f 0a00 	movne.w	sl, #0
  4004e8:	f04f 0a01 	moveq.w	sl, #1
int uhi_cdc_getc(uint8_t port)
{
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *buf;
	int rx_data = 0;
  4004ec:	2500      	movs	r5, #0

	// Read data
	rx_data |= buf->ptr[buf->pos];
	buf->pos++;

	uhi_cdc_rx_update(line);
  4004ee:	4e14      	ldr	r6, [pc, #80]	; (400540 <uhi_cdc_getc+0x78>)

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
  4004f0:	46ab      	mov	fp, r5

uhi_cdc_getc_process_one_byte:
	// Check available data
	buf = &line->buffer[line->buf_sel];
	while (buf->pos >= buf->nb) {
		if (NULL == uhi_cdc_get_port(port)) {
  4004f2:	4f12      	ldr	r7, [pc, #72]	; (40053c <uhi_cdc_getc+0x74>)

	b_databit_9 = (9 == ptr_port->conf.bDataBits);

uhi_cdc_getc_process_one_byte:
	// Check available data
	buf = &line->buffer[line->buf_sel];
  4004f4:	7c23      	ldrb	r3, [r4, #16]
  4004f6:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
	while (buf->pos >= buf->nb) {
  4004fa:	8a9a      	ldrh	r2, [r3, #20]
  4004fc:	8ad9      	ldrh	r1, [r3, #22]
  4004fe:	4291      	cmp	r1, r2
  400500:	d805      	bhi.n	40050e <uhi_cdc_getc+0x46>
		if (NULL == uhi_cdc_get_port(port)) {
  400502:	4640      	mov	r0, r8
  400504:	47b8      	blx	r7
  400506:	b190      	cbz	r0, 40052e <uhi_cdc_getc+0x66>
			return 0;
		}
		uhi_cdc_rx_update(line);
  400508:	4648      	mov	r0, r9
  40050a:	47b0      	blx	r6
		goto uhi_cdc_getc_process_one_byte;
  40050c:	e7f2      	b.n	4004f4 <uhi_cdc_getc+0x2c>
	}

	// Read data
	rx_data |= buf->ptr[buf->pos];
  40050e:	6999      	ldr	r1, [r3, #24]
  400510:	5c88      	ldrb	r0, [r1, r2]
  400512:	4305      	orrs	r5, r0
	buf->pos++;
  400514:	3201      	adds	r2, #1
  400516:	829a      	strh	r2, [r3, #20]

	uhi_cdc_rx_update(line);
  400518:	4648      	mov	r0, r9
  40051a:	47b0      	blx	r6

	if (b_databit_9) {
  40051c:	f1ba 0f00 	cmp.w	sl, #0
  400520:	d008      	beq.n	400534 <uhi_cdc_getc+0x6c>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
  400522:	022d      	lsls	r5, r5, #8

	uhi_cdc_rx_update(line);

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
  400524:	46da      	mov	sl, fp
		rx_data = rx_data << 8;
		goto uhi_cdc_getc_process_one_byte;
  400526:	e7e5      	b.n	4004f4 <uhi_cdc_getc+0x2c>
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
	if (ptr_port == NULL) {
		return false;
  400528:	2000      	movs	r0, #0
  40052a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
uhi_cdc_getc_process_one_byte:
	// Check available data
	buf = &line->buffer[line->buf_sel];
	while (buf->pos >= buf->nb) {
		if (NULL == uhi_cdc_get_port(port)) {
			return 0;
  40052e:	2000      	movs	r0, #0
  400530:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uhi_cdc_rx_update(line);
		goto uhi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= buf->ptr[buf->pos];
  400534:	4628      	mov	r0, r5
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto uhi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
  400536:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40053a:	bf00      	nop
  40053c:	004002a9 	.word	0x004002a9
  400540:	004002d1 	.word	0x004002d1

00400544 <uhi_cdc_is_tx_ready>:
	return 0;
}


bool uhi_cdc_is_tx_ready(uint8_t port)
{
  400544:	b508      	push	{r3, lr}
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_line_t *line;

	ptr_port = uhi_cdc_get_port(port);
  400546:	4b07      	ldr	r3, [pc, #28]	; (400564 <uhi_cdc_is_tx_ready+0x20>)
  400548:	4798      	blx	r3
	if (ptr_port == NULL) {
  40054a:	b148      	cbz	r0, 400560 <uhi_cdc_is_tx_ready+0x1c>
		return false;
	}
	line = &ptr_port->line_tx;

	return (line->buffer_size != line->buffer[line->buf_sel].nb);
  40054c:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
  400550:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
  400554:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
  400556:	8dd0      	ldrh	r0, [r2, #46]	; 0x2e
  400558:	1a18      	subs	r0, r3, r0
  40055a:	bf18      	it	ne
  40055c:	2001      	movne	r0, #1
  40055e:	bd08      	pop	{r3, pc}
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_line_t *line;

	ptr_port = uhi_cdc_get_port(port);
	if (ptr_port == NULL) {
		return false;
  400560:	2000      	movs	r0, #0
	}
	line = &ptr_port->line_tx;

	return (line->buffer_size != line->buffer[line->buf_sel].nb);
}
  400562:	bd08      	pop	{r3, pc}
  400564:	004002a9 	.word	0x004002a9

00400568 <uhi_cdc_putc>:


int uhi_cdc_putc(uint8_t port, int value)
{
  400568:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40056c:	4682      	mov	sl, r0
  40056e:	460d      	mov	r5, r1
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *buf;
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  400570:	4b21      	ldr	r3, [pc, #132]	; (4005f8 <uhi_cdc_putc+0x90>)
  400572:	4798      	blx	r3
	if (ptr_port == NULL) {
  400574:	2800      	cmp	r0, #0
  400576:	d035      	beq.n	4005e4 <uhi_cdc_putc+0x7c>
  400578:	4604      	mov	r4, r0
		return false;
	}
	line = &ptr_port->line_tx;

	b_databit_9 = (9 == ptr_port->conf.bDataBits);
  40057a:	7986      	ldrb	r6, [r0, #6]
  40057c:	2e09      	cmp	r6, #9
  40057e:	bf14      	ite	ne
  400580:	2600      	movne	r6, #0
  400582:	2601      	moveq	r6, #1
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400584:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4005fc <uhi_cdc_putc+0x94>
  400588:	2700      	movs	r7, #0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
		cpu_irq_enable();
  40058a:	f04f 0901 	mov.w	r9, #1

uhi_cdc_putc_process_one_byte:
	// Check available space
	buf = &line->buffer[line->buf_sel];
	while (line->buffer_size == buf->nb) {
		if (NULL == uhi_cdc_get_port(port)) {
  40058e:	f8df b068 	ldr.w	fp, [pc, #104]	; 4005f8 <uhi_cdc_putc+0x90>

	b_databit_9 = (9 == ptr_port->conf.bDataBits);

uhi_cdc_putc_process_one_byte:
	// Check available space
	buf = &line->buffer[line->buf_sel];
  400592:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
	while (line->buffer_size == buf->nb) {
  400596:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
  40059a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  40059c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
  40059e:	429a      	cmp	r2, r3
  4005a0:	d104      	bne.n	4005ac <uhi_cdc_putc+0x44>
		if (NULL == uhi_cdc_get_port(port)) {
  4005a2:	4650      	mov	r0, sl
  4005a4:	47d8      	blx	fp
  4005a6:	2800      	cmp	r0, #0
  4005a8:	d1f3      	bne.n	400592 <uhi_cdc_putc+0x2a>
  4005aa:	e01e      	b.n	4005ea <uhi_cdc_putc+0x82>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4005ac:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4005b0:	b672      	cpsid	i
  4005b2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4005b6:	f888 7000 	strb.w	r7, [r8]
		goto uhi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf = &line->buffer[line->buf_sel];
  4005ba:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  4005be:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
	buf->ptr[buf->nb++] = value;
  4005c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
  4005c4:	8dd9      	ldrh	r1, [r3, #46]	; 0x2e
  4005c6:	f101 0e01 	add.w	lr, r1, #1
  4005ca:	f8a3 e02e 	strh.w	lr, [r3, #46]	; 0x2e
  4005ce:	5445      	strb	r5, [r0, r1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005d0:	b922      	cbnz	r2, 4005dc <uhi_cdc_putc+0x74>
		cpu_irq_enable();
  4005d2:	f888 9000 	strb.w	r9, [r8]
  4005d6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4005da:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
  4005dc:	b146      	cbz	r6, 4005f0 <uhi_cdc_putc+0x88>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
  4005de:	122d      	asrs	r5, r5, #8
	buf->ptr[buf->nb++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
  4005e0:	463e      	mov	r6, r7
		value = value >> 8;
		goto uhi_cdc_putc_process_one_byte;
  4005e2:	e7d6      	b.n	400592 <uhi_cdc_putc+0x2a>
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
	if (ptr_port == NULL) {
		return false;
  4005e4:	2000      	movs	r0, #0
  4005e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
uhi_cdc_putc_process_one_byte:
	// Check available space
	buf = &line->buffer[line->buf_sel];
	while (line->buffer_size == buf->nb) {
		if (NULL == uhi_cdc_get_port(port)) {
			return false;
  4005ea:	2000      	movs	r0, #0
  4005ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
		goto uhi_cdc_putc_process_one_byte;
	}
	return true;
  4005f0:	2001      	movs	r0, #1
}
  4005f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4005f6:	bf00      	nop
  4005f8:	004002a9 	.word	0x004002a9
  4005fc:	2000000c 	.word	0x2000000c

00400600 <ui_com_rx_start>:
		}
	}
}

void ui_com_rx_start(void)
{
  400600:	b508      	push	{r3, lr}
	ui_data_transfer = true;
  400602:	2201      	movs	r2, #1
  400604:	4b04      	ldr	r3, [pc, #16]	; (400618 <ui_com_rx_start+0x18>)
  400606:	701a      	strb	r2, [r3, #0]
	printf("ui_com_rx_start\r\n");
  400608:	4804      	ldr	r0, [pc, #16]	; (40061c <ui_com_rx_start+0x1c>)
  40060a:	4b05      	ldr	r3, [pc, #20]	; (400620 <ui_com_rx_start+0x20>)
  40060c:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40060e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400612:	4b04      	ldr	r3, [pc, #16]	; (400624 <ui_com_rx_start+0x24>)
  400614:	631a      	str	r2, [r3, #48]	; 0x30
  400616:	bd08      	pop	{r3, pc}
  400618:	20000930 	.word	0x20000930
  40061c:	00408198 	.word	0x00408198
  400620:	004050a1 	.word	0x004050a1
  400624:	400e0e00 	.word	0x400e0e00

00400628 <ui_com_rx_stop>:
	LED_On(LED0);
}

void ui_com_rx_stop(void)
{
	ui_data_transfer = false;
  400628:	2200      	movs	r2, #0
  40062a:	4b01      	ldr	r3, [pc, #4]	; (400630 <ui_com_rx_stop+0x8>)
  40062c:	701a      	strb	r2, [r3, #0]
  40062e:	4770      	bx	lr
  400630:	20000930 	.word	0x20000930

00400634 <ui_com_tx_start>:
}

void ui_com_tx_start(void)
{
  400634:	b508      	push	{r3, lr}
	ui_data_transfer = true;
  400636:	2201      	movs	r2, #1
  400638:	4b04      	ldr	r3, [pc, #16]	; (40064c <ui_com_tx_start+0x18>)
  40063a:	701a      	strb	r2, [r3, #0]
	printf("ui_com_tx_start\r\n");
  40063c:	4804      	ldr	r0, [pc, #16]	; (400650 <ui_com_tx_start+0x1c>)
  40063e:	4b05      	ldr	r3, [pc, #20]	; (400654 <ui_com_tx_start+0x20>)
  400640:	4798      	blx	r3
  400642:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400646:	4b04      	ldr	r3, [pc, #16]	; (400658 <ui_com_tx_start+0x24>)
  400648:	631a      	str	r2, [r3, #48]	; 0x30
  40064a:	bd08      	pop	{r3, pc}
  40064c:	20000930 	.word	0x20000930
  400650:	004081ac 	.word	0x004081ac
  400654:	004050a1 	.word	0x004050a1
  400658:	400e0e00 	.word	0x400e0e00

0040065c <ui_com_tx_stop>:
	LED_On(LED0);
}

void ui_com_tx_stop(void)
{
	ui_data_transfer = false;
  40065c:	2200      	movs	r2, #0
  40065e:	4b01      	ldr	r3, [pc, #4]	; (400664 <ui_com_tx_stop+0x8>)
  400660:	701a      	strb	r2, [r3, #0]
  400662:	4770      	bx	lr
  400664:	20000930 	.word	0x20000930

00400668 <ui_com_error>:
}

void ui_com_error(void)
{
  400668:	4770      	bx	lr
  40066a:	bf00      	nop

0040066c <ui_com_overflow>:
}

void ui_com_overflow(void)
{
  40066c:	4770      	bx	lr
  40066e:	bf00      	nop

00400670 <ohci_get_frame_number>:
 *
 * \return current start of frame number.
 */
uint16_t ohci_get_frame_number (void)
{
	return hcca.FrameNumber;
  400670:	4b02      	ldr	r3, [pc, #8]	; (40067c <ohci_get_frame_number+0xc>)
  400672:	f8b3 0080 	ldrh.w	r0, [r3, #128]	; 0x80
}
  400676:	b280      	uxth	r0, r0
  400678:	4770      	bx	lr
  40067a:	bf00      	nop
  40067c:	20000d00 	.word	0x20000d00

00400680 <ohci_bus_resume>:
 * \brief Enables the IDLE state on the USB line.
 * The IDLE state is enable when SOF are present on USB line.
 * A Downstream Resume signal can be sent.
 */
void ohci_bus_resume(void)
{
  400680:	b510      	push	{r4, lr}
	uint32_t temp_value;

	/* Device remote wakeup disable. */
	OHCI->HcRhStatus = RH_HS_CRWE;
  400682:	f04f 5401 	mov.w	r4, #541065216	; 0x20400000
  400686:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  40068a:	6523      	str	r3, [r4, #80]	; 0x50

	temp_value = OHCI->HcControl;
  40068c:	6863      	ldr	r3, [r4, #4]
	temp_value &= ~HC_CONTROL_HCFS;
  40068e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	temp_value |= HC_CONTROL_HCFS_USBRESUME;
  400692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	OHCI->HcControl = temp_value;
  400696:	6063      	str	r3, [r4, #4]

	delay_ms(50);
  400698:	4806      	ldr	r0, [pc, #24]	; (4006b4 <ohci_bus_resume+0x34>)
  40069a:	4b07      	ldr	r3, [pc, #28]	; (4006b8 <ohci_bus_resume+0x38>)
  40069c:	4798      	blx	r3

	/* Then re-enable operations */
	temp_value = OHCI->HcControl;
  40069e:	6863      	ldr	r3, [r4, #4]
	temp_value &= ~HC_CONTROL_HCFS;
  4006a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	temp_value |= HC_CONTROL_HCFS_USBOPERATIONAL;
  4006a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
	OHCI->HcControl = temp_value;
  4006a8:	6063      	str	r3, [r4, #4]


	OHCI->HcControl &= ~HC_CONTROL_RWE;
  4006aa:	6863      	ldr	r3, [r4, #4]
  4006ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  4006b0:	6063      	str	r3, [r4, #4]
  4006b2:	bd10      	pop	{r4, pc}
  4006b4:	00068a0f 	.word	0x00068a0f
  4006b8:	20000001 	.word	0x20000001

004006bc <ohci_add_td_non_control>:
 *
 * \return true for success.
 */
bool ohci_add_td_non_control(uint8_t ep_number, uint8_t *buf,
		uint32_t buf_size, struct ohci_td_general **td_general_header)
{
  4006bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct ohci_ed *ed_header;
	uint32_t i;
	uint8_t ep_dir;

	if (ep_number & 0x80) {
  4006c0:	b244      	sxtb	r4, r0
		ep_dir = 2;
	} else {
		ep_dir = 1;
  4006c2:	2c00      	cmp	r4, #0
  4006c4:	bfb4      	ite	lt
  4006c6:	2702      	movlt	r7, #2
  4006c8:	2701      	movge	r7, #1
	}
	ep_number = ep_number & 0xF;
  4006ca:	f000 000f 	and.w	r0, r0, #15

	/* Bulk endpoints. */
	i = 0;
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
  4006ce:	f04f 5401 	mov.w	r4, #541065216	; 0x20400000
  4006d2:	6aa4      	ldr	r4, [r4, #40]	; 0x28
	while (ed_header != NULL) {
  4006d4:	2c00      	cmp	r4, #0
  4006d6:	d07f      	beq.n	4007d8 <ohci_add_td_non_control+0x11c>
  4006d8:	2600      	movs	r6, #0
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  4006da:	8825      	ldrh	r5, [r4, #0]
  4006dc:	f3c5 15c3 	ubfx	r5, r5, #7, #4
  4006e0:	4285      	cmp	r5, r0
  4006e2:	d174      	bne.n	4007ce <ohci_add_td_non_control+0x112>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
  4006e4:	7865      	ldrb	r5, [r4, #1]
  4006e6:	f3c5 05c1 	ubfx	r5, r5, #3, #2

	/* Bulk endpoints. */
	i = 0;
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
	while (ed_header != NULL) {
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  4006ea:	42bd      	cmp	r5, r7
  4006ec:	d16f      	bne.n	4007ce <ohci_add_td_non_control+0x112>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			/* Wait for transfer done. */
			do {
				p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  4006ee:	68a0      	ldr	r0, [r4, #8]
  4006f0:	f020 080f 	bic.w	r8, r0, #15
				p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  4006f4:	6860      	ldr	r0, [r4, #4]
  4006f6:	f020 0c0f 	bic.w	ip, r0, #15
	while (ed_header != NULL) {
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			/* Wait for transfer done. */
			do {
				p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  4006fa:	4dbd      	ldr	r5, [pc, #756]	; (4009f0 <ohci_add_td_non_control+0x334>)
				p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  4006fc:	48bd      	ldr	r0, [pc, #756]	; (4009f4 <ohci_add_td_non_control+0x338>)
	while (ed_header != NULL) {
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			/* Wait for transfer done. */
			do {
				p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  4006fe:	f8c5 8000 	str.w	r8, [r5]
				p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400702:	f8c0 c000 	str.w	ip, [r0]
			} while(p_td_head != p_td_tail);
  400706:	f8d5 e000 	ldr.w	lr, [r5]
  40070a:	6807      	ldr	r7, [r0, #0]
  40070c:	45be      	cmp	lr, r7
  40070e:	d1f6      	bne.n	4006fe <ohci_add_td_non_control+0x42>

			memset((void *)&bulk_td_head[i], 0, sizeof(bulk_td_head[i]));
  400710:	48b9      	ldr	r0, [pc, #740]	; (4009f8 <ohci_add_td_non_control+0x33c>)
  400712:	0136      	lsls	r6, r6, #4
  400714:	eb00 0e06 	add.w	lr, r0, r6
  400718:	2500      	movs	r5, #0
  40071a:	5185      	str	r5, [r0, r6]
  40071c:	f8ce 5004 	str.w	r5, [lr, #4]
  400720:	f10e 0708 	add.w	r7, lr, #8
  400724:	f847 5b04 	str.w	r5, [r7], #4
  400728:	603d      	str	r5, [r7, #0]
			memset((void *)&bulk_td_tail[i], 0, sizeof(bulk_td_tail[i]));
  40072a:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 400a08 <ohci_add_td_non_control+0x34c>
  40072e:	eb0c 0706 	add.w	r7, ip, r6
  400732:	f84c 5006 	str.w	r5, [ip, r6]
  400736:	607d      	str	r5, [r7, #4]
  400738:	3708      	adds	r7, #8
  40073a:	f847 5b04 	str.w	r5, [r7], #4
  40073e:	603d      	str	r5, [r7, #0]

			bulk_td_head[i].td_info.bBufferRounding = 1;
  400740:	5987      	ldr	r7, [r0, r6]
  400742:	f447 2780 	orr.w	r7, r7, #262144	; 0x40000
  400746:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].td_info.bDirectionPID = 3;
  400748:	5987      	ldr	r7, [r0, r6]
  40074a:	f447 17c0 	orr.w	r7, r7, #1572864	; 0x180000
  40074e:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].td_info.bDelayInterrupt = 0;
  400750:	5987      	ldr	r7, [r0, r6]
  400752:	f427 0760 	bic.w	r7, r7, #14680064	; 0xe00000
  400756:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].td_info.bDataToggle = 0;
  400758:	5987      	ldr	r7, [r0, r6]
  40075a:	f027 7740 	bic.w	r7, r7, #50331648	; 0x3000000
  40075e:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].td_info.bErrorCount = 0;
  400760:	5987      	ldr	r7, [r0, r6]
  400762:	f027 6740 	bic.w	r7, r7, #201326592	; 0xc000000
  400766:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].td_info.bConditionCode = 0;
  400768:	5987      	ldr	r7, [r0, r6]
  40076a:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
  40076e:	5187      	str	r7, [r0, r6]
			bulk_td_head[i].pCurrentBufferPointer= buf;
  400770:	f8ce 1004 	str.w	r1, [lr, #4]
			bulk_td_head[i].p_next_td = NULL;
  400774:	f8ce 5008 	str.w	r5, [lr, #8]
			bulk_td_head[i].pBufferEnd = buf + buf_size - 1;
  400778:	3a01      	subs	r2, #1
  40077a:	4411      	add	r1, r2
  40077c:	f8ce 100c 	str.w	r1, [lr, #12]

			/* Check the halt status. */
			if ((uint32_t)ed_header->p_td_head & 0x01) {
  400780:	68a2      	ldr	r2, [r4, #8]
  400782:	f012 0f01 	tst.w	r2, #1
  400786:	f040 8145 	bne.w	400a14 <ohci_add_td_non_control+0x358>
				return false;
			}

			p_td_head = (uint32_t)(&bulk_td_head[i]);
  40078a:	4a99      	ldr	r2, [pc, #612]	; (4009f0 <ohci_add_td_non_control+0x334>)
  40078c:	f8c2 e000 	str.w	lr, [r2]
			p_td_head &= 0xFFFFFFF0;
  400790:	6811      	ldr	r1, [r2, #0]
  400792:	f021 010f 	bic.w	r1, r1, #15
  400796:	6011      	str	r1, [r2, #0]
			*td_general_header = (struct ohci_td_general *)p_td_head;
  400798:	6811      	ldr	r1, [r2, #0]
  40079a:	6019      	str	r1, [r3, #0]
			p_td_tail = (uint32_t)(ed_header->p_td_head);
  40079c:	68a1      	ldr	r1, [r4, #8]
  40079e:	4b95      	ldr	r3, [pc, #596]	; (4009f4 <ohci_add_td_non_control+0x338>)
  4007a0:	6019      	str	r1, [r3, #0]
			p_td_tail &= 0x0000000F;
  4007a2:	6819      	ldr	r1, [r3, #0]
  4007a4:	f001 010f 	and.w	r1, r1, #15
  4007a8:	6019      	str	r1, [r3, #0]
			p_td_head |= p_td_tail;
  4007aa:	681b      	ldr	r3, [r3, #0]
  4007ac:	6811      	ldr	r1, [r2, #0]
  4007ae:	430b      	orrs	r3, r1
  4007b0:	6013      	str	r3, [r2, #0]

			ed_header->p_td_head = (void *)p_td_head;
  4007b2:	6813      	ldr	r3, [r2, #0]
  4007b4:	60a3      	str	r3, [r4, #8]
			ed_header->p_td_tail = NULL;
  4007b6:	6065      	str	r5, [r4, #4]

			OHCI->HcCommandStatus = HC_COMMANDSTATUS_BLF;
  4007b8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4007bc:	2204      	movs	r2, #4
  4007be:	609a      	str	r2, [r3, #8]
			OHCI->HcControl |= HC_CONTROL_BLE;
  4007c0:	685a      	ldr	r2, [r3, #4]
  4007c2:	f042 0220 	orr.w	r2, r2, #32
  4007c6:	605a      	str	r2, [r3, #4]
				
			return true;
  4007c8:	2001      	movs	r0, #1
  4007ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else {
			ed_header = ed_header->p_next_ed;
  4007ce:	68e4      	ldr	r4, [r4, #12]
			i++;
  4007d0:	3601      	adds	r6, #1
	ep_number = ep_number & 0xF;

	/* Bulk endpoints. */
	i = 0;
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
	while (ed_header != NULL) {
  4007d2:	2c00      	cmp	r4, #0
  4007d4:	d181      	bne.n	4006da <ohci_add_td_non_control+0x1e>
  4007d6:	e000      	b.n	4007da <ohci_add_td_non_control+0x11e>
  4007d8:	2400      	movs	r4, #0
		}
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
		ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
  4007da:	f8df e228 	ldr.w	lr, [pc, #552]	; 400a04 <ohci_add_td_non_control+0x348>
  4007de:	f85e 6024 	ldr.w	r6, [lr, r4, lsl #2]
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  4007e2:	8835      	ldrh	r5, [r6, #0]
  4007e4:	f3c5 15c3 	ubfx	r5, r5, #7, #4
  4007e8:	4285      	cmp	r5, r0
  4007ea:	f040 80fa 	bne.w	4009e2 <ohci_add_td_non_control+0x326>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
  4007ee:	7875      	ldrb	r5, [r6, #1]
  4007f0:	f3c5 05c1 	ubfx	r5, r5, #3, #2
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
		ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  4007f4:	42bd      	cmp	r5, r7
  4007f6:	f040 80f4 	bne.w	4009e2 <ohci_add_td_non_control+0x326>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			if (ed_header->ed_info.ed_info_s.bFormat == 0) {
  4007fa:	7870      	ldrb	r0, [r6, #1]
  4007fc:	f010 0f80 	tst.w	r0, #128	; 0x80
  400800:	d17b      	bne.n	4008fa <ohci_add_td_non_control+0x23e>
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  400802:	68b0      	ldr	r0, [r6, #8]
  400804:	f020 080f 	bic.w	r8, r0, #15
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400808:	6870      	ldr	r0, [r6, #4]
  40080a:	f020 0c0f 	bic.w	ip, r0, #15
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			if (ed_header->ed_info.ed_info_s.bFormat == 0) {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  40080e:	4d78      	ldr	r5, [pc, #480]	; (4009f0 <ohci_add_td_non_control+0x334>)
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400810:	4878      	ldr	r0, [pc, #480]	; (4009f4 <ohci_add_td_non_control+0x338>)
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			if (ed_header->ed_info.ed_info_s.bFormat == 0) {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  400812:	f8c5 8000 	str.w	r8, [r5]
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400816:	f8c0 c000 	str.w	ip, [r0]
				} while(p_td_head != p_td_tail);
  40081a:	f8d5 e000 	ldr.w	lr, [r5]
  40081e:	6807      	ldr	r7, [r0, #0]
  400820:	45be      	cmp	lr, r7
  400822:	d1f6      	bne.n	400812 <ohci_add_td_non_control+0x156>

				OHCI->HcControl &= ~HC_CONTROL_PLE;
  400824:	f04f 5001 	mov.w	r0, #541065216	; 0x20400000
  400828:	6845      	ldr	r5, [r0, #4]
  40082a:	f025 0504 	bic.w	r5, r5, #4
  40082e:	6045      	str	r5, [r0, #4]
				OHCI->HcControl &= ~HC_CONTROL_IE;
  400830:	6845      	ldr	r5, [r0, #4]
  400832:	f025 0508 	bic.w	r5, r5, #8
  400836:	6045      	str	r5, [r0, #4]
				
				memset((void *)&interrupt_td_head[i], 0, sizeof(interrupt_td_head[i]));
  400838:	4870      	ldr	r0, [pc, #448]	; (4009fc <ohci_add_td_non_control+0x340>)
  40083a:	0124      	lsls	r4, r4, #4
  40083c:	eb00 0e04 	add.w	lr, r0, r4
  400840:	2500      	movs	r5, #0
  400842:	5105      	str	r5, [r0, r4]
  400844:	f8ce 5004 	str.w	r5, [lr, #4]
  400848:	f10e 0708 	add.w	r7, lr, #8
  40084c:	f847 5b04 	str.w	r5, [r7], #4
  400850:	603d      	str	r5, [r7, #0]
				memset((void *)&interrupt_td_tail[i], 0, sizeof(interrupt_td_tail[i]));
  400852:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 400a0c <ohci_add_td_non_control+0x350>
  400856:	eb0c 0704 	add.w	r7, ip, r4
  40085a:	f84c 5004 	str.w	r5, [ip, r4]
  40085e:	607d      	str	r5, [r7, #4]
  400860:	3708      	adds	r7, #8
  400862:	f847 5b04 	str.w	r5, [r7], #4
  400866:	603d      	str	r5, [r7, #0]

				interrupt_td_head[i].td_info.bBufferRounding = 1;
  400868:	5907      	ldr	r7, [r0, r4]
  40086a:	f447 2780 	orr.w	r7, r7, #262144	; 0x40000
  40086e:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].td_info.bDirectionPID = 3;
  400870:	5907      	ldr	r7, [r0, r4]
  400872:	f447 17c0 	orr.w	r7, r7, #1572864	; 0x180000
  400876:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].td_info.bDelayInterrupt = 0;
  400878:	5907      	ldr	r7, [r0, r4]
  40087a:	f427 0760 	bic.w	r7, r7, #14680064	; 0xe00000
  40087e:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].td_info.bDataToggle = 0;
  400880:	5907      	ldr	r7, [r0, r4]
  400882:	f027 7740 	bic.w	r7, r7, #50331648	; 0x3000000
  400886:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].td_info.bErrorCount = 0;
  400888:	5907      	ldr	r7, [r0, r4]
  40088a:	f027 6740 	bic.w	r7, r7, #201326592	; 0xc000000
  40088e:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].td_info.bConditionCode = 0;
  400890:	5907      	ldr	r7, [r0, r4]
  400892:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
  400896:	5107      	str	r7, [r0, r4]
				interrupt_td_head[i].pCurrentBufferPointer= buf;
  400898:	f8ce 1004 	str.w	r1, [lr, #4]
				interrupt_td_head[i].p_next_td = NULL;
  40089c:	f8ce 5008 	str.w	r5, [lr, #8]
				interrupt_td_head[i].pBufferEnd = buf + buf_size - 1;
  4008a0:	3a01      	subs	r2, #1
  4008a2:	4411      	add	r1, r2
  4008a4:	f8ce 100c 	str.w	r1, [lr, #12]

				/* Check the halt status. */
				if ((uint32_t)ed_header->p_td_head & 0x01) {
  4008a8:	68b2      	ldr	r2, [r6, #8]
  4008aa:	f012 0f01 	tst.w	r2, #1
  4008ae:	f040 80b4 	bne.w	400a1a <ohci_add_td_non_control+0x35e>
					return false;
				}

				p_td_head = (uint32_t)(&interrupt_td_head[i]);
  4008b2:	4a4f      	ldr	r2, [pc, #316]	; (4009f0 <ohci_add_td_non_control+0x334>)
  4008b4:	f8c2 e000 	str.w	lr, [r2]
				p_td_head &= 0xFFFFFFF0;
  4008b8:	6811      	ldr	r1, [r2, #0]
  4008ba:	f021 010f 	bic.w	r1, r1, #15
  4008be:	6011      	str	r1, [r2, #0]
				*td_general_header = (struct ohci_td_general *)p_td_head;
  4008c0:	6811      	ldr	r1, [r2, #0]
  4008c2:	6019      	str	r1, [r3, #0]
				p_td_tail = (uint32_t)(ed_header->p_td_head);
  4008c4:	68b1      	ldr	r1, [r6, #8]
  4008c6:	4b4b      	ldr	r3, [pc, #300]	; (4009f4 <ohci_add_td_non_control+0x338>)
  4008c8:	6019      	str	r1, [r3, #0]
				p_td_tail &= 0x0000000F;
  4008ca:	6819      	ldr	r1, [r3, #0]
  4008cc:	f001 010f 	and.w	r1, r1, #15
  4008d0:	6019      	str	r1, [r3, #0]
				p_td_head |= p_td_tail;
  4008d2:	681b      	ldr	r3, [r3, #0]
  4008d4:	6811      	ldr	r1, [r2, #0]
  4008d6:	430b      	orrs	r3, r1
  4008d8:	6013      	str	r3, [r2, #0]
				ed_header->p_td_head = (void *)p_td_head;
  4008da:	6813      	ldr	r3, [r2, #0]
  4008dc:	60b3      	str	r3, [r6, #8]
				ed_header->p_td_tail = NULL;
  4008de:	6075      	str	r5, [r6, #4]

				OHCI->HcControl |= HC_CONTROL_PLE;
  4008e0:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4008e4:	685a      	ldr	r2, [r3, #4]
  4008e6:	f042 0204 	orr.w	r2, r2, #4
  4008ea:	605a      	str	r2, [r3, #4]
				OHCI->HcControl |= HC_CONTROL_IE;
  4008ec:	685a      	ldr	r2, [r3, #4]
  4008ee:	f042 0208 	orr.w	r2, r2, #8
  4008f2:	605a      	str	r2, [r3, #4]

				return true;
  4008f4:	2001      	movs	r0, #1
  4008f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			} else {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  4008fa:	68b3      	ldr	r3, [r6, #8]
  4008fc:	f023 0c0f 	bic.w	ip, r3, #15
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400900:	6873      	ldr	r3, [r6, #4]
  400902:	f023 0e0f 	bic.w	lr, r3, #15

				return true;
			} else {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  400906:	483a      	ldr	r0, [pc, #232]	; (4009f0 <ohci_add_td_non_control+0x334>)
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  400908:	4b3a      	ldr	r3, [pc, #232]	; (4009f4 <ohci_add_td_non_control+0x338>)

				return true;
			} else {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  40090a:	f8c0 c000 	str.w	ip, [r0]
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  40090e:	f8c3 e000 	str.w	lr, [r3]
				} while(p_td_head != p_td_tail);
  400912:	6807      	ldr	r7, [r0, #0]
  400914:	681d      	ldr	r5, [r3, #0]
  400916:	42af      	cmp	r7, r5
  400918:	d1f7      	bne.n	40090a <ohci_add_td_non_control+0x24e>

				OHCI->HcControl &= ~HC_CONTROL_PLE;
  40091a:	f04f 5701 	mov.w	r7, #541065216	; 0x20400000
  40091e:	687b      	ldr	r3, [r7, #4]
  400920:	f023 0304 	bic.w	r3, r3, #4
  400924:	607b      	str	r3, [r7, #4]
				OHCI->HcControl &= ~HC_CONTROL_IE;
  400926:	687b      	ldr	r3, [r7, #4]
  400928:	f023 0308 	bic.w	r3, r3, #8
  40092c:	607b      	str	r3, [r7, #4]
				
				memset((void *)&isochronous_td_head[i], 0, sizeof(isochronous_td_head[i]));
  40092e:	4d34      	ldr	r5, [pc, #208]	; (400a00 <ohci_add_td_non_control+0x344>)
  400930:	0164      	lsls	r4, r4, #5
  400932:	eb05 0e04 	add.w	lr, r5, r4
  400936:	2300      	movs	r3, #0
  400938:	512b      	str	r3, [r5, r4]
  40093a:	f8ce 3004 	str.w	r3, [lr, #4]
  40093e:	f10e 0008 	add.w	r0, lr, #8
  400942:	f840 3b04 	str.w	r3, [r0], #4
  400946:	f840 3b04 	str.w	r3, [r0], #4
  40094a:	f840 3b04 	str.w	r3, [r0], #4
  40094e:	f840 3b04 	str.w	r3, [r0], #4
  400952:	f840 3b04 	str.w	r3, [r0], #4
  400956:	6003      	str	r3, [r0, #0]
				memset((void *)&isochronous_td_tail[i], 0, sizeof(isochronous_td_tail[i]));
  400958:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 400a10 <ohci_add_td_non_control+0x354>
  40095c:	eb0c 0004 	add.w	r0, ip, r4
  400960:	f84c 3004 	str.w	r3, [ip, r4]
  400964:	6043      	str	r3, [r0, #4]
  400966:	3008      	adds	r0, #8
  400968:	f840 3b04 	str.w	r3, [r0], #4
  40096c:	f840 3b04 	str.w	r3, [r0], #4
  400970:	f840 3b04 	str.w	r3, [r0], #4
  400974:	f840 3b04 	str.w	r3, [r0], #4
  400978:	f840 3b04 	str.w	r3, [r0], #4
  40097c:	6003      	str	r3, [r0, #0]
 *
 * \return current start of frame number.
 */
uint16_t ohci_get_frame_number (void)
{
	return hcca.FrameNumber;
  40097e:	4821      	ldr	r0, [pc, #132]	; (400a04 <ohci_add_td_non_control+0x348>)
  400980:	f8b0 0080 	ldrh.w	r0, [r0, #128]	; 0x80
				
				memset((void *)&isochronous_td_head[i], 0, sizeof(isochronous_td_head[i]));
				memset((void *)&isochronous_td_tail[i], 0, sizeof(isochronous_td_tail[i]));

				/* Start after 3 frame. */
				isochronous_td_head[i].td_info.bStartingFrame = ohci_get_frame_number() + 3;
  400984:	3003      	adds	r0, #3
  400986:	b280      	uxth	r0, r0
  400988:	f855 c004 	ldr.w	ip, [r5, r4]
  40098c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  400990:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  400994:	ea4c 0000 	orr.w	r0, ip, r0
  400998:	5128      	str	r0, [r5, r4]
				isochronous_td_head[i].td_info.bDelayInterrupt = 0;
  40099a:	5928      	ldr	r0, [r5, r4]
  40099c:	f420 0060 	bic.w	r0, r0, #14680064	; 0xe00000
  4009a0:	5128      	str	r0, [r5, r4]
				isochronous_td_head[i].td_info.FrameCount = 0;				// one frame transaction
  4009a2:	5928      	ldr	r0, [r5, r4]
  4009a4:	f020 60e0 	bic.w	r0, r0, #117440512	; 0x7000000
  4009a8:	5128      	str	r0, [r5, r4]
				isochronous_td_head[i].td_info.bConditionCode = 0;
  4009aa:	5928      	ldr	r0, [r5, r4]
  4009ac:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  4009b0:	5128      	str	r0, [r5, r4]
				isochronous_td_head[i].pBufferPage0= buf;
  4009b2:	f8ce 1004 	str.w	r1, [lr, #4]
				isochronous_td_head[i].p_next_td = NULL;
  4009b6:	f8ce 3008 	str.w	r3, [lr, #8]
				isochronous_td_head[i].pBufferEnd = buf + buf_size - 1;
  4009ba:	3a01      	subs	r2, #1
  4009bc:	4411      	add	r1, r2
  4009be:	f8ce 100c 	str.w	r1, [lr, #12]
				isochronous_td_head[i].offset_psw[0] = 0;
  4009c2:	f8ae 3010 	strh.w	r3, [lr, #16]
//				}

				// set the skip
//				ed_header->ed_info.ed_info_s.bSkip = 1;

				ed_header->p_td_head = (void *)&isochronous_td_head[i];
  4009c6:	f8c6 e008 	str.w	lr, [r6, #8]
				ed_header->p_td_tail = NULL;
  4009ca:	6073      	str	r3, [r6, #4]

				// clear the skip
//				ed_header->ed_info.ed_info_s.bSkip = 0;

				OHCI->HcControl |= HC_CONTROL_PLE;
  4009cc:	687b      	ldr	r3, [r7, #4]
  4009ce:	f043 0304 	orr.w	r3, r3, #4
  4009d2:	607b      	str	r3, [r7, #4]
				OHCI->HcControl |= HC_CONTROL_IE;
  4009d4:	687b      	ldr	r3, [r7, #4]
  4009d6:	f043 0308 	orr.w	r3, r3, #8
  4009da:	607b      	str	r3, [r7, #4]
					
				return true;
  4009dc:	2001      	movs	r0, #1
  4009de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			i++;
		}
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
  4009e2:	3401      	adds	r4, #1
  4009e4:	2c08      	cmp	r4, #8
  4009e6:	f47f aefa 	bne.w	4007de <ohci_add_td_non_control+0x122>
					
				return true;
			}
		}
	}
	return false;
  4009ea:	2000      	movs	r0, #0
  4009ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009f0:	20000c64 	.word	0x20000c64
  4009f4:	20000e00 	.word	0x20000e00
  4009f8:	20000ac0 	.word	0x20000ac0
  4009fc:	20000940 	.word	0x20000940
  400a00:	20000b40 	.word	0x20000b40
  400a04:	20000d00 	.word	0x20000d00
  400a08:	20000e10 	.word	0x20000e10
  400a0c:	20000e90 	.word	0x20000e90
  400a10:	200009c0 	.word	0x200009c0
			bulk_td_head[i].p_next_td = NULL;
			bulk_td_head[i].pBufferEnd = buf + buf_size - 1;

			/* Check the halt status. */
			if ((uint32_t)ed_header->p_td_head & 0x01) {
				return false;
  400a14:	2000      	movs	r0, #0
  400a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				interrupt_td_head[i].p_next_td = NULL;
				interrupt_td_head[i].pBufferEnd = buf + buf_size - 1;

				/* Check the halt status. */
				if ((uint32_t)ed_header->p_td_head & 0x01) {
					return false;
  400a1a:	2000      	movs	r0, #0
				return true;
			}
		}
	}
	return false;
}
  400a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00400a20 <UHP_Handler>:

/**
 * \brief USB host interrupt handler.
 */
void UHP_Handler()
{
  400a20:	b570      	push	{r4, r5, r6, lr}
	uint32_t int_status;
	uint32_t rh_status;
	uint32_t rh_port_status;
	struct ohci_td_general *td_general_header;

	rh_status = OHCI->HcRhStatus;
  400a22:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400a26:	6d1e      	ldr	r6, [r3, #80]	; 0x50
	rh_port_status = OHCI->HcRhPortStatus;
  400a28:	6d5d      	ldr	r5, [r3, #84]	; 0x54
	/**
	 * Read interrupt status (and flush pending writes).  We ignore the
	 * optimization of checking the LSB of hcca->done_head; it doesn't
	 * work on all systems (edge triggering for OHCI can be a factor).
	 */
	int_status = OHCI->HcInterruptStatus;
  400a2a:	68da      	ldr	r2, [r3, #12]

	/* We only care about interrupts that are enabled */
	int_status &= OHCI->HcInterruptEnable;
  400a2c:	691c      	ldr	r4, [r3, #16]
  400a2e:	4014      	ands	r4, r2

	if (int_status & HC_INTERRUPT_WDH) {
  400a30:	f014 0f02 	tst.w	r4, #2
  400a34:	d01a      	beq.n	400a6c <UHP_Handler+0x4c>
		td_general_header = (struct ohci_td_general *)hcca.pDoneHead;
  400a36:	4b40      	ldr	r3, [pc, #256]	; (400b38 <UHP_Handler+0x118>)
  400a38:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
		OHCI->HcInterruptStatus = HC_INTERRUPT_WDH;
  400a3c:	2202      	movs	r2, #2
  400a3e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400a42:	60da      	str	r2, [r3, #12]
		callback_para = (uint32_t)td_general_header;
		callback_para &= 0xFFFFFFF0;
  400a44:	f021 020f 	bic.w	r2, r1, #15
		if (callback_para == ((uint32_t)&control_td_head & 0xFFFFFFF0)) {
  400a48:	4b3c      	ldr	r3, [pc, #240]	; (400b3c <UHP_Handler+0x11c>)
  400a4a:	f023 030f 	bic.w	r3, r3, #15
  400a4e:	429a      	cmp	r2, r3
			callback_para |= 0x80000000;
  400a50:	bf08      	it	eq
  400a52:	f042 4200 	orreq.w	r2, r2, #2147483648	; 0x80000000
  400a56:	4b3a      	ldr	r3, [pc, #232]	; (400b40 <UHP_Handler+0x120>)
  400a58:	601a      	str	r2, [r3, #0]
		}
		callback_para |= td_general_header->td_info.bConditionCode;
  400a5a:	4839      	ldr	r0, [pc, #228]	; (400b40 <UHP_Handler+0x120>)
  400a5c:	78ca      	ldrb	r2, [r1, #3]
  400a5e:	6803      	ldr	r3, [r0, #0]
  400a60:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
  400a64:	6003      	str	r3, [r0, #0]
		ohci_callback_pointer[OHCI_INTERRUPT_WDH](&callback_para);
  400a66:	4b37      	ldr	r3, [pc, #220]	; (400b44 <UHP_Handler+0x124>)
  400a68:	685b      	ldr	r3, [r3, #4]
  400a6a:	4798      	blx	r3
	/**
	 * For connect and disconnect events, we expect the controller
	 * to turn on RHSC along with RD.  But for remote wakeup events
	 * this might not happen.
	 */
	if (int_status & HC_INTERRUPT_RD) {
  400a6c:	f014 0f08 	tst.w	r4, #8
  400a70:	d009      	beq.n	400a86 <UHP_Handler+0x66>
		/* Resume detected. */
		OHCI->HcInterruptStatus = HC_INTERRUPT_RD;
  400a72:	2208      	movs	r2, #8
  400a74:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400a78:	60da      	str	r2, [r3, #12]
		ohci_bus_resume();
  400a7a:	4b33      	ldr	r3, [pc, #204]	; (400b48 <UHP_Handler+0x128>)
  400a7c:	4798      	blx	r3
		ohci_callback_pointer[OHCI_INTERRUPT_RD](&callback_para);
  400a7e:	4b31      	ldr	r3, [pc, #196]	; (400b44 <UHP_Handler+0x124>)
  400a80:	68db      	ldr	r3, [r3, #12]
  400a82:	482f      	ldr	r0, [pc, #188]	; (400b40 <UHP_Handler+0x120>)
  400a84:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_RHSC) {
  400a86:	f014 0f40 	tst.w	r4, #64	; 0x40
  400a8a:	d033      	beq.n	400af4 <UHP_Handler+0xd4>
		if (bus_reset_flag) {
  400a8c:	4b2f      	ldr	r3, [pc, #188]	; (400b4c <UHP_Handler+0x12c>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	b183      	cbz	r3, 400ab4 <UHP_Handler+0x94>
			OHCI->HcRhPortStatus = RH_PS_PRSC;
  400a92:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400a96:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400a9a:	655a      	str	r2, [r3, #84]	; 0x54
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  400a9c:	2240      	movs	r2, #64	; 0x40
  400a9e:	60da      	str	r2, [r3, #12]
			bus_reset_flag = false;
  400aa0:	2200      	movs	r2, #0
  400aa2:	4b2a      	ldr	r3, [pc, #168]	; (400b4c <UHP_Handler+0x12c>)
  400aa4:	601a      	str	r2, [r3, #0]
			callback_para = BUS_RESET;
  400aa6:	4826      	ldr	r0, [pc, #152]	; (400b40 <UHP_Handler+0x120>)
  400aa8:	2302      	movs	r3, #2
  400aaa:	6003      	str	r3, [r0, #0]
			ohci_callback_pointer[OHCI_INTERRUPT_RHSC](&callback_para);
  400aac:	4b25      	ldr	r3, [pc, #148]	; (400b44 <UHP_Handler+0x124>)
  400aae:	699b      	ldr	r3, [r3, #24]
  400ab0:	4798      	blx	r3
  400ab2:	e01f      	b.n	400af4 <UHP_Handler+0xd4>
		} else if (rh_port_status & RH_PS_CSC) {
  400ab4:	f415 3f80 	tst.w	r5, #65536	; 0x10000
  400ab8:	d015      	beq.n	400ae6 <UHP_Handler+0xc6>
			OHCI->HcRhPortStatus = RH_PS_CSC;
  400aba:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400abe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400ac2:	655a      	str	r2, [r3, #84]	; 0x54
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  400ac4:	2240      	movs	r2, #64	; 0x40
  400ac6:	60da      	str	r2, [r3, #12]
			if (!(rh_status & RH_HS_DRWE)) {
  400ac8:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  400acc:	d112      	bne.n	400af4 <UHP_Handler+0xd4>
				if (rh_port_status & RH_PS_CCS) {
  400ace:	f015 0f01 	tst.w	r5, #1
					callback_para = BUS_CONNECT;
  400ad2:	bf14      	ite	ne
  400ad4:	2200      	movne	r2, #0
				} else {
					callback_para = BUS_DISCONNECT;
  400ad6:	2201      	moveq	r2, #1
  400ad8:	4b19      	ldr	r3, [pc, #100]	; (400b40 <UHP_Handler+0x120>)
  400ada:	601a      	str	r2, [r3, #0]
				}
				ohci_callback_pointer[OHCI_INTERRUPT_RHSC](&callback_para);
  400adc:	4b19      	ldr	r3, [pc, #100]	; (400b44 <UHP_Handler+0x124>)
  400ade:	699b      	ldr	r3, [r3, #24]
  400ae0:	4817      	ldr	r0, [pc, #92]	; (400b40 <UHP_Handler+0x120>)
  400ae2:	4798      	blx	r3
  400ae4:	e006      	b.n	400af4 <UHP_Handler+0xd4>
			}
		} else {
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  400ae6:	2240      	movs	r2, #64	; 0x40
  400ae8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400aec:	60da      	str	r2, [r3, #12]
			callback_para = 0xff;
  400aee:	22ff      	movs	r2, #255	; 0xff
  400af0:	4b13      	ldr	r3, [pc, #76]	; (400b40 <UHP_Handler+0x120>)
  400af2:	601a      	str	r2, [r3, #0]
		}
	}

	if (int_status & HC_INTERRUPT_SF) {
  400af4:	f014 0f04 	tst.w	r4, #4
  400af8:	d007      	beq.n	400b0a <UHP_Handler+0xea>
		OHCI->HcInterruptStatus = HC_INTERRUPT_SF;
  400afa:	2204      	movs	r2, #4
  400afc:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400b00:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_SF](&callback_para);
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <UHP_Handler+0x124>)
  400b04:	689b      	ldr	r3, [r3, #8]
  400b06:	480e      	ldr	r0, [pc, #56]	; (400b40 <UHP_Handler+0x120>)
  400b08:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_SO) {
  400b0a:	f014 0f01 	tst.w	r4, #1
  400b0e:	d007      	beq.n	400b20 <UHP_Handler+0x100>
		OHCI->HcInterruptStatus = HC_INTERRUPT_SO;
  400b10:	2201      	movs	r2, #1
  400b12:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400b16:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_SO](&callback_para);
  400b18:	4b0a      	ldr	r3, [pc, #40]	; (400b44 <UHP_Handler+0x124>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	4808      	ldr	r0, [pc, #32]	; (400b40 <UHP_Handler+0x120>)
  400b1e:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_UE) {
  400b20:	f014 0f10 	tst.w	r4, #16
  400b24:	d007      	beq.n	400b36 <UHP_Handler+0x116>
		OHCI->HcInterruptStatus = HC_INTERRUPT_UE;
  400b26:	2210      	movs	r2, #16
  400b28:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  400b2c:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_UE](&callback_para);
  400b2e:	4b05      	ldr	r3, [pc, #20]	; (400b44 <UHP_Handler+0x124>)
  400b30:	691b      	ldr	r3, [r3, #16]
  400b32:	4803      	ldr	r0, [pc, #12]	; (400b40 <UHP_Handler+0x120>)
  400b34:	4798      	blx	r3
  400b36:	bd70      	pop	{r4, r5, r6, pc}
  400b38:	20000d00 	.word	0x20000d00
  400b3c:	20000c50 	.word	0x20000c50
  400b40:	20000c40 	.word	0x20000c40
  400b44:	20000f10 	.word	0x20000f10
  400b48:	00400681 	.word	0x00400681
  400b4c:	20000c60 	.word	0x20000c60

00400b50 <uhd_get_frame_number>:
		return UHD_SPEED_LOW;
	}
}

uint16_t uhd_get_frame_number(void)
{
  400b50:	b508      	push	{r3, lr}
	return ohci_get_frame_number();
  400b52:	4b01      	ldr	r3, [pc, #4]	; (400b58 <uhd_get_frame_number+0x8>)
  400b54:	4798      	blx	r3
}
  400b56:	bd08      	pop	{r3, pc}
  400b58:	00400671 	.word	0x00400671

00400b5c <uhd_get_microframe_number>:

uint16_t uhd_get_microframe_number(void)
{
	return 0; // Not supported
}
  400b5c:	2000      	movs	r0, #0
  400b5e:	4770      	bx	lr

00400b60 <uhd_ep_run>:
		bool b_shortpacket,
		uint8_t *buf,
		iram_size_t buf_size,
		uint16_t timeout,
		uhd_callback_trans_t callback)
{
  400b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b64:	4680      	mov	r8, r0
  400b66:	460f      	mov	r7, r1
  400b68:	461e      	mov	r6, r3
	uint32_t i;
	bool return_value = true;

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
		if (!callback_trans_end_para[i].flag) {
  400b6a:	4b33      	ldr	r3, [pc, #204]	; (400c38 <uhd_ep_run+0xd8>)
  400b6c:	7c1b      	ldrb	r3, [r3, #16]
  400b6e:	b12b      	cbz	r3, 400b7c <uhd_ep_run+0x1c>
  400b70:	4b31      	ldr	r3, [pc, #196]	; (400c38 <uhd_ep_run+0xd8>)

	uint32_t i;
	bool return_value = true;

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
  400b72:	2401      	movs	r4, #1
		if (!callback_trans_end_para[i].flag) {
  400b74:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
  400b78:	b992      	cbnz	r2, 400ba0 <uhd_ep_run+0x40>
  400b7a:	e000      	b.n	400b7e <uhd_ep_run+0x1e>

	uint32_t i;
	bool return_value = true;

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
  400b7c:	2400      	movs	r4, #0
		if (!callback_trans_end_para[i].flag) {
			memset((void *)&callback_trans_end_para[i], 0,
  400b7e:	482e      	ldr	r0, [pc, #184]	; (400c38 <uhd_ep_run+0xd8>)
  400b80:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400b84:	0089      	lsls	r1, r1, #2
  400b86:	1843      	adds	r3, r0, r1
  400b88:	2200      	movs	r2, #0
  400b8a:	5042      	str	r2, [r0, r1]
  400b8c:	605a      	str	r2, [r3, #4]
  400b8e:	3308      	adds	r3, #8
  400b90:	f843 2b04 	str.w	r2, [r3], #4
  400b94:	f843 2b04 	str.w	r2, [r3], #4
  400b98:	601a      	str	r2, [r3, #0]
					sizeof(callback_trans_end_para[i]));
			break;
		}
	}
	if (i == 8) {
  400b9a:	2c08      	cmp	r4, #8
  400b9c:	d107      	bne.n	400bae <uhd_ep_run+0x4e>
  400b9e:	e042      	b.n	400c26 <uhd_ep_run+0xc6>

	uint32_t i;
	bool return_value = true;

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
  400ba0:	3401      	adds	r4, #1
  400ba2:	3314      	adds	r3, #20
  400ba4:	2c08      	cmp	r4, #8
  400ba6:	d1e5      	bne.n	400b74 <uhd_ep_run+0x14>
					sizeof(callback_trans_end_para[i]));
			break;
		}
	}
	if (i == 8) {
		return false;
  400ba8:	2000      	movs	r0, #0
  400baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400bae:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  400bb2:	fab5 f585 	clz	r5, r5
  400bb6:	096d      	lsrs	r5, r5, #5
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400bb8:	b672      	cpsid	i
  400bba:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400bbe:	2200      	movs	r2, #0
  400bc0:	4b1e      	ldr	r3, [pc, #120]	; (400c3c <uhd_ep_run+0xdc>)
  400bc2:	701a      	strb	r2, [r3, #0]

	irqflags_t flags;

	flags = cpu_irq_save();

	return_value = ohci_add_td_non_control(endp, buf, buf_size,
  400bc4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  400bc8:	4a1b      	ldr	r2, [pc, #108]	; (400c38 <uhd_ep_run+0xd8>)
  400bca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  400bce:	4638      	mov	r0, r7
  400bd0:	4631      	mov	r1, r6
  400bd2:	9a06      	ldr	r2, [sp, #24]
  400bd4:	3308      	adds	r3, #8
  400bd6:	f8df c068 	ldr.w	ip, [pc, #104]	; 400c40 <uhd_ep_run+0xe0>
  400bda:	47e0      	blx	ip
			&callback_trans_end_para[i].td_general_header);
	if (return_value == false) {
  400bdc:	b940      	cbnz	r0, 400bf0 <uhd_ep_run+0x90>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400bde:	b32d      	cbz	r5, 400c2c <uhd_ep_run+0xcc>
		cpu_irq_enable();
  400be0:	2201      	movs	r2, #1
  400be2:	4b16      	ldr	r3, [pc, #88]	; (400c3c <uhd_ep_run+0xdc>)
  400be4:	701a      	strb	r2, [r3, #0]
  400be6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400bea:	b662      	cpsie	i
  400bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cpu_irq_restore(flags);
		return false;
	}

	callback_trans_end_para[i].add = add;
  400bf0:	4b11      	ldr	r3, [pc, #68]	; (400c38 <uhd_ep_run+0xd8>)
  400bf2:	00a0      	lsls	r0, r4, #2
  400bf4:	1901      	adds	r1, r0, r4
  400bf6:	0089      	lsls	r1, r1, #2
  400bf8:	185a      	adds	r2, r3, r1
  400bfa:	f803 8001 	strb.w	r8, [r3, r1]
	callback_trans_end_para[i].ep = endp;
  400bfe:	7057      	strb	r7, [r2, #1]
	callback_trans_end_para[i].status = UHD_TRANS_NOERROR;
  400c00:	2100      	movs	r1, #0
  400c02:	7091      	strb	r1, [r2, #2]
	callback_trans_end_para[i].nb_transfered = (iram_size_t)buf;
  400c04:	6056      	str	r6, [r2, #4]
	callback_trans_end_para[i].callback_trans_end_func = callback;
  400c06:	9908      	ldr	r1, [sp, #32]
  400c08:	60d1      	str	r1, [r2, #12]
	callback_trans_end_para[i].flag = 1;
  400c0a:	4404      	add	r4, r0
  400c0c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  400c10:	2301      	movs	r3, #1
  400c12:	7423      	strb	r3, [r4, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400c14:	b16d      	cbz	r5, 400c32 <uhd_ep_run+0xd2>
		cpu_irq_enable();
  400c16:	4618      	mov	r0, r3
  400c18:	4b08      	ldr	r3, [pc, #32]	; (400c3c <uhd_ep_run+0xdc>)
  400c1a:	7018      	strb	r0, [r3, #0]
  400c1c:	f3bf 8f5f 	dmb	sy
  400c20:	b662      	cpsie	i
  400c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					sizeof(callback_trans_end_para[i]));
			break;
		}
	}
	if (i == 8) {
		return false;
  400c26:	2000      	movs	r0, #0
  400c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	return_value = ohci_add_td_non_control(endp, buf, buf_size,
			&callback_trans_end_para[i].td_general_header);
	if (return_value == false) {
		cpu_irq_restore(flags);
		return false;
  400c2c:	2000      	movs	r0, #0
  400c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	callback_trans_end_para[i].callback_trans_end_func = callback;
	callback_trans_end_para[i].flag = 1;

	cpu_irq_restore(flags);

	return true;
  400c32:	2001      	movs	r0, #1
}
  400c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c38:	20000f30 	.word	0x20000f30
  400c3c:	2000000c 	.word	0x2000000c
  400c40:	004006bd 	.word	0x004006bd

00400c44 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  400c44:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c46:	480e      	ldr	r0, [pc, #56]	; (400c80 <sysclk_init+0x3c>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <sysclk_init+0x40>)
  400c4a:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400c4c:	2000      	movs	r0, #0
  400c4e:	4b0e      	ldr	r3, [pc, #56]	; (400c88 <sysclk_init+0x44>)
  400c50:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400c52:	4c0e      	ldr	r4, [pc, #56]	; (400c8c <sysclk_init+0x48>)
  400c54:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c56:	2800      	cmp	r0, #0
  400c58:	d0fc      	beq.n	400c54 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c5a:	4b0d      	ldr	r3, [pc, #52]	; (400c90 <sysclk_init+0x4c>)
  400c5c:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  400c5e:	4a0d      	ldr	r2, [pc, #52]	; (400c94 <sysclk_init+0x50>)
  400c60:	4b0d      	ldr	r3, [pc, #52]	; (400c98 <sysclk_init+0x54>)
  400c62:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c64:	4c0d      	ldr	r4, [pc, #52]	; (400c9c <sysclk_init+0x58>)
  400c66:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c68:	2800      	cmp	r0, #0
  400c6a:	d0fc      	beq.n	400c66 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c6c:	2000      	movs	r0, #0
  400c6e:	4b0c      	ldr	r3, [pc, #48]	; (400ca0 <sysclk_init+0x5c>)
  400c70:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c72:	4b0c      	ldr	r3, [pc, #48]	; (400ca4 <sysclk_init+0x60>)
  400c74:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c76:	480c      	ldr	r0, [pc, #48]	; (400ca8 <sysclk_init+0x64>)
  400c78:	4b02      	ldr	r3, [pc, #8]	; (400c84 <sysclk_init+0x40>)
  400c7a:	4798      	blx	r3
  400c7c:	bd10      	pop	{r4, pc}
  400c7e:	bf00      	nop
  400c80:	07270e00 	.word	0x07270e00
  400c84:	004017c5 	.word	0x004017c5
  400c88:	004012ed 	.word	0x004012ed
  400c8c:	00401311 	.word	0x00401311
  400c90:	00401331 	.word	0x00401331
  400c94:	0e4d3f01 	.word	0x0e4d3f01
  400c98:	400e0400 	.word	0x400e0400
  400c9c:	0040133d 	.word	0x0040133d
  400ca0:	00401285 	.word	0x00401285
  400ca4:	004016dd 	.word	0x004016dd
  400ca8:	07270000 	.word	0x07270000

00400cac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400cac:	b9a8      	cbnz	r0, 400cda <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cb2:	460c      	mov	r4, r1
  400cb4:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400cb6:	2a00      	cmp	r2, #0
  400cb8:	dd0a      	ble.n	400cd0 <_read+0x24>
  400cba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400cbc:	4e08      	ldr	r6, [pc, #32]	; (400ce0 <_read+0x34>)
  400cbe:	4d09      	ldr	r5, [pc, #36]	; (400ce4 <_read+0x38>)
  400cc0:	6830      	ldr	r0, [r6, #0]
  400cc2:	4621      	mov	r1, r4
  400cc4:	682b      	ldr	r3, [r5, #0]
  400cc6:	4798      	blx	r3
		ptr++;
  400cc8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400cca:	42bc      	cmp	r4, r7
  400ccc:	d1f8      	bne.n	400cc0 <_read+0x14>
  400cce:	e001      	b.n	400cd4 <_read+0x28>
  400cd0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400cd4:	4640      	mov	r0, r8
  400cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400cda:	f04f 30ff 	mov.w	r0, #4294967295
  400cde:	4770      	bx	lr
  400ce0:	2001c794 	.word	0x2001c794
  400ce4:	2001c78c 	.word	0x2001c78c

00400ce8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400ce8:	3801      	subs	r0, #1
  400cea:	2802      	cmp	r0, #2
  400cec:	d818      	bhi.n	400d20 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cf2:	460e      	mov	r6, r1
  400cf4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400cf6:	b182      	cbz	r2, 400d1a <_write+0x32>
  400cf8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400cfa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400d34 <_write+0x4c>
  400cfe:	4f0c      	ldr	r7, [pc, #48]	; (400d30 <_write+0x48>)
  400d00:	f8d8 0000 	ldr.w	r0, [r8]
  400d04:	f815 1b01 	ldrb.w	r1, [r5], #1
  400d08:	683b      	ldr	r3, [r7, #0]
  400d0a:	4798      	blx	r3
  400d0c:	2800      	cmp	r0, #0
  400d0e:	db0a      	blt.n	400d26 <_write+0x3e>
  400d10:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400d12:	3c01      	subs	r4, #1
  400d14:	d1f4      	bne.n	400d00 <_write+0x18>
  400d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d1a:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400d20:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400d24:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400d26:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d2e:	bf00      	nop
  400d30:	2001c790 	.word	0x2001c790
  400d34:	2001c794 	.word	0x2001c794

00400d38 <Button1_Handler>:
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {	
  400d38:	280c      	cmp	r0, #12
  400d3a:	d105      	bne.n	400d48 <Button1_Handler+0x10>
  400d3c:	2901      	cmp	r1, #1
  400d3e:	d103      	bne.n	400d48 <Button1_Handler+0x10>
 *
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  400d40:	b508      	push	{r3, lr}
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {	
		extern void vFNBtton_Click_Hook( void );
		vFNBtton_Click_Hook();
  400d42:	4b02      	ldr	r3, [pc, #8]	; (400d4c <Button1_Handler+0x14>)
  400d44:	4798      	blx	r3
  400d46:	bd08      	pop	{r3, pc}
  400d48:	4770      	bx	lr
  400d4a:	bf00      	nop
  400d4c:	00404c09 	.word	0x00404c09

00400d50 <system_board_init>:
#  pragma weak board_init=system_board_init
#endif

static void Button1_Handler(uint32_t id, uint32_t mask);
void system_board_init(void)
{
  400d50:	b570      	push	{r4, r5, r6, lr}
  400d52:	b082      	sub	sp, #8

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d54:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d58:	4b70      	ldr	r3, [pc, #448]	; (400f1c <system_board_init+0x1cc>)
  400d5a:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400d5c:	200b      	movs	r0, #11
  400d5e:	4c70      	ldr	r4, [pc, #448]	; (400f20 <system_board_init+0x1d0>)
  400d60:	47a0      	blx	r4
  400d62:	200c      	movs	r0, #12
  400d64:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d66:	4c6f      	ldr	r4, [pc, #444]	; (400f24 <system_board_init+0x1d4>)
  400d68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400d6c:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d6e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d72:	6363      	str	r3, [r4, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d74:	4d6c      	ldr	r5, [pc, #432]	; (400f28 <system_board_init+0x1d8>)
  400d76:	2302      	movs	r3, #2
  400d78:	612b      	str	r3, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d7a:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d7e:	632b      	str	r3, [r5, #48]	; 0x30

	/* Initialize SW0 */
	//ioport_set_pin_dir(BUTTON_0_PIN, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(BUTTON_0_PIN, IOPORT_MODE_PULLUP);

	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  400d80:	4628      	mov	r0, r5
  400d82:	2101      	movs	r1, #1
  400d84:	220a      	movs	r2, #10
  400d86:	4b69      	ldr	r3, [pc, #420]	; (400f2c <system_board_init+0x1dc>)
  400d88:	4798      	blx	r3
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  400d8a:	4b69      	ldr	r3, [pc, #420]	; (400f30 <system_board_init+0x1e0>)
  400d8c:	9300      	str	r3, [sp, #0]
  400d8e:	4628      	mov	r0, r5
  400d90:	210c      	movs	r1, #12
  400d92:	2201      	movs	r2, #1
  400d94:	2359      	movs	r3, #89	; 0x59
  400d96:	4e67      	ldr	r6, [pc, #412]	; (400f34 <system_board_init+0x1e4>)
  400d98:	47b0      	blx	r6
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400d9a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  400d9e:	4b66      	ldr	r3, [pc, #408]	; (400f38 <system_board_init+0x1e8>)
  400da0:	601e      	str	r6, [r3, #0]
	PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  400da2:	4628      	mov	r0, r5
  400da4:	210c      	movs	r1, #12
  400da6:	2200      	movs	r2, #0
  400da8:	4b64      	ldr	r3, [pc, #400]	; (400f3c <system_board_init+0x1ec>)
  400daa:	4798      	blx	r3
	(IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400dac:	4628      	mov	r0, r5
  400dae:	2101      	movs	r1, #1
  400db0:	4b63      	ldr	r3, [pc, #396]	; (400f40 <system_board_init+0x1f0>)
  400db2:	4798      	blx	r3
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400db4:	f44f 7340 	mov.w	r3, #768	; 0x300
  400db8:	662b      	str	r3, [r5, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400dba:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400dbe:	656b      	str	r3, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400dc0:	626b      	str	r3, [r5, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400dc2:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400dc6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400dc8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  400dcc:	672a      	str	r2, [r5, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400dce:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400dd0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  400dd4:	676a      	str	r2, [r5, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400dd6:	606b      	str	r3, [r5, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400dd8:	f44f 7300 	mov.w	r3, #512	; 0x200
  400ddc:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400dde:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400de2:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400de4:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400de6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400dea:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400dec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  400df0:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400df2:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400df4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  400df8:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400dfa:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400e00:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e02:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e06:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e08:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e0a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e0e:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400e10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
  400e14:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e16:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400e18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
  400e1c:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e1e:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400e20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400e24:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e26:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e2a:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e2c:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e2e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e32:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400e34:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400e38:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e3a:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400e3c:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400e40:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e42:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400e44:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400e48:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e4a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e4e:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e50:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e52:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e56:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400e58:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
  400e5c:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e5e:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400e60:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
  400e64:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e66:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400e68:	2318      	movs	r3, #24
  400e6a:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e6c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e70:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e72:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e74:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e78:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400e7a:	f022 0218 	bic.w	r2, r2, #24
  400e7e:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e80:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400e82:	f022 0218 	bic.w	r2, r2, #24
  400e86:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e88:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400e8a:	6626      	str	r6, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e8c:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e90:	6566      	str	r6, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e92:	6266      	str	r6, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e94:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e98:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400e9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  400e9e:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400ea0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400ea2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  400ea6:	6763      	str	r3, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ea8:	6066      	str	r6, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400eaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400eae:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400eb0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400eb4:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400eb6:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400eb8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ebc:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400ebe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400ec2:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400ec4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400ec6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400eca:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ecc:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400ece:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  400ed2:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400ed4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400ed8:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400eda:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400edc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ee0:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400ee2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
  400ee6:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400ee8:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400eea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
  400eee:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ef0:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400ef2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ef6:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400ef8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400efc:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400efe:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400f00:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400f04:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400f06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  400f0a:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400f0c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400f0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  400f12:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f14:	6063      	str	r3, [r4, #4]
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif
}
  400f16:	b002      	add	sp, #8
  400f18:	bd70      	pop	{r4, r5, r6, pc}
  400f1a:	bf00      	nop
  400f1c:	400e1450 	.word	0x400e1450
  400f20:	0040134d 	.word	0x0040134d
  400f24:	400e0e00 	.word	0x400e0e00
  400f28:	400e1000 	.word	0x400e1000
  400f2c:	004010ed 	.word	0x004010ed
  400f30:	00400d39 	.word	0x00400d39
  400f34:	0040119d 	.word	0x0040119d
  400f38:	e000e100 	.word	0xe000e100
  400f3c:	00401205 	.word	0x00401205
  400f40:	00401139 	.word	0x00401139

00400f44 <flexcom_enable>:
 *
 * \param p_flexcom  Pointer to a FLEXCOM instance.
 *
 */
void flexcom_enable(Flexcom *p_flexcom)
{
  400f44:	b508      	push	{r3, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f46:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400f4a:	b672      	cpsid	i
  400f4c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400f50:	2100      	movs	r1, #0
  400f52:	4a4a      	ldr	r2, [pc, #296]	; (40107c <flexcom_enable+0x138>)
  400f54:	7011      	strb	r1, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400f56:	494a      	ldr	r1, [pc, #296]	; (401080 <flexcom_enable+0x13c>)
  400f58:	780a      	ldrb	r2, [r1, #0]
  400f5a:	3201      	adds	r2, #1
  400f5c:	700a      	strb	r2, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400f5e:	b92b      	cbnz	r3, 400f6c <flexcom_enable+0x28>
		cpu_irq_enable();
  400f60:	2201      	movs	r2, #1
  400f62:	4b46      	ldr	r3, [pc, #280]	; (40107c <flexcom_enable+0x138>)
  400f64:	701a      	strb	r2, [r3, #0]
  400f66:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400f6a:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);
	/* Enable PMC clock for FLEXCOM */
#ifdef ID_FLEXCOM7
	 if (p_flexcom == FLEXCOM7) {
  400f6c:	4b45      	ldr	r3, [pc, #276]	; (401084 <flexcom_enable+0x140>)
  400f6e:	4298      	cmp	r0, r3
  400f70:	d10d      	bne.n	400f8e <flexcom_enable+0x4a>
  400f72:	2007      	movs	r0, #7
  400f74:	4b44      	ldr	r3, [pc, #272]	; (401088 <flexcom_enable+0x144>)
  400f76:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM7);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  400f78:	2007      	movs	r0, #7
  400f7a:	4b44      	ldr	r3, [pc, #272]	; (40108c <flexcom_enable+0x148>)
  400f7c:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400f7e:	2007      	movs	r0, #7
  400f80:	2100      	movs	r1, #0
  400f82:	4b43      	ldr	r3, [pc, #268]	; (401090 <flexcom_enable+0x14c>)
  400f84:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400f86:	2007      	movs	r0, #7
  400f88:	4b42      	ldr	r3, [pc, #264]	; (401094 <flexcom_enable+0x150>)
  400f8a:	4798      	blx	r3
  400f8c:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM6
	if (p_flexcom == FLEXCOM6) {
  400f8e:	4b42      	ldr	r3, [pc, #264]	; (401098 <flexcom_enable+0x154>)
  400f90:	4298      	cmp	r0, r3
  400f92:	d10d      	bne.n	400fb0 <flexcom_enable+0x6c>
  400f94:	2016      	movs	r0, #22
  400f96:	4b3c      	ldr	r3, [pc, #240]	; (401088 <flexcom_enable+0x144>)
  400f98:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM6);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  400f9a:	2007      	movs	r0, #7
  400f9c:	4b3b      	ldr	r3, [pc, #236]	; (40108c <flexcom_enable+0x148>)
  400f9e:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400fa0:	2007      	movs	r0, #7
  400fa2:	2100      	movs	r1, #0
  400fa4:	4b3a      	ldr	r3, [pc, #232]	; (401090 <flexcom_enable+0x14c>)
  400fa6:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400fa8:	2007      	movs	r0, #7
  400faa:	4b3a      	ldr	r3, [pc, #232]	; (401094 <flexcom_enable+0x150>)
  400fac:	4798      	blx	r3
  400fae:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM5
	if (p_flexcom == FLEXCOM5) {
  400fb0:	4b3a      	ldr	r3, [pc, #232]	; (40109c <flexcom_enable+0x158>)
  400fb2:	4298      	cmp	r0, r3
  400fb4:	d10d      	bne.n	400fd2 <flexcom_enable+0x8e>
  400fb6:	2015      	movs	r0, #21
  400fb8:	4b33      	ldr	r3, [pc, #204]	; (401088 <flexcom_enable+0x144>)
  400fba:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM5);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  400fbc:	2007      	movs	r0, #7
  400fbe:	4b33      	ldr	r3, [pc, #204]	; (40108c <flexcom_enable+0x148>)
  400fc0:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400fc2:	2007      	movs	r0, #7
  400fc4:	2100      	movs	r1, #0
  400fc6:	4b32      	ldr	r3, [pc, #200]	; (401090 <flexcom_enable+0x14c>)
  400fc8:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400fca:	2007      	movs	r0, #7
  400fcc:	4b31      	ldr	r3, [pc, #196]	; (401094 <flexcom_enable+0x150>)
  400fce:	4798      	blx	r3
  400fd0:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM4
	if (p_flexcom == FLEXCOM4) {
  400fd2:	4b33      	ldr	r3, [pc, #204]	; (4010a0 <flexcom_enable+0x15c>)
  400fd4:	4298      	cmp	r0, r3
  400fd6:	d10d      	bne.n	400ff4 <flexcom_enable+0xb0>
  400fd8:	2014      	movs	r0, #20
  400fda:	4b2b      	ldr	r3, [pc, #172]	; (401088 <flexcom_enable+0x144>)
  400fdc:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM4);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  400fde:	2007      	movs	r0, #7
  400fe0:	4b2a      	ldr	r3, [pc, #168]	; (40108c <flexcom_enable+0x148>)
  400fe2:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400fe4:	2007      	movs	r0, #7
  400fe6:	2100      	movs	r1, #0
  400fe8:	4b29      	ldr	r3, [pc, #164]	; (401090 <flexcom_enable+0x14c>)
  400fea:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400fec:	2007      	movs	r0, #7
  400fee:	4b29      	ldr	r3, [pc, #164]	; (401094 <flexcom_enable+0x150>)
  400ff0:	4798      	blx	r3
  400ff2:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM3
	if (p_flexcom == FLEXCOM3) {
  400ff4:	4b2b      	ldr	r3, [pc, #172]	; (4010a4 <flexcom_enable+0x160>)
  400ff6:	4298      	cmp	r0, r3
  400ff8:	d10d      	bne.n	401016 <flexcom_enable+0xd2>
  400ffa:	2013      	movs	r0, #19
  400ffc:	4b22      	ldr	r3, [pc, #136]	; (401088 <flexcom_enable+0x144>)
  400ffe:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM3);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  401000:	2006      	movs	r0, #6
  401002:	4b22      	ldr	r3, [pc, #136]	; (40108c <flexcom_enable+0x148>)
  401004:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  401006:	2006      	movs	r0, #6
  401008:	2100      	movs	r1, #0
  40100a:	4b21      	ldr	r3, [pc, #132]	; (401090 <flexcom_enable+0x14c>)
  40100c:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  40100e:	2006      	movs	r0, #6
  401010:	4b20      	ldr	r3, [pc, #128]	; (401094 <flexcom_enable+0x150>)
  401012:	4798      	blx	r3
  401014:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM2
	if (p_flexcom == FLEXCOM2) {
  401016:	4b24      	ldr	r3, [pc, #144]	; (4010a8 <flexcom_enable+0x164>)
  401018:	4298      	cmp	r0, r3
  40101a:	d10d      	bne.n	401038 <flexcom_enable+0xf4>
  40101c:	200e      	movs	r0, #14
  40101e:	4b1a      	ldr	r3, [pc, #104]	; (401088 <flexcom_enable+0x144>)
  401020:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM2);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  401022:	2006      	movs	r0, #6
  401024:	4b19      	ldr	r3, [pc, #100]	; (40108c <flexcom_enable+0x148>)
  401026:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  401028:	2006      	movs	r0, #6
  40102a:	2100      	movs	r1, #0
  40102c:	4b18      	ldr	r3, [pc, #96]	; (401090 <flexcom_enable+0x14c>)
  40102e:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  401030:	2006      	movs	r0, #6
  401032:	4b18      	ldr	r3, [pc, #96]	; (401094 <flexcom_enable+0x150>)
  401034:	4798      	blx	r3
  401036:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM1
	if (p_flexcom == FLEXCOM1) {
  401038:	4b1c      	ldr	r3, [pc, #112]	; (4010ac <flexcom_enable+0x168>)
  40103a:	4298      	cmp	r0, r3
  40103c:	d10d      	bne.n	40105a <flexcom_enable+0x116>
  40103e:	2009      	movs	r0, #9
  401040:	4b11      	ldr	r3, [pc, #68]	; (401088 <flexcom_enable+0x144>)
  401042:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM1);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  401044:	2006      	movs	r0, #6
  401046:	4b11      	ldr	r3, [pc, #68]	; (40108c <flexcom_enable+0x148>)
  401048:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  40104a:	2006      	movs	r0, #6
  40104c:	2100      	movs	r1, #0
  40104e:	4b10      	ldr	r3, [pc, #64]	; (401090 <flexcom_enable+0x14c>)
  401050:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  401052:	2006      	movs	r0, #6
  401054:	4b0f      	ldr	r3, [pc, #60]	; (401094 <flexcom_enable+0x150>)
  401056:	4798      	blx	r3
  401058:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM0
	if (p_flexcom == FLEXCOM0) {
  40105a:	4b15      	ldr	r3, [pc, #84]	; (4010b0 <flexcom_enable+0x16c>)
  40105c:	4298      	cmp	r0, r3
  40105e:	d10c      	bne.n	40107a <flexcom_enable+0x136>
  401060:	2008      	movs	r0, #8
  401062:	4b09      	ldr	r3, [pc, #36]	; (401088 <flexcom_enable+0x144>)
  401064:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM0);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  401066:	2006      	movs	r0, #6
  401068:	4b08      	ldr	r3, [pc, #32]	; (40108c <flexcom_enable+0x148>)
  40106a:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  40106c:	2006      	movs	r0, #6
  40106e:	2100      	movs	r1, #0
  401070:	4b07      	ldr	r3, [pc, #28]	; (401090 <flexcom_enable+0x14c>)
  401072:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  401074:	2006      	movs	r0, #6
  401076:	4b07      	ldr	r3, [pc, #28]	; (401094 <flexcom_enable+0x150>)
  401078:	4798      	blx	r3
  40107a:	bd08      	pop	{r3, pc}
  40107c:	2000000c 	.word	0x2000000c
  401080:	2001c784 	.word	0x2001c784
  401084:	40034000 	.word	0x40034000
  401088:	0040134d 	.word	0x0040134d
  40108c:	004013f5 	.word	0x004013f5
  401090:	004013a1 	.word	0x004013a1
  401094:	004013e5 	.word	0x004013e5
  401098:	40040000 	.word	0x40040000
  40109c:	40008000 	.word	0x40008000
  4010a0:	4001c000 	.word	0x4001c000
  4010a4:	40018000 	.word	0x40018000
  4010a8:	40024000 	.word	0x40024000
  4010ac:	40020000 	.word	0x40020000
  4010b0:	4000c000 	.word	0x4000c000

004010b4 <flexcom_set_opmode>:
 * \param opmode  Opration mode.
 *
 */
void flexcom_set_opmode(Flexcom *p_flexcom, enum flexcom_opmode opmode)
{
	p_flexcom->FLEXCOM_MR = opmode;
  4010b4:	6001      	str	r1, [r0, #0]
  4010b6:	4770      	bx	lr

004010b8 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4010b8:	460b      	mov	r3, r1
  4010ba:	b119      	cbz	r1, 4010c4 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  4010bc:	6809      	ldr	r1, [r1, #0]
  4010be:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  4010c0:	685b      	ldr	r3, [r3, #4]
  4010c2:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  4010c4:	b11a      	cbz	r2, 4010ce <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  4010c6:	6813      	ldr	r3, [r2, #0]
  4010c8:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  4010ca:	6853      	ldr	r3, [r2, #4]
  4010cc:	61c3      	str	r3, [r0, #28]
  4010ce:	4770      	bx	lr

004010d0 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  4010d0:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  4010d4:	05c9      	lsls	r1, r1, #23
  4010d6:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4010d8:	6201      	str	r1, [r0, #32]
  4010da:	4770      	bx	lr

004010dc <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4010dc:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  4010e0:	f021 0101 	bic.w	r1, r1, #1
  4010e4:	0589      	lsls	r1, r1, #22
  4010e6:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4010e8:	6201      	str	r1, [r0, #32]
  4010ea:	4770      	bx	lr

004010ec <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4010ec:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4010f0:	0052      	lsls	r2, r2, #1
  4010f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010f6:	fbb3 f2f2 	udiv	r2, r3, r2
  4010fa:	3a01      	subs	r2, #1
  4010fc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  401100:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401104:	4770      	bx	lr
  401106:	bf00      	nop

00401108 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401108:	f012 0f10 	tst.w	r2, #16
  40110c:	d010      	beq.n	401130 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40110e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401112:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401116:	bf14      	ite	ne
  401118:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40111c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401120:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401124:	bf14      	ite	ne
  401126:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40112a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40112e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401130:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401134:	4770      	bx	lr
  401136:	bf00      	nop

00401138 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  401138:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40113a:	6401      	str	r1, [r0, #64]	; 0x40
  40113c:	4770      	bx	lr
  40113e:	bf00      	nop

00401140 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401140:	6441      	str	r1, [r0, #68]	; 0x44
  401142:	4770      	bx	lr

00401144 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401144:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401146:	4770      	bx	lr

00401148 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401148:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40114a:	4770      	bx	lr

0040114c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401150:	4604      	mov	r4, r0
  401152:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401154:	4b0e      	ldr	r3, [pc, #56]	; (401190 <pio_handler_process+0x44>)
  401156:	4798      	blx	r3
  401158:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40115a:	4620      	mov	r0, r4
  40115c:	4b0d      	ldr	r3, [pc, #52]	; (401194 <pio_handler_process+0x48>)
  40115e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401160:	4005      	ands	r5, r0
  401162:	d013      	beq.n	40118c <pio_handler_process+0x40>
  401164:	4c0c      	ldr	r4, [pc, #48]	; (401198 <pio_handler_process+0x4c>)
  401166:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40116a:	6823      	ldr	r3, [r4, #0]
  40116c:	4543      	cmp	r3, r8
  40116e:	d108      	bne.n	401182 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401170:	6861      	ldr	r1, [r4, #4]
  401172:	4229      	tst	r1, r5
  401174:	d005      	beq.n	401182 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401176:	68e3      	ldr	r3, [r4, #12]
  401178:	4640      	mov	r0, r8
  40117a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40117c:	6863      	ldr	r3, [r4, #4]
  40117e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401182:	42b4      	cmp	r4, r6
  401184:	d002      	beq.n	40118c <pio_handler_process+0x40>
  401186:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401188:	2d00      	cmp	r5, #0
  40118a:	d1ee      	bne.n	40116a <pio_handler_process+0x1e>
  40118c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401190:	00401145 	.word	0x00401145
  401194:	00401149 	.word	0x00401149
  401198:	20000fd4 	.word	0x20000fd4

0040119c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40119c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40119e:	4c0c      	ldr	r4, [pc, #48]	; (4011d0 <pio_handler_set+0x34>)
  4011a0:	6824      	ldr	r4, [r4, #0]
  4011a2:	2c06      	cmp	r4, #6
  4011a4:	d811      	bhi.n	4011ca <pio_handler_set+0x2e>
  4011a6:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  4011a8:	4f0a      	ldr	r7, [pc, #40]	; (4011d4 <pio_handler_set+0x38>)
  4011aa:	0122      	lsls	r2, r4, #4
  4011ac:	18be      	adds	r6, r7, r2
  4011ae:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  4011b0:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  4011b2:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  4011b4:	9a06      	ldr	r2, [sp, #24]
  4011b6:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  4011b8:	3401      	adds	r4, #1
  4011ba:	4a05      	ldr	r2, [pc, #20]	; (4011d0 <pio_handler_set+0x34>)
  4011bc:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4011be:	4629      	mov	r1, r5
  4011c0:	461a      	mov	r2, r3
  4011c2:	4b05      	ldr	r3, [pc, #20]	; (4011d8 <pio_handler_set+0x3c>)
  4011c4:	4798      	blx	r3

	return 0;
  4011c6:	2000      	movs	r0, #0
  4011c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4011ca:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4011cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011ce:	bf00      	nop
  4011d0:	20000fd0 	.word	0x20000fd0
  4011d4:	20000fd4 	.word	0x20000fd4
  4011d8:	00401109 	.word	0x00401109

004011dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4011dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4011de:	4802      	ldr	r0, [pc, #8]	; (4011e8 <PIOA_Handler+0xc>)
  4011e0:	210b      	movs	r1, #11
  4011e2:	4b02      	ldr	r3, [pc, #8]	; (4011ec <PIOA_Handler+0x10>)
  4011e4:	4798      	blx	r3
  4011e6:	bd08      	pop	{r3, pc}
  4011e8:	400e0e00 	.word	0x400e0e00
  4011ec:	0040114d 	.word	0x0040114d

004011f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4011f0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4011f2:	4802      	ldr	r0, [pc, #8]	; (4011fc <PIOB_Handler+0xc>)
  4011f4:	210c      	movs	r1, #12
  4011f6:	4b02      	ldr	r3, [pc, #8]	; (401200 <PIOB_Handler+0x10>)
  4011f8:	4798      	blx	r3
  4011fa:	bd08      	pop	{r3, pc}
  4011fc:	400e1000 	.word	0x400e1000
  401200:	0040114d 	.word	0x0040114d

00401204 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  401204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401206:	4605      	mov	r5, r0
  401208:	460c      	mov	r4, r1
  40120a:	4617      	mov	r7, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  40120c:	4b18      	ldr	r3, [pc, #96]	; (401270 <pio_handler_set_priority+0x6c>)
  40120e:	4798      	blx	r3
  401210:	4606      	mov	r6, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  401212:	4628      	mov	r0, r5
  401214:	f04f 31ff 	mov.w	r1, #4294967295
  401218:	4b16      	ldr	r3, [pc, #88]	; (401274 <pio_handler_set_priority+0x70>)
  40121a:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  40121c:	4628      	mov	r0, r5
  40121e:	4b16      	ldr	r3, [pc, #88]	; (401278 <pio_handler_set_priority+0x74>)
  401220:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401222:	b2e2      	uxtb	r2, r4
  401224:	f002 031f 	and.w	r3, r2, #31
  401228:	2101      	movs	r1, #1
  40122a:	4099      	lsls	r1, r3
  40122c:	0963      	lsrs	r3, r4, #5
  40122e:	009b      	lsls	r3, r3, #2
  401230:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  401234:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  401238:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40123c:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  401240:	2c00      	cmp	r4, #0
  401242:	da06      	bge.n	401252 <pio_handler_set_priority+0x4e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401244:	f002 020f 	and.w	r2, r2, #15
  401248:	013f      	lsls	r7, r7, #4
  40124a:	b2ff      	uxtb	r7, r7
  40124c:	480b      	ldr	r0, [pc, #44]	; (40127c <pio_handler_set_priority+0x78>)
  40124e:	5487      	strb	r7, [r0, r2]
  401250:	e007      	b.n	401262 <pio_handler_set_priority+0x5e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401252:	013f      	lsls	r7, r7, #4
  401254:	b2ff      	uxtb	r7, r7
  401256:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  40125a:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  40125e:	f884 7300 	strb.w	r7, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401262:	6019      	str	r1, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  401264:	4628      	mov	r0, r5
  401266:	4631      	mov	r1, r6
  401268:	4b05      	ldr	r3, [pc, #20]	; (401280 <pio_handler_set_priority+0x7c>)
  40126a:	4798      	blx	r3
  40126c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40126e:	bf00      	nop
  401270:	00401149 	.word	0x00401149
  401274:	00401141 	.word	0x00401141
  401278:	00401145 	.word	0x00401145
  40127c:	e000ed14 	.word	0xe000ed14
  401280:	00401139 	.word	0x00401139

00401284 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401284:	4a18      	ldr	r2, [pc, #96]	; (4012e8 <pmc_switch_mck_to_pllack+0x64>)
  401286:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40128c:	4318      	orrs	r0, r3
  40128e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401290:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401292:	f013 0f08 	tst.w	r3, #8
  401296:	d003      	beq.n	4012a0 <pmc_switch_mck_to_pllack+0x1c>
  401298:	e009      	b.n	4012ae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40129a:	3b01      	subs	r3, #1
  40129c:	d103      	bne.n	4012a6 <pmc_switch_mck_to_pllack+0x22>
  40129e:	e01e      	b.n	4012de <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4012a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4012a4:	4910      	ldr	r1, [pc, #64]	; (4012e8 <pmc_switch_mck_to_pllack+0x64>)
  4012a6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4012a8:	f012 0f08 	tst.w	r2, #8
  4012ac:	d0f5      	beq.n	40129a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4012ae:	4a0e      	ldr	r2, [pc, #56]	; (4012e8 <pmc_switch_mck_to_pllack+0x64>)
  4012b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4012b2:	f023 0303 	bic.w	r3, r3, #3
  4012b6:	f043 0302 	orr.w	r3, r3, #2
  4012ba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4012bc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4012be:	f010 0008 	ands.w	r0, r0, #8
  4012c2:	d004      	beq.n	4012ce <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4012c4:	2000      	movs	r0, #0
  4012c6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4012c8:	3b01      	subs	r3, #1
  4012ca:	d103      	bne.n	4012d4 <pmc_switch_mck_to_pllack+0x50>
  4012cc:	e009      	b.n	4012e2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4012ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4012d2:	4905      	ldr	r1, [pc, #20]	; (4012e8 <pmc_switch_mck_to_pllack+0x64>)
  4012d4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4012d6:	f012 0f08 	tst.w	r2, #8
  4012da:	d0f5      	beq.n	4012c8 <pmc_switch_mck_to_pllack+0x44>
  4012dc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4012de:	2001      	movs	r0, #1
  4012e0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4012e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4012e4:	4770      	bx	lr
  4012e6:	bf00      	nop
  4012e8:	400e0400 	.word	0x400e0400

004012ec <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4012ec:	2801      	cmp	r0, #1
  4012ee:	d106      	bne.n	4012fe <pmc_switch_sclk_to_32kxtal+0x12>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4012f0:	4a05      	ldr	r2, [pc, #20]	; (401308 <pmc_switch_sclk_to_32kxtal+0x1c>)
  4012f2:	6893      	ldr	r3, [r2, #8]
  4012f4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4012f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4012fc:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4012fe:	4a03      	ldr	r2, [pc, #12]	; (40130c <pmc_switch_sclk_to_32kxtal+0x20>)
  401300:	4b01      	ldr	r3, [pc, #4]	; (401308 <pmc_switch_sclk_to_32kxtal+0x1c>)
  401302:	601a      	str	r2, [r3, #0]
  401304:	4770      	bx	lr
  401306:	bf00      	nop
  401308:	400e1410 	.word	0x400e1410
  40130c:	a5000008 	.word	0xa5000008

00401310 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401310:	4b05      	ldr	r3, [pc, #20]	; (401328 <pmc_osc_is_ready_32kxtal+0x18>)
  401312:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401314:	f013 0f80 	tst.w	r3, #128	; 0x80
  401318:	bf1d      	ittte	ne
  40131a:	4b04      	ldrne	r3, [pc, #16]	; (40132c <pmc_osc_is_ready_32kxtal+0x1c>)
  40131c:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  40131e:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  401322:	2000      	moveq	r0, #0
}
  401324:	4770      	bx	lr
  401326:	bf00      	nop
  401328:	400e1410 	.word	0x400e1410
  40132c:	400e0400 	.word	0x400e0400

00401330 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  401330:	2200      	movs	r2, #0
  401332:	4b01      	ldr	r3, [pc, #4]	; (401338 <pmc_disable_pllack+0x8>)
  401334:	629a      	str	r2, [r3, #40]	; 0x28
  401336:	4770      	bx	lr
  401338:	400e0400 	.word	0x400e0400

0040133c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40133c:	4b02      	ldr	r3, [pc, #8]	; (401348 <pmc_is_locked_pllack+0xc>)
  40133e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401340:	f000 0002 	and.w	r0, r0, #2
  401344:	4770      	bx	lr
  401346:	bf00      	nop
  401348:	400e0400 	.word	0x400e0400

0040134c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40134c:	2832      	cmp	r0, #50	; 0x32
  40134e:	d81e      	bhi.n	40138e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401350:	281f      	cmp	r0, #31
  401352:	d80c      	bhi.n	40136e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401354:	4b11      	ldr	r3, [pc, #68]	; (40139c <pmc_enable_periph_clk+0x50>)
  401356:	699a      	ldr	r2, [r3, #24]
  401358:	2301      	movs	r3, #1
  40135a:	4083      	lsls	r3, r0
  40135c:	401a      	ands	r2, r3
  40135e:	4293      	cmp	r3, r2
  401360:	d017      	beq.n	401392 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401362:	2301      	movs	r3, #1
  401364:	4083      	lsls	r3, r0
  401366:	4a0d      	ldr	r2, [pc, #52]	; (40139c <pmc_enable_periph_clk+0x50>)
  401368:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40136a:	2000      	movs	r0, #0
  40136c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40136e:	4b0b      	ldr	r3, [pc, #44]	; (40139c <pmc_enable_periph_clk+0x50>)
  401370:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  401374:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401376:	2301      	movs	r3, #1
  401378:	4083      	lsls	r3, r0
  40137a:	401a      	ands	r2, r3
  40137c:	4293      	cmp	r3, r2
  40137e:	d00a      	beq.n	401396 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401380:	2301      	movs	r3, #1
  401382:	4083      	lsls	r3, r0
  401384:	4a05      	ldr	r2, [pc, #20]	; (40139c <pmc_enable_periph_clk+0x50>)
  401386:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40138a:	2000      	movs	r0, #0
  40138c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40138e:	2001      	movs	r0, #1
  401390:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401392:	2000      	movs	r0, #0
  401394:	4770      	bx	lr
  401396:	2000      	movs	r0, #0
}
  401398:	4770      	bx	lr
  40139a:	bf00      	nop
  40139c:	400e0400 	.word	0x400e0400

004013a0 <pmc_switch_pck_to_mck>:
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
  4013a0:	f041 0104 	orr.w	r1, r1, #4
  4013a4:	4b0e      	ldr	r3, [pc, #56]	; (4013e0 <pmc_switch_pck_to_mck+0x40>)
  4013a6:	f100 0210 	add.w	r2, r0, #16
  4013aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  4013ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4013b0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4013b4:	4081      	lsls	r1, r0
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  4013b6:	ea11 0003 	ands.w	r0, r1, r3
  4013ba:	d004      	beq.n	4013c6 <pmc_switch_pck_to_mck+0x26>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4013bc:	2000      	movs	r0, #0
}
  4013be:	4770      	bx	lr
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
  4013c0:	3b01      	subs	r3, #1
  4013c2:	d104      	bne.n	4013ce <pmc_switch_pck_to_mck+0x2e>
  4013c4:	e007      	b.n	4013d6 <pmc_switch_pck_to_mck+0x36>
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
  4013c6:	b410      	push	{r4}
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  4013c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  4013cc:	4c04      	ldr	r4, [pc, #16]	; (4013e0 <pmc_switch_pck_to_mck+0x40>)
  4013ce:	6ea2      	ldr	r2, [r4, #104]	; 0x68
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  4013d0:	4211      	tst	r1, r2
  4013d2:	d0f5      	beq.n	4013c0 <pmc_switch_pck_to_mck+0x20>
  4013d4:	e000      	b.n	4013d8 <pmc_switch_pck_to_mck+0x38>
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4013d6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4013d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013dc:	4770      	bx	lr
  4013de:	bf00      	nop
  4013e0:	400e0400 	.word	0x400e0400

004013e4 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4013e4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4013e8:	4083      	lsls	r3, r0
  4013ea:	4a01      	ldr	r2, [pc, #4]	; (4013f0 <pmc_enable_pck+0xc>)
  4013ec:	6013      	str	r3, [r2, #0]
  4013ee:	4770      	bx	lr
  4013f0:	400e0400 	.word	0x400e0400

004013f4 <pmc_disable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_disable_pck(uint32_t ul_id)
{
	PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id;
  4013f4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4013f8:	4083      	lsls	r3, r0
  4013fa:	4a01      	ldr	r2, [pc, #4]	; (401400 <pmc_disable_pck+0xc>)
  4013fc:	6053      	str	r3, [r2, #4]
  4013fe:	4770      	bx	lr
  401400:	400e0400 	.word	0x400e0400

00401404 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401404:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401406:	010b      	lsls	r3, r1, #4
  401408:	4293      	cmp	r3, r2
  40140a:	d90f      	bls.n	40142c <usart_set_async_baudrate+0x28>
  40140c:	e01c      	b.n	401448 <usart_set_async_baudrate+0x44>
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
  40140e:	f002 0207 	and.w	r2, r2, #7
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401412:	6841      	ldr	r1, [r0, #4]
  401414:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401418:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40141a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40141e:	6202      	str	r2, [r0, #32]

	return 0;
  401420:	2000      	movs	r0, #0
  401422:	e01e      	b.n	401462 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  401424:	2001      	movs	r0, #1
  401426:	e01c      	b.n	401462 <usart_set_async_baudrate+0x5e>
  401428:	2001      	movs	r0, #1
  40142a:	e01a      	b.n	401462 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40142c:	00d2      	lsls	r2, r2, #3
  40142e:	eb02 0253 	add.w	r2, r2, r3, lsr #1
  401432:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401436:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401438:	1e5c      	subs	r4, r3, #1
  40143a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40143e:	428c      	cmp	r4, r1
  401440:	d8f0      	bhi.n	401424 <usart_set_async_baudrate+0x20>
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
  401442:	f002 0207 	and.w	r2, r2, #7
  401446:	e7e8      	b.n	40141a <usart_set_async_baudrate+0x16>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401448:	00c9      	lsls	r1, r1, #3
  40144a:	00d2      	lsls	r2, r2, #3
  40144c:	eb02 0251 	add.w	r2, r2, r1, lsr #1
  401450:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401454:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401456:	1e5c      	subs	r4, r3, #1
  401458:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40145c:	428c      	cmp	r4, r1
  40145e:	d9d6      	bls.n	40140e <usart_set_async_baudrate+0xa>
  401460:	e7e2      	b.n	401428 <usart_set_async_baudrate+0x24>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  401462:	f85d 4b04 	ldr.w	r4, [sp], #4
  401466:	4770      	bx	lr

00401468 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401468:	4b08      	ldr	r3, [pc, #32]	; (40148c <usart_reset+0x24>)
  40146a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40146e:	2300      	movs	r3, #0
  401470:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401472:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401474:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401476:	2388      	movs	r3, #136	; 0x88
  401478:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40147a:	2324      	movs	r3, #36	; 0x24
  40147c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40147e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401482:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  401484:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401488:	6003      	str	r3, [r0, #0]
  40148a:	4770      	bx	lr
  40148c:	55534100 	.word	0x55534100

00401490 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401490:	b570      	push	{r4, r5, r6, lr}
  401492:	4605      	mov	r5, r0
  401494:	460c      	mov	r4, r1
  401496:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401498:	4b0f      	ldr	r3, [pc, #60]	; (4014d8 <usart_init_rs232+0x48>)
  40149a:	4798      	blx	r3

	ul_reg_val = 0;
  40149c:	2200      	movs	r2, #0
  40149e:	4b0f      	ldr	r3, [pc, #60]	; (4014dc <usart_init_rs232+0x4c>)
  4014a0:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014a2:	b19c      	cbz	r4, 4014cc <usart_init_rs232+0x3c>
  4014a4:	4628      	mov	r0, r5
  4014a6:	6821      	ldr	r1, [r4, #0]
  4014a8:	4632      	mov	r2, r6
  4014aa:	4b0d      	ldr	r3, [pc, #52]	; (4014e0 <usart_init_rs232+0x50>)
  4014ac:	4798      	blx	r3
  4014ae:	4602      	mov	r2, r0
  4014b0:	b970      	cbnz	r0, 4014d0 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014b2:	68a1      	ldr	r1, [r4, #8]
  4014b4:	6863      	ldr	r3, [r4, #4]
  4014b6:	4319      	orrs	r1, r3
  4014b8:	6923      	ldr	r3, [r4, #16]
  4014ba:	4319      	orrs	r1, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4014bc:	68e3      	ldr	r3, [r4, #12]
  4014be:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014c0:	4906      	ldr	r1, [pc, #24]	; (4014dc <usart_init_rs232+0x4c>)
  4014c2:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  4014c4:	6869      	ldr	r1, [r5, #4]
  4014c6:	430b      	orrs	r3, r1
  4014c8:	606b      	str	r3, [r5, #4]

	return 0;
  4014ca:	e002      	b.n	4014d2 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4014cc:	2201      	movs	r2, #1
  4014ce:	e000      	b.n	4014d2 <usart_init_rs232+0x42>
  4014d0:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  4014d2:	4610      	mov	r0, r2
  4014d4:	bd70      	pop	{r4, r5, r6, pc}
  4014d6:	bf00      	nop
  4014d8:	00401469 	.word	0x00401469
  4014dc:	20001044 	.word	0x20001044
  4014e0:	00401405 	.word	0x00401405

004014e4 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4014e4:	b510      	push	{r4, lr}
  4014e6:	4604      	mov	r4, r0
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  4014e8:	4b06      	ldr	r3, [pc, #24]	; (401504 <usart_init_hw_handshaking+0x20>)
  4014ea:	4798      	blx	r3
  4014ec:	b938      	cbnz	r0, 4014fe <usart_init_hw_handshaking+0x1a>
  4014ee:	4602      	mov	r2, r0
		return 1;
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  4014f0:	6863      	ldr	r3, [r4, #4]
  4014f2:	f023 030f 	bic.w	r3, r3, #15
  4014f6:	f043 0302 	orr.w	r3, r3, #2
  4014fa:	6063      	str	r3, [r4, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  4014fc:	e000      	b.n	401500 <usart_init_hw_handshaking+0x1c>
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
		return 1;
  4014fe:	2201      	movs	r2, #1
	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
}
  401500:	4610      	mov	r0, r2
  401502:	bd10      	pop	{r4, pc}
  401504:	00401491 	.word	0x00401491

00401508 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401508:	2340      	movs	r3, #64	; 0x40
  40150a:	6003      	str	r3, [r0, #0]
  40150c:	4770      	bx	lr
  40150e:	bf00      	nop

00401510 <usart_disable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXDIS;
  401510:	2380      	movs	r3, #128	; 0x80
  401512:	6003      	str	r3, [r0, #0]
  401514:	4770      	bx	lr
  401516:	bf00      	nop

00401518 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401518:	2310      	movs	r3, #16
  40151a:	6003      	str	r3, [r0, #0]
  40151c:	4770      	bx	lr
  40151e:	bf00      	nop

00401520 <usart_reset_rx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401520:	2324      	movs	r3, #36	; 0x24
  401522:	6003      	str	r3, [r0, #0]
  401524:	4770      	bx	lr
  401526:	bf00      	nop

00401528 <usart_set_rx_timeout>:
 * \param p_usart Pointer to a USART instance.
 * \param timeout The value of receive timeout.
 */
void usart_set_rx_timeout(Usart *p_usart, uint32_t timeout)
{
	p_usart->US_RTOR = timeout;
  401528:	6241      	str	r1, [r0, #36]	; 0x24
  40152a:	4770      	bx	lr

0040152c <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
  40152c:	6081      	str	r1, [r0, #8]
  40152e:	4770      	bx	lr

00401530 <usart_disable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IDR = ul_sources;
  401530:	60c1      	str	r1, [r0, #12]
  401532:	4770      	bx	lr

00401534 <usart_get_status>:
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
	return p_usart->US_CSR;
  401534:	6940      	ldr	r0, [r0, #20]
}
  401536:	4770      	bx	lr

00401538 <usart_start_rx_timeout>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_start_rx_timeout(Usart *p_usart)
{
	p_usart->US_CR = US_CR_STTTO;
  401538:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40153c:	6003      	str	r3, [r0, #0]
  40153e:	4770      	bx	lr

00401540 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401540:	6943      	ldr	r3, [r0, #20]
  401542:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401546:	bf1d      	ittte	ne
  401548:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40154c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40154e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401550:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401552:	4770      	bx	lr

00401554 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401554:	6943      	ldr	r3, [r0, #20]
  401556:	f013 0f01 	tst.w	r3, #1
  40155a:	d005      	beq.n	401568 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40155c:	6983      	ldr	r3, [r0, #24]
  40155e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401562:	600b      	str	r3, [r1, #0]

	return 0;
  401564:	2000      	movs	r0, #0
  401566:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401568:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40156a:	4770      	bx	lr

0040156c <usart_get_pdc_base>:
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  40156c:	4b18      	ldr	r3, [pc, #96]	; (4015d0 <usart_get_pdc_base+0x64>)
  40156e:	4298      	cmp	r0, r3
  401570:	d01f      	beq.n	4015b2 <usart_get_pdc_base+0x46>
		p_pdc_base = PDC_USART0;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  401572:	f503 33a0 	add.w	r3, r3, #81920	; 0x14000
  401576:	4298      	cmp	r0, r3
  401578:	d01d      	beq.n	4015b6 <usart_get_pdc_base+0x4a>
		p_pdc_base = PDC_USART1;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART2
	else if (p_usart == USART2) {
  40157a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
  40157e:	4298      	cmp	r0, r3
  401580:	d01b      	beq.n	4015ba <usart_get_pdc_base+0x4e>
		p_pdc_base = PDC_USART2;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART3
	else if (p_usart == USART3) {
  401582:	f5a3 4340 	sub.w	r3, r3, #49152	; 0xc000
  401586:	4298      	cmp	r0, r3
  401588:	d019      	beq.n	4015be <usart_get_pdc_base+0x52>
		p_pdc_base = PDC_USART3;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART4
	else if (p_usart == USART4) {
  40158a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
  40158e:	4298      	cmp	r0, r3
  401590:	d017      	beq.n	4015c2 <usart_get_pdc_base+0x56>
		p_pdc_base = PDC_USART4;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART5
	else if (p_usart == USART5) {
  401592:	f5a3 33a0 	sub.w	r3, r3, #81920	; 0x14000
  401596:	4298      	cmp	r0, r3
  401598:	d015      	beq.n	4015c6 <usart_get_pdc_base+0x5a>
		p_pdc_base = PDC_USART5;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART6
	else if (p_usart == USART6) {
  40159a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
  40159e:	4298      	cmp	r0, r3
  4015a0:	d013      	beq.n	4015ca <usart_get_pdc_base+0x5e>
		p_pdc_base = PDC_USART7;
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
  4015a2:	f5a3 433f 	sub.w	r3, r3, #48896	; 0xbf00
  4015a6:	4a0b      	ldr	r2, [pc, #44]	; (4015d4 <usart_get_pdc_base+0x68>)
  4015a8:	4290      	cmp	r0, r2
  4015aa:	bf0c      	ite	eq
  4015ac:	4618      	moveq	r0, r3
  4015ae:	2000      	movne	r0, #0
  4015b0:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
		p_pdc_base = PDC_USART0;
		return p_pdc_base;
  4015b2:	4809      	ldr	r0, [pc, #36]	; (4015d8 <usart_get_pdc_base+0x6c>)
  4015b4:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
		p_pdc_base = PDC_USART1;
		return p_pdc_base;
  4015b6:	4809      	ldr	r0, [pc, #36]	; (4015dc <usart_get_pdc_base+0x70>)
  4015b8:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART2
	else if (p_usart == USART2) {
		p_pdc_base = PDC_USART2;
		return p_pdc_base;
  4015ba:	4809      	ldr	r0, [pc, #36]	; (4015e0 <usart_get_pdc_base+0x74>)
  4015bc:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART3
	else if (p_usart == USART3) {
		p_pdc_base = PDC_USART3;
		return p_pdc_base;
  4015be:	4809      	ldr	r0, [pc, #36]	; (4015e4 <usart_get_pdc_base+0x78>)
  4015c0:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART4
	else if (p_usart == USART4) {
		p_pdc_base = PDC_USART4;
		return p_pdc_base;
  4015c2:	4809      	ldr	r0, [pc, #36]	; (4015e8 <usart_get_pdc_base+0x7c>)
  4015c4:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART5
	else if (p_usart == USART5) {
		p_pdc_base = PDC_USART5;
		return p_pdc_base;
  4015c6:	4809      	ldr	r0, [pc, #36]	; (4015ec <usart_get_pdc_base+0x80>)
  4015c8:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART6
	else if (p_usart == USART6) {
		p_pdc_base = PDC_USART6;
		return p_pdc_base;
  4015ca:	4809      	ldr	r0, [pc, #36]	; (4015f0 <usart_get_pdc_base+0x84>)
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
}
  4015cc:	4770      	bx	lr
  4015ce:	bf00      	nop
  4015d0:	4000c200 	.word	0x4000c200
  4015d4:	40034200 	.word	0x40034200
  4015d8:	4000c300 	.word	0x4000c300
  4015dc:	40020300 	.word	0x40020300
  4015e0:	40024300 	.word	0x40024300
  4015e4:	40018300 	.word	0x40018300
  4015e8:	4001c300 	.word	0x4001c300
  4015ec:	40008300 	.word	0x40008300
  4015f0:	40040300 	.word	0x40040300

004015f4 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
  4015f4:	e7fe      	b.n	4015f4 <Dummy_Handler>
  4015f6:	bf00      	nop

004015f8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4015f8:	b508      	push	{r3, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4015fa:	4b2a      	ldr	r3, [pc, #168]	; (4016a4 <Reset_Handler+0xac>)
  4015fc:	4a2a      	ldr	r2, [pc, #168]	; (4016a8 <Reset_Handler+0xb0>)
  4015fe:	429a      	cmp	r2, r3
  401600:	d003      	beq.n	40160a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  401602:	4b2a      	ldr	r3, [pc, #168]	; (4016ac <Reset_Handler+0xb4>)
  401604:	4a27      	ldr	r2, [pc, #156]	; (4016a4 <Reset_Handler+0xac>)
  401606:	429a      	cmp	r2, r3
  401608:	d304      	bcc.n	401614 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40160a:	4b29      	ldr	r3, [pc, #164]	; (4016b0 <Reset_Handler+0xb8>)
  40160c:	4a29      	ldr	r2, [pc, #164]	; (4016b4 <Reset_Handler+0xbc>)
  40160e:	429a      	cmp	r2, r3
  401610:	d310      	bcc.n	401634 <Reset_Handler+0x3c>
  401612:	e01b      	b.n	40164c <Reset_Handler+0x54>
  401614:	4923      	ldr	r1, [pc, #140]	; (4016a4 <Reset_Handler+0xac>)
  401616:	1d0a      	adds	r2, r1, #4
  401618:	4b27      	ldr	r3, [pc, #156]	; (4016b8 <Reset_Handler+0xc0>)
  40161a:	1a9b      	subs	r3, r3, r2
  40161c:	f023 0303 	bic.w	r3, r3, #3
  401620:	3304      	adds	r3, #4
  401622:	4a21      	ldr	r2, [pc, #132]	; (4016a8 <Reset_Handler+0xb0>)
  401624:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  401626:	f852 0b04 	ldr.w	r0, [r2], #4
  40162a:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40162e:	429a      	cmp	r2, r3
  401630:	d1f9      	bne.n	401626 <Reset_Handler+0x2e>
  401632:	e7ea      	b.n	40160a <Reset_Handler+0x12>
  401634:	4b21      	ldr	r3, [pc, #132]	; (4016bc <Reset_Handler+0xc4>)
  401636:	4a22      	ldr	r2, [pc, #136]	; (4016c0 <Reset_Handler+0xc8>)
  401638:	1ad2      	subs	r2, r2, r3
  40163a:	f022 0203 	bic.w	r2, r2, #3
  40163e:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401640:	3b04      	subs	r3, #4
                *pDest++ = 0;
  401642:	2100      	movs	r1, #0
  401644:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401648:	4293      	cmp	r3, r2
  40164a:	d1fb      	bne.n	401644 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40164c:	4b1d      	ldr	r3, [pc, #116]	; (4016c4 <Reset_Handler+0xcc>)
  40164e:	f023 017f 	bic.w	r1, r3, #127	; 0x7f
  401652:	4a1d      	ldr	r2, [pc, #116]	; (4016c8 <Reset_Handler+0xd0>)
  401654:	6091      	str	r1, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401656:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40165a:	b672      	cpsid	i
  40165c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  401660:	2000      	movs	r0, #0
  401662:	491a      	ldr	r1, [pc, #104]	; (4016cc <Reset_Handler+0xd4>)
  401664:	7008      	strb	r0, [r1, #0]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401666:	481a      	ldr	r0, [pc, #104]	; (4016d0 <Reset_Handler+0xd8>)
  401668:	6801      	ldr	r1, [r0, #0]
  40166a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40166e:	6001      	str	r1, [r0, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401670:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401674:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401678:	b92a      	cbnz	r2, 401686 <Reset_Handler+0x8e>
		cpu_irq_enable();
  40167a:	2101      	movs	r1, #1
  40167c:	4a13      	ldr	r2, [pc, #76]	; (4016cc <Reset_Handler+0xd4>)
  40167e:	7011      	strb	r1, [r2, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401680:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  401684:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401686:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  40168a:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
  40168e:	d204      	bcs.n	40169a <Reset_Handler+0xa2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401690:	4a0d      	ldr	r2, [pc, #52]	; (4016c8 <Reset_Handler+0xd0>)
  401692:	6893      	ldr	r3, [r2, #8]
  401694:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401698:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40169a:	4b0e      	ldr	r3, [pc, #56]	; (4016d4 <Reset_Handler+0xdc>)
  40169c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40169e:	4b0e      	ldr	r3, [pc, #56]	; (4016d8 <Reset_Handler+0xe0>)
  4016a0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4016a2:	e7fe      	b.n	4016a2 <Reset_Handler+0xaa>
  4016a4:	20000000 	.word	0x20000000
  4016a8:	004089c4 	.word	0x004089c4
  4016ac:	20000894 	.word	0x20000894
  4016b0:	2001da6c 	.word	0x2001da6c
  4016b4:	20000900 	.word	0x20000900
  4016b8:	20000897 	.word	0x20000897
  4016bc:	20000904 	.word	0x20000904
  4016c0:	2001da6f 	.word	0x2001da6f
  4016c4:	00400000 	.word	0x00400000
  4016c8:	e000ed00 	.word	0xe000ed00
  4016cc:	2000000c 	.word	0x2000000c
  4016d0:	e000ed88 	.word	0xe000ed88
  4016d4:	00405051 	.word	0x00405051
  4016d8:	00404e39 	.word	0x00404e39

004016dc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4016dc:	4b31      	ldr	r3, [pc, #196]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  4016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e0:	f003 0303 	and.w	r3, r3, #3
  4016e4:	2b01      	cmp	r3, #1
  4016e6:	d00f      	beq.n	401708 <SystemCoreClockUpdate+0x2c>
  4016e8:	b113      	cbz	r3, 4016f0 <SystemCoreClockUpdate+0x14>
  4016ea:	2b02      	cmp	r3, #2
  4016ec:	d029      	beq.n	401742 <SystemCoreClockUpdate+0x66>
  4016ee:	e042      	b.n	401776 <SystemCoreClockUpdate+0x9a>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4016f0:	4b2d      	ldr	r3, [pc, #180]	; (4017a8 <SystemCoreClockUpdate+0xcc>)
  4016f2:	695b      	ldr	r3, [r3, #20]
  4016f4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016f8:	bf14      	ite	ne
  4016fa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016fe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401702:	4b2a      	ldr	r3, [pc, #168]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401704:	601a      	str	r2, [r3, #0]
  401706:	e036      	b.n	401776 <SystemCoreClockUpdate+0x9a>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401708:	4b26      	ldr	r3, [pc, #152]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  40170a:	6a1b      	ldr	r3, [r3, #32]
  40170c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401710:	d003      	beq.n	40171a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401712:	4a27      	ldr	r2, [pc, #156]	; (4017b0 <SystemCoreClockUpdate+0xd4>)
  401714:	4b25      	ldr	r3, [pc, #148]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401716:	601a      	str	r2, [r3, #0]
  401718:	e02d      	b.n	401776 <SystemCoreClockUpdate+0x9a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40171a:	4a26      	ldr	r2, [pc, #152]	; (4017b4 <SystemCoreClockUpdate+0xd8>)
  40171c:	4b23      	ldr	r3, [pc, #140]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  40171e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401720:	4b20      	ldr	r3, [pc, #128]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  401722:	6a1b      	ldr	r3, [r3, #32]
  401724:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401728:	2b10      	cmp	r3, #16
  40172a:	d002      	beq.n	401732 <SystemCoreClockUpdate+0x56>
  40172c:	2b20      	cmp	r3, #32
  40172e:	d004      	beq.n	40173a <SystemCoreClockUpdate+0x5e>
  401730:	e021      	b.n	401776 <SystemCoreClockUpdate+0x9a>
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
			case CKGR_MOR_MOSCRCF_16_MHz:
				SystemCoreClock *= 2U;
  401732:	4a21      	ldr	r2, [pc, #132]	; (4017b8 <SystemCoreClockUpdate+0xdc>)
  401734:	4b1d      	ldr	r3, [pc, #116]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401736:	601a      	str	r2, [r3, #0]
				break;
  401738:	e01d      	b.n	401776 <SystemCoreClockUpdate+0x9a>
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
  40173a:	4a20      	ldr	r2, [pc, #128]	; (4017bc <SystemCoreClockUpdate+0xe0>)
  40173c:	4b1b      	ldr	r3, [pc, #108]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  40173e:	601a      	str	r2, [r3, #0]
				break;
  401740:	e019      	b.n	401776 <SystemCoreClockUpdate+0x9a>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401742:	4b19      	ldr	r3, [pc, #100]	; (4017a8 <SystemCoreClockUpdate+0xcc>)
  401744:	695b      	ldr	r3, [r3, #20]
  401746:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40174a:	bf14      	ite	ne
  40174c:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401750:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401754:	4b15      	ldr	r3, [pc, #84]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401756:	601a      	str	r2, [r3, #0]
		}
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  401758:	4b12      	ldr	r3, [pc, #72]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  40175a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40175c:	f003 0303 	and.w	r3, r3, #3
  401760:	2b02      	cmp	r3, #2
  401762:	d108      	bne.n	401776 <SystemCoreClockUpdate+0x9a>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401764:	4b0f      	ldr	r3, [pc, #60]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  401766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401768:	4910      	ldr	r1, [pc, #64]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  40176a:	f3c3 420c 	ubfx	r2, r3, #16, #13
  40176e:	680b      	ldr	r3, [r1, #0]
  401770:	fb02 3303 	mla	r3, r2, r3, r3
  401774:	600b      	str	r3, [r1, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401776:	4b0b      	ldr	r3, [pc, #44]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  401778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40177a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40177e:	2b70      	cmp	r3, #112	; 0x70
  401780:	d107      	bne.n	401792 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
  401782:	4a0a      	ldr	r2, [pc, #40]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401784:	6813      	ldr	r3, [r2, #0]
  401786:	490e      	ldr	r1, [pc, #56]	; (4017c0 <SystemCoreClockUpdate+0xe4>)
  401788:	fba1 1303 	umull	r1, r3, r1, r3
  40178c:	085b      	lsrs	r3, r3, #1
  40178e:	6013      	str	r3, [r2, #0]
  401790:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401792:	4b04      	ldr	r3, [pc, #16]	; (4017a4 <SystemCoreClockUpdate+0xc8>)
  401794:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401796:	4905      	ldr	r1, [pc, #20]	; (4017ac <SystemCoreClockUpdate+0xd0>)
  401798:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40179c:	680b      	ldr	r3, [r1, #0]
  40179e:	40d3      	lsrs	r3, r2
  4017a0:	600b      	str	r3, [r1, #0]
  4017a2:	4770      	bx	lr
  4017a4:	400e0400 	.word	0x400e0400
  4017a8:	400e1410 	.word	0x400e1410
  4017ac:	20000010 	.word	0x20000010
  4017b0:	00b71b00 	.word	0x00b71b00
  4017b4:	007a1200 	.word	0x007a1200
  4017b8:	00f42400 	.word	0x00f42400
  4017bc:	016e3600 	.word	0x016e3600
  4017c0:	aaaaaaab 	.word	0xaaaaaaab

004017c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  4017c4:	4b1d      	ldr	r3, [pc, #116]	; (40183c <system_init_flash+0x78>)
  4017c6:	4298      	cmp	r0, r3
  4017c8:	d804      	bhi.n	4017d4 <system_init_flash+0x10>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017ce:	4b1c      	ldr	r3, [pc, #112]	; (401840 <system_init_flash+0x7c>)
  4017d0:	601a      	str	r2, [r3, #0]
  4017d2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  4017d4:	4b1b      	ldr	r3, [pc, #108]	; (401844 <system_init_flash+0x80>)
  4017d6:	4298      	cmp	r0, r3
  4017d8:	d803      	bhi.n	4017e2 <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017da:	4a1b      	ldr	r2, [pc, #108]	; (401848 <system_init_flash+0x84>)
  4017dc:	4b18      	ldr	r3, [pc, #96]	; (401840 <system_init_flash+0x7c>)
  4017de:	601a      	str	r2, [r3, #0]
  4017e0:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  4017e2:	4b1a      	ldr	r3, [pc, #104]	; (40184c <system_init_flash+0x88>)
  4017e4:	4298      	cmp	r0, r3
  4017e6:	d803      	bhi.n	4017f0 <system_init_flash+0x2c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017e8:	4a19      	ldr	r2, [pc, #100]	; (401850 <system_init_flash+0x8c>)
  4017ea:	4b15      	ldr	r3, [pc, #84]	; (401840 <system_init_flash+0x7c>)
  4017ec:	601a      	str	r2, [r3, #0]
  4017ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
  4017f0:	4b18      	ldr	r3, [pc, #96]	; (401854 <system_init_flash+0x90>)
  4017f2:	4298      	cmp	r0, r3
  4017f4:	d803      	bhi.n	4017fe <system_init_flash+0x3a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017f6:	4a18      	ldr	r2, [pc, #96]	; (401858 <system_init_flash+0x94>)
  4017f8:	4b11      	ldr	r3, [pc, #68]	; (401840 <system_init_flash+0x7c>)
  4017fa:	601a      	str	r2, [r3, #0]
  4017fc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
  4017fe:	4b17      	ldr	r3, [pc, #92]	; (40185c <system_init_flash+0x98>)
  401800:	4298      	cmp	r0, r3
  401802:	d804      	bhi.n	40180e <system_init_flash+0x4a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401804:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401808:	4b0d      	ldr	r3, [pc, #52]	; (401840 <system_init_flash+0x7c>)
  40180a:	601a      	str	r2, [r3, #0]
  40180c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_5) {
  40180e:	4b14      	ldr	r3, [pc, #80]	; (401860 <system_init_flash+0x9c>)
  401810:	4298      	cmp	r0, r3
  401812:	d803      	bhi.n	40181c <system_init_flash+0x58>
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401814:	4a13      	ldr	r2, [pc, #76]	; (401864 <system_init_flash+0xa0>)
  401816:	4b0a      	ldr	r3, [pc, #40]	; (401840 <system_init_flash+0x7c>)
  401818:	601a      	str	r2, [r3, #0]
  40181a:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_6) {
  40181c:	4b12      	ldr	r3, [pc, #72]	; (401868 <system_init_flash+0xa4>)
  40181e:	4298      	cmp	r0, r3
  401820:	d803      	bhi.n	40182a <system_init_flash+0x66>
		EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401822:	4a12      	ldr	r2, [pc, #72]	; (40186c <system_init_flash+0xa8>)
  401824:	4b06      	ldr	r3, [pc, #24]	; (401840 <system_init_flash+0x7c>)
  401826:	601a      	str	r2, [r3, #0]
  401828:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_7) {
  40182a:	4b11      	ldr	r3, [pc, #68]	; (401870 <system_init_flash+0xac>)
  40182c:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  40182e:	bf94      	ite	ls
  401830:	4a10      	ldrls	r2, [pc, #64]	; (401874 <system_init_flash+0xb0>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(8)|EEFC_FMR_CLOE;
  401832:	4a11      	ldrhi	r2, [pc, #68]	; (401878 <system_init_flash+0xb4>)
  401834:	4b02      	ldr	r3, [pc, #8]	; (401840 <system_init_flash+0x7c>)
  401836:	601a      	str	r2, [r3, #0]
  401838:	4770      	bx	lr
  40183a:	bf00      	nop
  40183c:	00d59f7f 	.word	0x00d59f7f
  401840:	400e0a00 	.word	0x400e0a00
  401844:	01ab3eff 	.word	0x01ab3eff
  401848:	04000100 	.word	0x04000100
  40184c:	0280de7f 	.word	0x0280de7f
  401850:	04000200 	.word	0x04000200
  401854:	03567dff 	.word	0x03567dff
  401858:	04000300 	.word	0x04000300
  40185c:	042c1d7f 	.word	0x042c1d7f
  401860:	0501bcff 	.word	0x0501bcff
  401864:	04000500 	.word	0x04000500
  401868:	05b8d7ff 	.word	0x05b8d7ff
  40186c:	04000600 	.word	0x04000600
  401870:	066ff2ff 	.word	0x066ff2ff
  401874:	04000700 	.word	0x04000700
  401878:	04000800 	.word	0x04000800

0040187c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40187c:	4b09      	ldr	r3, [pc, #36]	; (4018a4 <_sbrk+0x28>)
  40187e:	681b      	ldr	r3, [r3, #0]
  401880:	b913      	cbnz	r3, 401888 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401882:	4a09      	ldr	r2, [pc, #36]	; (4018a8 <_sbrk+0x2c>)
  401884:	4b07      	ldr	r3, [pc, #28]	; (4018a4 <_sbrk+0x28>)
  401886:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401888:	4b06      	ldr	r3, [pc, #24]	; (4018a4 <_sbrk+0x28>)
  40188a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40188c:	181a      	adds	r2, r3, r0
  40188e:	4907      	ldr	r1, [pc, #28]	; (4018ac <_sbrk+0x30>)
  401890:	4291      	cmp	r1, r2
  401892:	db04      	blt.n	40189e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401894:	4610      	mov	r0, r2
  401896:	4a03      	ldr	r2, [pc, #12]	; (4018a4 <_sbrk+0x28>)
  401898:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40189a:	4618      	mov	r0, r3
  40189c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40189e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4018a2:	4770      	bx	lr
  4018a4:	20001048 	.word	0x20001048
  4018a8:	20020a70 	.word	0x20020a70
  4018ac:	20027ffc 	.word	0x20027ffc

004018b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4018b0:	f04f 30ff 	mov.w	r0, #4294967295
  4018b4:	4770      	bx	lr
  4018b6:	bf00      	nop

004018b8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4018b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4018bc:	604b      	str	r3, [r1, #4]

	return 0;
}
  4018be:	2000      	movs	r0, #0
  4018c0:	4770      	bx	lr
  4018c2:	bf00      	nop

004018c4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4018c4:	2001      	movs	r0, #1
  4018c6:	4770      	bx	lr

004018c8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4018c8:	2000      	movs	r0, #0
  4018ca:	4770      	bx	lr

004018cc <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4018cc:	f100 0308 	add.w	r3, r0, #8
  4018d0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4018d2:	f04f 32ff 	mov.w	r2, #4294967295
  4018d6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4018d8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4018da:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4018dc:	2300      	movs	r3, #0
  4018de:	6003      	str	r3, [r0, #0]
  4018e0:	4770      	bx	lr
  4018e2:	bf00      	nop

004018e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4018e4:	2300      	movs	r3, #0
  4018e6:	6103      	str	r3, [r0, #16]
  4018e8:	4770      	bx	lr
  4018ea:	bf00      	nop

004018ec <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4018ec:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4018ee:	685a      	ldr	r2, [r3, #4]
  4018f0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4018f2:	6842      	ldr	r2, [r0, #4]
  4018f4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4018f6:	685a      	ldr	r2, [r3, #4]
  4018f8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4018fa:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4018fc:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4018fe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401900:	6803      	ldr	r3, [r0, #0]
  401902:	3301      	adds	r3, #1
  401904:	6003      	str	r3, [r0, #0]
  401906:	4770      	bx	lr

00401908 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  401908:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  40190a:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  40190c:	f1b4 3fff 	cmp.w	r4, #4294967295
  401910:	d101      	bne.n	401916 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  401912:	6903      	ldr	r3, [r0, #16]
  401914:	e00a      	b.n	40192c <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  401916:	f100 0308 	add.w	r3, r0, #8
  40191a:	68c2      	ldr	r2, [r0, #12]
  40191c:	6812      	ldr	r2, [r2, #0]
  40191e:	4294      	cmp	r4, r2
  401920:	d304      	bcc.n	40192c <vListInsert+0x24>
  401922:	685b      	ldr	r3, [r3, #4]
  401924:	685a      	ldr	r2, [r3, #4]
  401926:	6812      	ldr	r2, [r2, #0]
  401928:	4294      	cmp	r4, r2
  40192a:	d2fa      	bcs.n	401922 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40192c:	685a      	ldr	r2, [r3, #4]
  40192e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401930:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401932:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  401934:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401936:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401938:	6803      	ldr	r3, [r0, #0]
  40193a:	3301      	adds	r3, #1
  40193c:	6003      	str	r3, [r0, #0]
}
  40193e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401942:	4770      	bx	lr

00401944 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401944:	6843      	ldr	r3, [r0, #4]
  401946:	6882      	ldr	r2, [r0, #8]
  401948:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40194a:	6883      	ldr	r3, [r0, #8]
  40194c:	6842      	ldr	r2, [r0, #4]
  40194e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  401950:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401952:	685a      	ldr	r2, [r3, #4]
  401954:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401956:	bf04      	itt	eq
  401958:	6882      	ldreq	r2, [r0, #8]
  40195a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  40195c:	2200      	movs	r2, #0
  40195e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401960:	681a      	ldr	r2, [r3, #0]
  401962:	3a01      	subs	r2, #1
  401964:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  401966:	6818      	ldr	r0, [r3, #0]
}
  401968:	4770      	bx	lr
  40196a:	bf00      	nop

0040196c <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  40196c:	4803      	ldr	r0, [pc, #12]	; (40197c <prvPortStartFirstTask+0x10>)
  40196e:	6800      	ldr	r0, [r0, #0]
  401970:	6800      	ldr	r0, [r0, #0]
  401972:	f380 8808 	msr	MSP, r0
  401976:	b662      	cpsie	i
  401978:	df00      	svc	0
  40197a:	bf00      	nop
  40197c:	e000ed08 	.word	0xe000ed08

00401980 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401980:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401990 <vPortEnableVFP+0x10>
  401984:	6801      	ldr	r1, [r0, #0]
  401986:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40198a:	6001      	str	r1, [r0, #0]
  40198c:	4770      	bx	lr
  40198e:	0000      	.short	0x0000
  401990:	e000ed88 	.word	0xe000ed88

00401994 <pxPortInitialiseStack>:
	/* Offset added to account for the way the MCU uses the stack on
	* entry/exit
	* of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  401994:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401998:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  40199c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;    /* LR */
  4019a0:	2300      	movs	r3, #0
  4019a2:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;    /* R12, R3, R2 and R1. */
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  4019a6:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	* own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4019aa:	f06f 0302 	mvn.w	r3, #2
  4019ae:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;    /* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  4019b2:	3844      	subs	r0, #68	; 0x44
  4019b4:	4770      	bx	lr
  4019b6:	bf00      	nop

004019b8 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  4019b8:	4b05      	ldr	r3, [pc, #20]	; (4019d0 <pxCurrentTCBConst2>)
  4019ba:	6819      	ldr	r1, [r3, #0]
  4019bc:	6808      	ldr	r0, [r1, #0]
  4019be:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019c2:	f380 8809 	msr	PSP, r0
  4019c6:	f04f 0000 	mov.w	r0, #0
  4019ca:	f380 8811 	msr	BASEPRI, r0
  4019ce:	4770      	bx	lr

004019d0 <pxCurrentTCBConst2>:
  4019d0:	200191d8 	.word	0x200191d8

004019d4 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4019d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4019d8:	4b01      	ldr	r3, [pc, #4]	; (4019e0 <vPortYieldFromISR+0xc>)
  4019da:	601a      	str	r2, [r3, #0]
  4019dc:	4770      	bx	lr
  4019de:	bf00      	nop
  4019e0:	e000ed04 	.word	0xe000ed04

004019e4 <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  4019e4:	f3ef 8011 	mrs	r0, BASEPRI
  4019e8:	f04f 0150 	mov.w	r1, #80	; 0x50
  4019ec:	f381 8811 	msr	BASEPRI, r1
  4019f0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
}
  4019f2:	2000      	movs	r0, #0

004019f4 <vPortEnterCritical>:
}

/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4019f4:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4019f6:	4b03      	ldr	r3, [pc, #12]	; (401a04 <vPortEnterCritical+0x10>)
  4019f8:	4798      	blx	r3
	uxCriticalNesting++;
  4019fa:	4a03      	ldr	r2, [pc, #12]	; (401a08 <vPortEnterCritical+0x14>)
  4019fc:	6813      	ldr	r3, [r2, #0]
  4019fe:	3301      	adds	r3, #1
  401a00:	6013      	str	r3, [r2, #0]
  401a02:	bd08      	pop	{r3, pc}
  401a04:	004019e5 	.word	0x004019e5
  401a08:	20000014 	.word	0x20000014

00401a0c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  401a0c:	f380 8811 	msr	BASEPRI, r0
  401a10:	4770      	bx	lr
  401a12:	bf00      	nop

00401a14 <vPortExitCritical>:
}

/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  401a14:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  401a16:	4a04      	ldr	r2, [pc, #16]	; (401a28 <vPortExitCritical+0x14>)
  401a18:	6813      	ldr	r3, [r2, #0]
  401a1a:	3b01      	subs	r3, #1
  401a1c:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  401a1e:	b913      	cbnz	r3, 401a26 <vPortExitCritical+0x12>
		portENABLE_INTERRUPTS();
  401a20:	2000      	movs	r0, #0
  401a22:	4b02      	ldr	r3, [pc, #8]	; (401a2c <vPortExitCritical+0x18>)
  401a24:	4798      	blx	r3
  401a26:	bd08      	pop	{r3, pc}
  401a28:	20000014 	.word	0x20000014
  401a2c:	00401a0d 	.word	0x00401a0d

00401a30 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  401a30:	f3ef 8009 	mrs	r0, PSP
  401a34:	4b11      	ldr	r3, [pc, #68]	; (401a7c <pxCurrentTCBConst>)
  401a36:	681a      	ldr	r2, [r3, #0]
  401a38:	f01e 0f10 	tst.w	lr, #16
  401a3c:	bf08      	it	eq
  401a3e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401a42:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a46:	6010      	str	r0, [r2, #0]
  401a48:	e92d 4008 	stmdb	sp!, {r3, lr}
  401a4c:	f04f 0050 	mov.w	r0, #80	; 0x50
  401a50:	f380 8811 	msr	BASEPRI, r0
  401a54:	f000 fed8 	bl	402808 <vTaskSwitchContext>
  401a58:	f04f 0000 	mov.w	r0, #0
  401a5c:	f380 8811 	msr	BASEPRI, r0
  401a60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  401a64:	6819      	ldr	r1, [r3, #0]
  401a66:	6808      	ldr	r0, [r1, #0]
  401a68:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a6c:	f01e 0f10 	tst.w	lr, #16
  401a70:	bf08      	it	eq
  401a72:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401a76:	f380 8809 	msr	PSP, r0
  401a7a:	4770      	bx	lr

00401a7c <pxCurrentTCBConst>:
  401a7c:	200191d8 	.word	0x200191d8

00401a80 <SysTick_Handler>:
	);
}

/*-----------------------------------------------------------*/
void SysTick_Handler( void ) /* ATMEL */
{
  401a80:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a86:	4b05      	ldr	r3, [pc, #20]	; (401a9c <SysTick_Handler+0x1c>)
  401a88:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  401a8a:	4b05      	ldr	r3, [pc, #20]	; (401aa0 <SysTick_Handler+0x20>)
  401a8c:	4798      	blx	r3
	{
		vTaskIncrementTick();
  401a8e:	4b05      	ldr	r3, [pc, #20]	; (401aa4 <SysTick_Handler+0x24>)
  401a90:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  401a92:	2000      	movs	r0, #0
  401a94:	4b04      	ldr	r3, [pc, #16]	; (401aa8 <SysTick_Handler+0x28>)
  401a96:	4798      	blx	r3
  401a98:	bd08      	pop	{r3, pc}
  401a9a:	bf00      	nop
  401a9c:	e000ed04 	.word	0xe000ed04
  401aa0:	004019e5 	.word	0x004019e5
  401aa4:	0040254d 	.word	0x0040254d
  401aa8:	00401a0d 	.word	0x00401a0d

00401aac <vPortSetupTimerInterrupt>:
 */
__attribute__((weak)) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  401aac:	4a03      	ldr	r2, [pc, #12]	; (401abc <vPortSetupTimerInterrupt+0x10>)
  401aae:	4b04      	ldr	r3, [pc, #16]	; (401ac0 <vPortSetupTimerInterrupt+0x14>)
  401ab0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  401ab2:	2207      	movs	r2, #7
  401ab4:	3b04      	subs	r3, #4
  401ab6:	601a      	str	r2, [r3, #0]
  401ab8:	4770      	bx	lr
  401aba:	bf00      	nop
  401abc:	0001d4bb 	.word	0x0001d4bb
  401ac0:	e000e014 	.word	0xe000e014

00401ac4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  401ac4:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	* See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401ac6:	4b0c      	ldr	r3, [pc, #48]	; (401af8 <xPortStartScheduler+0x34>)
  401ac8:	681a      	ldr	r2, [r3, #0]
  401aca:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  401ace:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401ad0:	681a      	ldr	r2, [r3, #0]
  401ad2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  401ad6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	* here already. */
	vPortSetupTimerInterrupt();
  401ad8:	4b08      	ldr	r3, [pc, #32]	; (401afc <xPortStartScheduler+0x38>)
  401ada:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  401adc:	2400      	movs	r4, #0
  401ade:	4b08      	ldr	r3, [pc, #32]	; (401b00 <xPortStartScheduler+0x3c>)
  401ae0:	601c      	str	r4, [r3, #0]

#if defined (__VFP_FP__) && !defined(__SOFTFP__)
	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  401ae2:	4b08      	ldr	r3, [pc, #32]	; (401b04 <xPortStartScheduler+0x40>)
  401ae4:	4798      	blx	r3
#endif

	/* Lazy save always. */
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  401ae6:	4a08      	ldr	r2, [pc, #32]	; (401b08 <xPortStartScheduler+0x44>)
  401ae8:	6813      	ldr	r3, [r2, #0]
  401aea:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401aee:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  401af0:	4b06      	ldr	r3, [pc, #24]	; (401b0c <xPortStartScheduler+0x48>)
  401af2:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  401af4:	4620      	mov	r0, r4
  401af6:	bd10      	pop	{r4, pc}
  401af8:	e000ed20 	.word	0xe000ed20
  401afc:	00401aad 	.word	0x00401aad
  401b00:	20000014 	.word	0x20000014
  401b04:	00401981 	.word	0x00401981
  401b08:	e000ef34 	.word	0xe000ef34
  401b0c:	0040196d 	.word	0x0040196d

00401b10 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  401b10:	4a13      	ldr	r2, [pc, #76]	; (401b60 <prvInsertBlockIntoFreeList+0x50>)
  401b12:	e000      	b.n	401b16 <prvInsertBlockIntoFreeList+0x6>
  401b14:	461a      	mov	r2, r3
  401b16:	6813      	ldr	r3, [r2, #0]
  401b18:	4283      	cmp	r3, r0
  401b1a:	d3fb      	bcc.n	401b14 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  401b1c:	b430      	push	{r4, r5}
  401b1e:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  401b20:	6854      	ldr	r4, [r2, #4]
  401b22:	1915      	adds	r5, r2, r4
  401b24:	4285      	cmp	r5, r0
  401b26:	d103      	bne.n	401b30 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  401b28:	6868      	ldr	r0, [r5, #4]
  401b2a:	4404      	add	r4, r0
  401b2c:	6054      	str	r4, [r2, #4]
  401b2e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  401b30:	6842      	ldr	r2, [r0, #4]
  401b32:	1884      	adds	r4, r0, r2
  401b34:	429c      	cmp	r4, r3
  401b36:	d10c      	bne.n	401b52 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  401b38:	4b0a      	ldr	r3, [pc, #40]	; (401b64 <prvInsertBlockIntoFreeList+0x54>)
  401b3a:	681b      	ldr	r3, [r3, #0]
  401b3c:	429c      	cmp	r4, r3
  401b3e:	d006      	beq.n	401b4e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  401b40:	6863      	ldr	r3, [r4, #4]
  401b42:	441a      	add	r2, r3
  401b44:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  401b46:	680b      	ldr	r3, [r1, #0]
  401b48:	681b      	ldr	r3, [r3, #0]
  401b4a:	6003      	str	r3, [r0, #0]
  401b4c:	e002      	b.n	401b54 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  401b4e:	6004      	str	r4, [r0, #0]
  401b50:	e000      	b.n	401b54 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  401b52:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  401b54:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  401b56:	bf18      	it	ne
  401b58:	6008      	strne	r0, [r1, #0]
	}
}
  401b5a:	bc30      	pop	{r4, r5}
  401b5c:	4770      	bx	lr
  401b5e:	bf00      	nop
  401b60:	20019054 	.word	0x20019054
  401b64:	20019050 	.word	0x20019050

00401b68 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401b68:	b538      	push	{r3, r4, r5, lr}
  401b6a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  401b6c:	4b2c      	ldr	r3, [pc, #176]	; (401c20 <pvPortMalloc+0xb8>)
  401b6e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  401b70:	4b2c      	ldr	r3, [pc, #176]	; (401c24 <pvPortMalloc+0xbc>)
  401b72:	681b      	ldr	r3, [r3, #0]
  401b74:	b9ab      	cbnz	r3, 401ba2 <pvPortMalloc+0x3a>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  401b76:	4a2c      	ldr	r2, [pc, #176]	; (401c28 <pvPortMalloc+0xc0>)
  401b78:	4b2c      	ldr	r3, [pc, #176]	; (401c2c <pvPortMalloc+0xc4>)
  401b7a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  401b7c:	2100      	movs	r1, #0
  401b7e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  401b80:	f503 32bf 	add.w	r2, r3, #97792	; 0x17e00
  401b84:	f502 70f8 	add.w	r0, r2, #496	; 0x1f0
  401b88:	4d26      	ldr	r5, [pc, #152]	; (401c24 <pvPortMalloc+0xbc>)
  401b8a:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  401b8c:	f8c2 11f4 	str.w	r1, [r2, #500]	; 0x1f4
	pxEnd->pxNextFreeBlock = NULL;
  401b90:	f8c2 11f0 	str.w	r1, [r2, #496]	; 0x1f0

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  401b94:	4a26      	ldr	r2, [pc, #152]	; (401c30 <pvPortMalloc+0xc8>)
  401b96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  401b98:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  401b9a:	4a26      	ldr	r2, [pc, #152]	; (401c34 <pvPortMalloc+0xcc>)
  401b9c:	6813      	ldr	r3, [r2, #0]
  401b9e:	3b10      	subs	r3, #16
  401ba0:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  401ba2:	2c00      	cmp	r4, #0
  401ba4:	d036      	beq.n	401c14 <pvPortMalloc+0xac>
		{
			xWantedSize += heapSTRUCT_SIZE;
  401ba6:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  401baa:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  401bae:	bf1c      	itt	ne
  401bb0:	f022 0207 	bicne.w	r2, r2, #7
  401bb4:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  401bb6:	1e51      	subs	r1, r2, #1
  401bb8:	4b1f      	ldr	r3, [pc, #124]	; (401c38 <pvPortMalloc+0xd0>)
  401bba:	4299      	cmp	r1, r3
  401bbc:	d827      	bhi.n	401c0e <pvPortMalloc+0xa6>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  401bbe:	491a      	ldr	r1, [pc, #104]	; (401c28 <pvPortMalloc+0xc0>)
  401bc0:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401bc2:	e001      	b.n	401bc8 <pvPortMalloc+0x60>
  401bc4:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  401bc6:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401bc8:	6863      	ldr	r3, [r4, #4]
  401bca:	429a      	cmp	r2, r3
  401bcc:	d902      	bls.n	401bd4 <pvPortMalloc+0x6c>
  401bce:	6823      	ldr	r3, [r4, #0]
  401bd0:	2b00      	cmp	r3, #0
  401bd2:	d1f7      	bne.n	401bc4 <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  401bd4:	4b13      	ldr	r3, [pc, #76]	; (401c24 <pvPortMalloc+0xbc>)
  401bd6:	681b      	ldr	r3, [r3, #0]
  401bd8:	429c      	cmp	r4, r3
  401bda:	d018      	beq.n	401c0e <pvPortMalloc+0xa6>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  401bdc:	680d      	ldr	r5, [r1, #0]
  401bde:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  401be0:	6823      	ldr	r3, [r4, #0]
  401be2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  401be4:	6863      	ldr	r3, [r4, #4]
  401be6:	1a9b      	subs	r3, r3, r2
  401be8:	2b20      	cmp	r3, #32
  401bea:	d904      	bls.n	401bf6 <pvPortMalloc+0x8e>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  401bec:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  401bee:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  401bf0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  401bf2:	4b12      	ldr	r3, [pc, #72]	; (401c3c <pvPortMalloc+0xd4>)
  401bf4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  401bf6:	4a0f      	ldr	r2, [pc, #60]	; (401c34 <pvPortMalloc+0xcc>)
  401bf8:	6813      	ldr	r3, [r2, #0]
  401bfa:	6861      	ldr	r1, [r4, #4]
  401bfc:	1a5b      	subs	r3, r3, r1
  401bfe:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  401c00:	4b0f      	ldr	r3, [pc, #60]	; (401c40 <pvPortMalloc+0xd8>)
  401c02:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401c04:	b94d      	cbnz	r5, 401c1a <pvPortMalloc+0xb2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  401c06:	4b0f      	ldr	r3, [pc, #60]	; (401c44 <pvPortMalloc+0xdc>)
  401c08:	4798      	blx	r3
  401c0a:	2500      	movs	r5, #0
  401c0c:	e005      	b.n	401c1a <pvPortMalloc+0xb2>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  401c0e:	4b0c      	ldr	r3, [pc, #48]	; (401c40 <pvPortMalloc+0xd8>)
  401c10:	4798      	blx	r3
  401c12:	e7f8      	b.n	401c06 <pvPortMalloc+0x9e>
  401c14:	4b0a      	ldr	r3, [pc, #40]	; (401c40 <pvPortMalloc+0xd8>)
  401c16:	4798      	blx	r3
  401c18:	e7f5      	b.n	401c06 <pvPortMalloc+0x9e>
		}
	}
	#endif

	return pvReturn;
}
  401c1a:	4628      	mov	r0, r5
  401c1c:	bd38      	pop	{r3, r4, r5, pc}
  401c1e:	bf00      	nop
  401c20:	004024d5 	.word	0x004024d5
  401c24:	20019050 	.word	0x20019050
  401c28:	20019054 	.word	0x20019054
  401c2c:	20001050 	.word	0x20001050
  401c30:	00017ff0 	.word	0x00017ff0
  401c34:	20000018 	.word	0x20000018
  401c38:	00017ffe 	.word	0x00017ffe
  401c3c:	00401b11 	.word	0x00401b11
  401c40:	00402679 	.word	0x00402679
  401c44:	00404f81 	.word	0x00404f81

00401c48 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  401c48:	b180      	cbz	r0, 401c6c <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  401c4a:	b510      	push	{r4, lr}
  401c4c:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  401c4e:	4b08      	ldr	r3, [pc, #32]	; (401c70 <vPortFree+0x28>)
  401c50:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  401c52:	4a08      	ldr	r2, [pc, #32]	; (401c74 <vPortFree+0x2c>)
  401c54:	6811      	ldr	r1, [r2, #0]
  401c56:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401c5a:	440b      	add	r3, r1
  401c5c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  401c5e:	f1a4 0010 	sub.w	r0, r4, #16
  401c62:	4b05      	ldr	r3, [pc, #20]	; (401c78 <vPortFree+0x30>)
  401c64:	4798      	blx	r3
		}
		xTaskResumeAll();
  401c66:	4b05      	ldr	r3, [pc, #20]	; (401c7c <vPortFree+0x34>)
  401c68:	4798      	blx	r3
  401c6a:	bd10      	pop	{r4, pc}
  401c6c:	4770      	bx	lr
  401c6e:	bf00      	nop
  401c70:	004024d5 	.word	0x004024d5
  401c74:	20000018 	.word	0x20000018
  401c78:	00401b11 	.word	0x00401b11
  401c7c:	00402679 	.word	0x00402679

00401c80 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  401c80:	b510      	push	{r4, lr}
  401c82:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  401c84:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401c86:	b93b      	cbnz	r3, 401c98 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401c88:	6803      	ldr	r3, [r0, #0]
  401c8a:	bb1b      	cbnz	r3, 401cd4 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401c8c:	6840      	ldr	r0, [r0, #4]
  401c8e:	4b13      	ldr	r3, [pc, #76]	; (401cdc <prvCopyDataToQueue+0x5c>)
  401c90:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401c92:	2300      	movs	r3, #0
  401c94:	6063      	str	r3, [r4, #4]
  401c96:	e01d      	b.n	401cd4 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  401c98:	b96a      	cbnz	r2, 401cb6 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401c9a:	6880      	ldr	r0, [r0, #8]
  401c9c:	461a      	mov	r2, r3
  401c9e:	4b10      	ldr	r3, [pc, #64]	; (401ce0 <prvCopyDataToQueue+0x60>)
  401ca0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401ca2:	68a2      	ldr	r2, [r4, #8]
  401ca4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401ca6:	4413      	add	r3, r2
  401ca8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  401caa:	6862      	ldr	r2, [r4, #4]
  401cac:	4293      	cmp	r3, r2
  401cae:	d311      	bcc.n	401cd4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401cb0:	6823      	ldr	r3, [r4, #0]
  401cb2:	60a3      	str	r3, [r4, #8]
  401cb4:	e00e      	b.n	401cd4 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401cb6:	68c0      	ldr	r0, [r0, #12]
  401cb8:	461a      	mov	r2, r3
  401cba:	4b09      	ldr	r3, [pc, #36]	; (401ce0 <prvCopyDataToQueue+0x60>)
  401cbc:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  401cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401cc0:	425b      	negs	r3, r3
  401cc2:	68e2      	ldr	r2, [r4, #12]
  401cc4:	441a      	add	r2, r3
  401cc6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  401cc8:	6821      	ldr	r1, [r4, #0]
  401cca:	428a      	cmp	r2, r1
  401ccc:	d202      	bcs.n	401cd4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401cce:	6862      	ldr	r2, [r4, #4]
  401cd0:	4413      	add	r3, r2
  401cd2:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401cd4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401cd6:	3301      	adds	r3, #1
  401cd8:	63a3      	str	r3, [r4, #56]	; 0x38
  401cda:	bd10      	pop	{r4, pc}
  401cdc:	00402bf5 	.word	0x00402bf5
  401ce0:	00405661 	.word	0x00405661

00401ce4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  401ce4:	b538      	push	{r3, r4, r5, lr}
  401ce6:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  401ce8:	6800      	ldr	r0, [r0, #0]
  401cea:	b158      	cbz	r0, 401d04 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  401cec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  401cee:	68dc      	ldr	r4, [r3, #12]
  401cf0:	4414      	add	r4, r2
  401cf2:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  401cf4:	685d      	ldr	r5, [r3, #4]
  401cf6:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  401cf8:	bf28      	it	cs
  401cfa:	60d8      	strcs	r0, [r3, #12]
  401cfc:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  401cfe:	68d9      	ldr	r1, [r3, #12]
  401d00:	4b01      	ldr	r3, [pc, #4]	; (401d08 <prvCopyDataFromQueue+0x24>)
  401d02:	4798      	blx	r3
  401d04:	bd38      	pop	{r3, r4, r5, pc}
  401d06:	bf00      	nop
  401d08:	00405661 	.word	0x00405661

00401d0c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  401d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d0e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401d10:	4b1e      	ldr	r3, [pc, #120]	; (401d8c <prvUnlockQueue+0x80>)
  401d12:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401d14:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d16:	2b00      	cmp	r3, #0
  401d18:	dd13      	ble.n	401d42 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401d1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d1c:	b91b      	cbnz	r3, 401d26 <prvUnlockQueue+0x1a>
  401d1e:	e010      	b.n	401d42 <prvUnlockQueue+0x36>
  401d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d22:	b923      	cbnz	r3, 401d2e <prvUnlockQueue+0x22>
  401d24:	e00d      	b.n	401d42 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401d26:	f104 0624 	add.w	r6, r4, #36	; 0x24
  401d2a:	4d19      	ldr	r5, [pc, #100]	; (401d90 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  401d2c:	4f19      	ldr	r7, [pc, #100]	; (401d94 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401d2e:	4630      	mov	r0, r6
  401d30:	47a8      	blx	r5
  401d32:	b100      	cbz	r0, 401d36 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  401d34:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  401d36:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d38:	3b01      	subs	r3, #1
  401d3a:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401d3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d3e:	2b00      	cmp	r3, #0
  401d40:	dcee      	bgt.n	401d20 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  401d42:	f04f 33ff 	mov.w	r3, #4294967295
  401d46:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  401d48:	4b13      	ldr	r3, [pc, #76]	; (401d98 <prvUnlockQueue+0x8c>)
  401d4a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401d4c:	4b0f      	ldr	r3, [pc, #60]	; (401d8c <prvUnlockQueue+0x80>)
  401d4e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401d50:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401d52:	2b00      	cmp	r3, #0
  401d54:	dd13      	ble.n	401d7e <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401d56:	6923      	ldr	r3, [r4, #16]
  401d58:	b91b      	cbnz	r3, 401d62 <prvUnlockQueue+0x56>
  401d5a:	e010      	b.n	401d7e <prvUnlockQueue+0x72>
  401d5c:	6923      	ldr	r3, [r4, #16]
  401d5e:	b923      	cbnz	r3, 401d6a <prvUnlockQueue+0x5e>
  401d60:	e00d      	b.n	401d7e <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401d62:	f104 0610 	add.w	r6, r4, #16
  401d66:	4d0a      	ldr	r5, [pc, #40]	; (401d90 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  401d68:	4f0a      	ldr	r7, [pc, #40]	; (401d94 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401d6a:	4630      	mov	r0, r6
  401d6c:	47a8      	blx	r5
  401d6e:	b100      	cbz	r0, 401d72 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  401d70:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  401d72:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401d74:	3b01      	subs	r3, #1
  401d76:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401d78:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401d7a:	2b00      	cmp	r3, #0
  401d7c:	dcee      	bgt.n	401d5c <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  401d7e:	f04f 33ff 	mov.w	r3, #4294967295
  401d82:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  401d84:	4b04      	ldr	r3, [pc, #16]	; (401d98 <prvUnlockQueue+0x8c>)
  401d86:	4798      	blx	r3
  401d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d8a:	bf00      	nop
  401d8c:	004019f5 	.word	0x004019f5
  401d90:	004029dd 	.word	0x004029dd
  401d94:	00402b21 	.word	0x00402b21
  401d98:	00401a15 	.word	0x00401a15

00401d9c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  401d9c:	b538      	push	{r3, r4, r5, lr}
  401d9e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
  401da0:	4604      	mov	r4, r0
  401da2:	b920      	cbnz	r0, 401dae <xQueueGenericReset+0x12>
  401da4:	4817      	ldr	r0, [pc, #92]	; (401e04 <xQueueGenericReset+0x68>)
  401da6:	f44f 718f 	mov.w	r1, #286	; 0x11e
  401daa:	4b17      	ldr	r3, [pc, #92]	; (401e08 <xQueueGenericReset+0x6c>)
  401dac:	4798      	blx	r3

	taskENTER_CRITICAL();
  401dae:	4b17      	ldr	r3, [pc, #92]	; (401e0c <xQueueGenericReset+0x70>)
  401db0:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401db2:	6822      	ldr	r2, [r4, #0]
  401db4:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401db6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401db8:	fb03 f301 	mul.w	r3, r3, r1
  401dbc:	18d0      	adds	r0, r2, r3
  401dbe:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401dc0:	2000      	movs	r0, #0
  401dc2:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401dc4:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  401dc6:	1a5b      	subs	r3, r3, r1
  401dc8:	4413      	add	r3, r2
  401dca:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401dcc:	f04f 33ff 	mov.w	r3, #4294967295
  401dd0:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401dd2:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401dd4:	b955      	cbnz	r5, 401dec <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401dd6:	6923      	ldr	r3, [r4, #16]
  401dd8:	b17b      	cbz	r3, 401dfa <xQueueGenericReset+0x5e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401dda:	f104 0010 	add.w	r0, r4, #16
  401dde:	4b0c      	ldr	r3, [pc, #48]	; (401e10 <xQueueGenericReset+0x74>)
  401de0:	4798      	blx	r3
  401de2:	2801      	cmp	r0, #1
  401de4:	d109      	bne.n	401dfa <xQueueGenericReset+0x5e>
				{
					portYIELD_WITHIN_API();
  401de6:	4b0b      	ldr	r3, [pc, #44]	; (401e14 <xQueueGenericReset+0x78>)
  401de8:	4798      	blx	r3
  401dea:	e006      	b.n	401dfa <xQueueGenericReset+0x5e>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401dec:	f104 0010 	add.w	r0, r4, #16
  401df0:	4d09      	ldr	r5, [pc, #36]	; (401e18 <xQueueGenericReset+0x7c>)
  401df2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401df4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401df8:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  401dfa:	4b08      	ldr	r3, [pc, #32]	; (401e1c <xQueueGenericReset+0x80>)
  401dfc:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  401dfe:	2001      	movs	r0, #1
  401e00:	bd38      	pop	{r3, r4, r5, pc}
  401e02:	bf00      	nop
  401e04:	004081c0 	.word	0x004081c0
  401e08:	00404f99 	.word	0x00404f99
  401e0c:	004019f5 	.word	0x004019f5
  401e10:	004029dd 	.word	0x004029dd
  401e14:	004019d5 	.word	0x004019d5
  401e18:	004018cd 	.word	0x004018cd
  401e1c:	00401a15 	.word	0x00401a15

00401e20 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  401e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  401e22:	b1d0      	cbz	r0, 401e5a <xQueueGenericCreate+0x3a>
  401e24:	460d      	mov	r5, r1
  401e26:	4617      	mov	r7, r2
  401e28:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  401e2a:	2050      	movs	r0, #80	; 0x50
  401e2c:	4b0f      	ldr	r3, [pc, #60]	; (401e6c <xQueueGenericCreate+0x4c>)
  401e2e:	4798      	blx	r3
		if( pxNewQueue != NULL )
  401e30:	4604      	mov	r4, r0
  401e32:	b190      	cbz	r0, 401e5a <xQueueGenericCreate+0x3a>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  401e34:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  401e38:	3001      	adds	r0, #1
  401e3a:	4b0c      	ldr	r3, [pc, #48]	; (401e6c <xQueueGenericCreate+0x4c>)
  401e3c:	4798      	blx	r3
  401e3e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  401e40:	b140      	cbz	r0, 401e54 <xQueueGenericCreate+0x34>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  401e42:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  401e44:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  401e46:	4620      	mov	r0, r4
  401e48:	2101      	movs	r1, #1
  401e4a:	4b09      	ldr	r3, [pc, #36]	; (401e70 <xQueueGenericCreate+0x50>)
  401e4c:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  401e4e:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
  401e52:	e008      	b.n	401e66 <xQueueGenericCreate+0x46>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  401e54:	4620      	mov	r0, r4
  401e56:	4b07      	ldr	r3, [pc, #28]	; (401e74 <xQueueGenericCreate+0x54>)
  401e58:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  401e5a:	4807      	ldr	r0, [pc, #28]	; (401e78 <xQueueGenericCreate+0x58>)
  401e5c:	f44f 71ba 	mov.w	r1, #372	; 0x174
  401e60:	4b06      	ldr	r3, [pc, #24]	; (401e7c <xQueueGenericCreate+0x5c>)
  401e62:	4798      	blx	r3
  401e64:	2400      	movs	r4, #0

	return xReturn;
}
  401e66:	4620      	mov	r0, r4
  401e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e6a:	bf00      	nop
  401e6c:	00401b69 	.word	0x00401b69
  401e70:	00401d9d 	.word	0x00401d9d
  401e74:	00401c49 	.word	0x00401c49
  401e78:	004081c0 	.word	0x004081c0
  401e7c:	00404f99 	.word	0x00404f99

00401e80 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e84:	b085      	sub	sp, #20
  401e86:	468b      	mov	fp, r1
  401e88:	9201      	str	r2, [sp, #4]
  401e8a:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  401e8c:	4604      	mov	r4, r0
  401e8e:	b920      	cbnz	r0, 401e9a <xQueueGenericSend+0x1a>
  401e90:	483a      	ldr	r0, [pc, #232]	; (401f7c <xQueueGenericSend+0xfc>)
  401e92:	f240 214b 	movw	r1, #587	; 0x24b
  401e96:	4b3a      	ldr	r3, [pc, #232]	; (401f80 <xQueueGenericSend+0x100>)
  401e98:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401e9a:	f1bb 0f00 	cmp.w	fp, #0
  401e9e:	d106      	bne.n	401eae <xQueueGenericSend+0x2e>
  401ea0:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401ea2:	b123      	cbz	r3, 401eae <xQueueGenericSend+0x2e>
  401ea4:	4835      	ldr	r0, [pc, #212]	; (401f7c <xQueueGenericSend+0xfc>)
  401ea6:	f44f 7113 	mov.w	r1, #588	; 0x24c
  401eaa:	4b35      	ldr	r3, [pc, #212]	; (401f80 <xQueueGenericSend+0x100>)
  401eac:	4798      	blx	r3

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401eae:	f04f 0900 	mov.w	r9, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401eb2:	4d34      	ldr	r5, [pc, #208]	; (401f84 <xQueueGenericSend+0x104>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401eb4:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 401fac <xQueueGenericSend+0x12c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  401eb8:	4e33      	ldr	r6, [pc, #204]	; (401f88 <xQueueGenericSend+0x108>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401eba:	47a8      	blx	r5
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401ebc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401ebe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401ec0:	429a      	cmp	r2, r3
  401ec2:	d212      	bcs.n	401eea <xQueueGenericSend+0x6a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401ec4:	4620      	mov	r0, r4
  401ec6:	4659      	mov	r1, fp
  401ec8:	9a00      	ldr	r2, [sp, #0]
  401eca:	4b30      	ldr	r3, [pc, #192]	; (401f8c <xQueueGenericSend+0x10c>)
  401ecc:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401ece:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ed0:	b13b      	cbz	r3, 401ee2 <xQueueGenericSend+0x62>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401ed2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401ed6:	4b2e      	ldr	r3, [pc, #184]	; (401f90 <xQueueGenericSend+0x110>)
  401ed8:	4798      	blx	r3
  401eda:	2801      	cmp	r0, #1
  401edc:	d101      	bne.n	401ee2 <xQueueGenericSend+0x62>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  401ede:	4b2d      	ldr	r3, [pc, #180]	; (401f94 <xQueueGenericSend+0x114>)
  401ee0:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  401ee2:	4b29      	ldr	r3, [pc, #164]	; (401f88 <xQueueGenericSend+0x108>)
  401ee4:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  401ee6:	2001      	movs	r0, #1
  401ee8:	e044      	b.n	401f74 <xQueueGenericSend+0xf4>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  401eea:	9b01      	ldr	r3, [sp, #4]
  401eec:	b91b      	cbnz	r3, 401ef6 <xQueueGenericSend+0x76>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401eee:	4b26      	ldr	r3, [pc, #152]	; (401f88 <xQueueGenericSend+0x108>)
  401ef0:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  401ef2:	2000      	movs	r0, #0
  401ef4:	e03e      	b.n	401f74 <xQueueGenericSend+0xf4>
				}
				else if( xEntryTimeSet == pdFALSE )
  401ef6:	f1b9 0f00 	cmp.w	r9, #0
  401efa:	d103      	bne.n	401f04 <xQueueGenericSend+0x84>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401efc:	a802      	add	r0, sp, #8
  401efe:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  401f00:	f04f 0901 	mov.w	r9, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  401f04:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  401f06:	4b24      	ldr	r3, [pc, #144]	; (401f98 <xQueueGenericSend+0x118>)
  401f08:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401f0a:	47a8      	blx	r5
  401f0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f12:	bf04      	itt	eq
  401f14:	2300      	moveq	r3, #0
  401f16:	6463      	streq	r3, [r4, #68]	; 0x44
  401f18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f1e:	bf04      	itt	eq
  401f20:	2300      	moveq	r3, #0
  401f22:	64a3      	streq	r3, [r4, #72]	; 0x48
  401f24:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401f26:	a802      	add	r0, sp, #8
  401f28:	a901      	add	r1, sp, #4
  401f2a:	4b1c      	ldr	r3, [pc, #112]	; (401f9c <xQueueGenericSend+0x11c>)
  401f2c:	4798      	blx	r3
  401f2e:	b9d8      	cbnz	r0, 401f68 <xQueueGenericSend+0xe8>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  401f30:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  401f32:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
  401f36:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401f38:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401f3a:	45b8      	cmp	r8, r7
  401f3c:	d10e      	bne.n	401f5c <xQueueGenericSend+0xdc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401f3e:	f104 0010 	add.w	r0, r4, #16
  401f42:	9901      	ldr	r1, [sp, #4]
  401f44:	4b16      	ldr	r3, [pc, #88]	; (401fa0 <xQueueGenericSend+0x120>)
  401f46:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  401f48:	4620      	mov	r0, r4
  401f4a:	4b16      	ldr	r3, [pc, #88]	; (401fa4 <xQueueGenericSend+0x124>)
  401f4c:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  401f4e:	4b16      	ldr	r3, [pc, #88]	; (401fa8 <xQueueGenericSend+0x128>)
  401f50:	4798      	blx	r3
  401f52:	2800      	cmp	r0, #0
  401f54:	d1b1      	bne.n	401eba <xQueueGenericSend+0x3a>
				{
					portYIELD_WITHIN_API();
  401f56:	4b0f      	ldr	r3, [pc, #60]	; (401f94 <xQueueGenericSend+0x114>)
  401f58:	4798      	blx	r3
  401f5a:	e7ae      	b.n	401eba <xQueueGenericSend+0x3a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  401f5c:	4620      	mov	r0, r4
  401f5e:	4b11      	ldr	r3, [pc, #68]	; (401fa4 <xQueueGenericSend+0x124>)
  401f60:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401f62:	4b11      	ldr	r3, [pc, #68]	; (401fa8 <xQueueGenericSend+0x128>)
  401f64:	4798      	blx	r3
  401f66:	e7a8      	b.n	401eba <xQueueGenericSend+0x3a>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  401f68:	4620      	mov	r0, r4
  401f6a:	4b0e      	ldr	r3, [pc, #56]	; (401fa4 <xQueueGenericSend+0x124>)
  401f6c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401f6e:	4b0e      	ldr	r3, [pc, #56]	; (401fa8 <xQueueGenericSend+0x128>)
  401f70:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  401f72:	2000      	movs	r0, #0
		}
	}
}
  401f74:	b005      	add	sp, #20
  401f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7a:	bf00      	nop
  401f7c:	004081c0 	.word	0x004081c0
  401f80:	00404f99 	.word	0x00404f99
  401f84:	004019f5 	.word	0x004019f5
  401f88:	00401a15 	.word	0x00401a15
  401f8c:	00401c81 	.word	0x00401c81
  401f90:	004029dd 	.word	0x004029dd
  401f94:	004019d5 	.word	0x004019d5
  401f98:	004024d5 	.word	0x004024d5
  401f9c:	00402a95 	.word	0x00402a95
  401fa0:	004028f1 	.word	0x004028f1
  401fa4:	00401d0d 	.word	0x00401d0d
  401fa8:	00402679 	.word	0x00402679
  401fac:	00402a65 	.word	0x00402a65

00401fb0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  401fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fb4:	460d      	mov	r5, r1
  401fb6:	4617      	mov	r7, r2
  401fb8:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  401fba:	4604      	mov	r4, r0
  401fbc:	b920      	cbnz	r0, 401fc8 <xQueueGenericSendFromISR+0x18>
  401fbe:	481d      	ldr	r0, [pc, #116]	; (402034 <xQueueGenericSendFromISR+0x84>)
  401fc0:	f240 3192 	movw	r1, #914	; 0x392
  401fc4:	4b1c      	ldr	r3, [pc, #112]	; (402038 <xQueueGenericSendFromISR+0x88>)
  401fc6:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401fc8:	b935      	cbnz	r5, 401fd8 <xQueueGenericSendFromISR+0x28>
  401fca:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401fcc:	b123      	cbz	r3, 401fd8 <xQueueGenericSendFromISR+0x28>
  401fce:	4819      	ldr	r0, [pc, #100]	; (402034 <xQueueGenericSendFromISR+0x84>)
  401fd0:	f240 3193 	movw	r1, #915	; 0x393
  401fd4:	4b18      	ldr	r3, [pc, #96]	; (402038 <xQueueGenericSendFromISR+0x88>)
  401fd6:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  401fd8:	4b18      	ldr	r3, [pc, #96]	; (40203c <xQueueGenericSendFromISR+0x8c>)
  401fda:	4798      	blx	r3
  401fdc:	4606      	mov	r6, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401fde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401fe0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fe2:	429a      	cmp	r2, r3
  401fe4:	d218      	bcs.n	402018 <xQueueGenericSendFromISR+0x68>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401fe6:	4620      	mov	r0, r4
  401fe8:	4629      	mov	r1, r5
  401fea:	4642      	mov	r2, r8
  401fec:	4b14      	ldr	r3, [pc, #80]	; (402040 <xQueueGenericSendFromISR+0x90>)
  401fee:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  401ff0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
  401ff6:	d10a      	bne.n	40200e <xQueueGenericSendFromISR+0x5e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ffa:	b17b      	cbz	r3, 40201c <xQueueGenericSendFromISR+0x6c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401ffc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402000:	4b10      	ldr	r3, [pc, #64]	; (402044 <xQueueGenericSendFromISR+0x94>)
  402002:	4798      	blx	r3
  402004:	b160      	cbz	r0, 402020 <xQueueGenericSendFromISR+0x70>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  402006:	b16f      	cbz	r7, 402024 <xQueueGenericSendFromISR+0x74>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  402008:	2401      	movs	r4, #1
  40200a:	603c      	str	r4, [r7, #0]
  40200c:	e00b      	b.n	402026 <xQueueGenericSendFromISR+0x76>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40200e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402010:	3301      	adds	r3, #1
  402012:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402014:	2401      	movs	r4, #1
  402016:	e006      	b.n	402026 <xQueueGenericSendFromISR+0x76>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402018:	2400      	movs	r4, #0
  40201a:	e004      	b.n	402026 <xQueueGenericSendFromISR+0x76>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  40201c:	2401      	movs	r4, #1
  40201e:	e002      	b.n	402026 <xQueueGenericSendFromISR+0x76>
  402020:	2401      	movs	r4, #1
  402022:	e000      	b.n	402026 <xQueueGenericSendFromISR+0x76>
  402024:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402026:	4630      	mov	r0, r6
  402028:	4b07      	ldr	r3, [pc, #28]	; (402048 <xQueueGenericSendFromISR+0x98>)
  40202a:	4798      	blx	r3

	return xReturn;
}
  40202c:	4620      	mov	r0, r4
  40202e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402032:	bf00      	nop
  402034:	004081c0 	.word	0x004081c0
  402038:	00404f99 	.word	0x00404f99
  40203c:	004019e5 	.word	0x004019e5
  402040:	00401c81 	.word	0x00401c81
  402044:	004029dd 	.word	0x004029dd
  402048:	00401a0d 	.word	0x00401a0d

0040204c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40204c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402050:	b085      	sub	sp, #20
  402052:	4689      	mov	r9, r1
  402054:	9201      	str	r2, [sp, #4]
  402056:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  402058:	4604      	mov	r4, r0
  40205a:	b920      	cbnz	r0, 402066 <xQueueGenericReceive+0x1a>
  40205c:	4845      	ldr	r0, [pc, #276]	; (402174 <xQueueGenericReceive+0x128>)
  40205e:	f240 31ce 	movw	r1, #974	; 0x3ce
  402062:	4b45      	ldr	r3, [pc, #276]	; (402178 <xQueueGenericReceive+0x12c>)
  402064:	4798      	blx	r3
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402066:	f1b9 0f00 	cmp.w	r9, #0
  40206a:	d106      	bne.n	40207a <xQueueGenericReceive+0x2e>
  40206c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40206e:	b123      	cbz	r3, 40207a <xQueueGenericReceive+0x2e>
  402070:	4840      	ldr	r0, [pc, #256]	; (402174 <xQueueGenericReceive+0x128>)
  402072:	f240 31cf 	movw	r1, #975	; 0x3cf
  402076:	4b40      	ldr	r3, [pc, #256]	; (402178 <xQueueGenericReceive+0x12c>)
  402078:	4798      	blx	r3
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40207a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40207c:	4d3f      	ldr	r5, [pc, #252]	; (40217c <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40207e:	f8df 812c 	ldr.w	r8, [pc, #300]	; 4021ac <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402082:	4e3f      	ldr	r6, [pc, #252]	; (402180 <xQueueGenericReceive+0x134>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402084:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  402086:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402088:	b343      	cbz	r3, 4020dc <xQueueGenericReceive+0x90>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40208a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40208c:	4620      	mov	r0, r4
  40208e:	4649      	mov	r1, r9
  402090:	4b3c      	ldr	r3, [pc, #240]	; (402184 <xQueueGenericReceive+0x138>)
  402092:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  402094:	f1ba 0f00 	cmp.w	sl, #0
  402098:	d112      	bne.n	4020c0 <xQueueGenericReceive+0x74>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  40209a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40209c:	3b01      	subs	r3, #1
  40209e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4020a0:	6823      	ldr	r3, [r4, #0]
  4020a2:	b913      	cbnz	r3, 4020aa <xQueueGenericReceive+0x5e>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4020a4:	4b38      	ldr	r3, [pc, #224]	; (402188 <xQueueGenericReceive+0x13c>)
  4020a6:	4798      	blx	r3
  4020a8:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4020aa:	6923      	ldr	r3, [r4, #16]
  4020ac:	b193      	cbz	r3, 4020d4 <xQueueGenericReceive+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4020ae:	f104 0010 	add.w	r0, r4, #16
  4020b2:	4b36      	ldr	r3, [pc, #216]	; (40218c <xQueueGenericReceive+0x140>)
  4020b4:	4798      	blx	r3
  4020b6:	2801      	cmp	r0, #1
  4020b8:	d10c      	bne.n	4020d4 <xQueueGenericReceive+0x88>
						{
							portYIELD_WITHIN_API();
  4020ba:	4b35      	ldr	r3, [pc, #212]	; (402190 <xQueueGenericReceive+0x144>)
  4020bc:	4798      	blx	r3
  4020be:	e009      	b.n	4020d4 <xQueueGenericReceive+0x88>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4020c0:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4020c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4020c4:	b133      	cbz	r3, 4020d4 <xQueueGenericReceive+0x88>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4020c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4020ca:	4b30      	ldr	r3, [pc, #192]	; (40218c <xQueueGenericReceive+0x140>)
  4020cc:	4798      	blx	r3
  4020ce:	b108      	cbz	r0, 4020d4 <xQueueGenericReceive+0x88>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  4020d0:	4b2f      	ldr	r3, [pc, #188]	; (402190 <xQueueGenericReceive+0x144>)
  4020d2:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  4020d4:	4b2a      	ldr	r3, [pc, #168]	; (402180 <xQueueGenericReceive+0x134>)
  4020d6:	4798      	blx	r3
				return pdPASS;
  4020d8:	2001      	movs	r0, #1
  4020da:	e048      	b.n	40216e <xQueueGenericReceive+0x122>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4020dc:	9b01      	ldr	r3, [sp, #4]
  4020de:	b91b      	cbnz	r3, 4020e8 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4020e0:	4b27      	ldr	r3, [pc, #156]	; (402180 <xQueueGenericReceive+0x134>)
  4020e2:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4020e4:	2000      	movs	r0, #0
  4020e6:	e042      	b.n	40216e <xQueueGenericReceive+0x122>
				}
				else if( xEntryTimeSet == pdFALSE )
  4020e8:	b917      	cbnz	r7, 4020f0 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4020ea:	a802      	add	r0, sp, #8
  4020ec:	47c0      	blx	r8
					xEntryTimeSet = pdTRUE;
  4020ee:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  4020f0:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4020f2:	4b28      	ldr	r3, [pc, #160]	; (402194 <xQueueGenericReceive+0x148>)
  4020f4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4020f6:	47a8      	blx	r5
  4020f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4020fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020fe:	bf04      	itt	eq
  402100:	2300      	moveq	r3, #0
  402102:	6463      	streq	r3, [r4, #68]	; 0x44
  402104:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402106:	f1b3 3fff 	cmp.w	r3, #4294967295
  40210a:	bf04      	itt	eq
  40210c:	2300      	moveq	r3, #0
  40210e:	64a3      	streq	r3, [r4, #72]	; 0x48
  402110:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402112:	a802      	add	r0, sp, #8
  402114:	a901      	add	r1, sp, #4
  402116:	4b20      	ldr	r3, [pc, #128]	; (402198 <xQueueGenericReceive+0x14c>)
  402118:	4798      	blx	r3
  40211a:	bb10      	cbnz	r0, 402162 <xQueueGenericReceive+0x116>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40211c:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  40211e:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402122:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402124:	f1bb 0f00 	cmp.w	fp, #0
  402128:	d115      	bne.n	402156 <xQueueGenericReceive+0x10a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40212a:	6823      	ldr	r3, [r4, #0]
  40212c:	b923      	cbnz	r3, 402138 <xQueueGenericReceive+0xec>
					{
						portENTER_CRITICAL();
  40212e:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402130:	6860      	ldr	r0, [r4, #4]
  402132:	4b1a      	ldr	r3, [pc, #104]	; (40219c <xQueueGenericReceive+0x150>)
  402134:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  402136:	47b0      	blx	r6
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402138:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40213c:	9901      	ldr	r1, [sp, #4]
  40213e:	4b18      	ldr	r3, [pc, #96]	; (4021a0 <xQueueGenericReceive+0x154>)
  402140:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402142:	4620      	mov	r0, r4
  402144:	4b17      	ldr	r3, [pc, #92]	; (4021a4 <xQueueGenericReceive+0x158>)
  402146:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402148:	4b17      	ldr	r3, [pc, #92]	; (4021a8 <xQueueGenericReceive+0x15c>)
  40214a:	4798      	blx	r3
  40214c:	2800      	cmp	r0, #0
  40214e:	d199      	bne.n	402084 <xQueueGenericReceive+0x38>
				{
					portYIELD_WITHIN_API();
  402150:	4b0f      	ldr	r3, [pc, #60]	; (402190 <xQueueGenericReceive+0x144>)
  402152:	4798      	blx	r3
  402154:	e796      	b.n	402084 <xQueueGenericReceive+0x38>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402156:	4620      	mov	r0, r4
  402158:	4b12      	ldr	r3, [pc, #72]	; (4021a4 <xQueueGenericReceive+0x158>)
  40215a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40215c:	4b12      	ldr	r3, [pc, #72]	; (4021a8 <xQueueGenericReceive+0x15c>)
  40215e:	4798      	blx	r3
  402160:	e790      	b.n	402084 <xQueueGenericReceive+0x38>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  402162:	4620      	mov	r0, r4
  402164:	4b0f      	ldr	r3, [pc, #60]	; (4021a4 <xQueueGenericReceive+0x158>)
  402166:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402168:	4b0f      	ldr	r3, [pc, #60]	; (4021a8 <xQueueGenericReceive+0x15c>)
  40216a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40216c:	2000      	movs	r0, #0
		}
	}
}
  40216e:	b005      	add	sp, #20
  402170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402174:	004081c0 	.word	0x004081c0
  402178:	00404f99 	.word	0x00404f99
  40217c:	004019f5 	.word	0x004019f5
  402180:	00401a15 	.word	0x00401a15
  402184:	00401ce5 	.word	0x00401ce5
  402188:	00402b2d 	.word	0x00402b2d
  40218c:	004029dd 	.word	0x004029dd
  402190:	004019d5 	.word	0x004019d5
  402194:	004024d5 	.word	0x004024d5
  402198:	00402a95 	.word	0x00402a95
  40219c:	00402b59 	.word	0x00402b59
  4021a0:	004028f1 	.word	0x004028f1
  4021a4:	00401d0d 	.word	0x00401d0d
  4021a8:	00402679 	.word	0x00402679
  4021ac:	00402a65 	.word	0x00402a65

004021b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4021b0:	b538      	push	{r3, r4, r5, lr}
  4021b2:	4604      	mov	r4, r0
  4021b4:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4021b6:	4b0d      	ldr	r3, [pc, #52]	; (4021ec <vQueueWaitForMessageRestricted+0x3c>)
  4021b8:	4798      	blx	r3
  4021ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4021bc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021c0:	bf04      	itt	eq
  4021c2:	2300      	moveq	r3, #0
  4021c4:	6463      	streq	r3, [r4, #68]	; 0x44
  4021c6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4021c8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021cc:	bf04      	itt	eq
  4021ce:	2300      	moveq	r3, #0
  4021d0:	64a3      	streq	r3, [r4, #72]	; 0x48
  4021d2:	4b07      	ldr	r3, [pc, #28]	; (4021f0 <vQueueWaitForMessageRestricted+0x40>)
  4021d4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4021d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4021d8:	b923      	cbnz	r3, 4021e4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4021da:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021de:	4629      	mov	r1, r5
  4021e0:	4b04      	ldr	r3, [pc, #16]	; (4021f4 <vQueueWaitForMessageRestricted+0x44>)
  4021e2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  4021e4:	4620      	mov	r0, r4
  4021e6:	4b04      	ldr	r3, [pc, #16]	; (4021f8 <vQueueWaitForMessageRestricted+0x48>)
  4021e8:	4798      	blx	r3
  4021ea:	bd38      	pop	{r3, r4, r5, pc}
  4021ec:	004019f5 	.word	0x004019f5
  4021f0:	00401a15 	.word	0x00401a15
  4021f4:	00402975 	.word	0x00402975
  4021f8:	00401d0d 	.word	0x00401d0d

004021fc <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  4021fc:	b510      	push	{r4, lr}
  4021fe:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402200:	4b0e      	ldr	r3, [pc, #56]	; (40223c <prvAddCurrentTaskToDelayedList+0x40>)
  402202:	681b      	ldr	r3, [r3, #0]
  402204:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  402206:	4b0e      	ldr	r3, [pc, #56]	; (402240 <prvAddCurrentTaskToDelayedList+0x44>)
  402208:	681b      	ldr	r3, [r3, #0]
  40220a:	4298      	cmp	r0, r3
  40220c:	d207      	bcs.n	40221e <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40220e:	4b0d      	ldr	r3, [pc, #52]	; (402244 <prvAddCurrentTaskToDelayedList+0x48>)
  402210:	6818      	ldr	r0, [r3, #0]
  402212:	4b0a      	ldr	r3, [pc, #40]	; (40223c <prvAddCurrentTaskToDelayedList+0x40>)
  402214:	6819      	ldr	r1, [r3, #0]
  402216:	3104      	adds	r1, #4
  402218:	4b0b      	ldr	r3, [pc, #44]	; (402248 <prvAddCurrentTaskToDelayedList+0x4c>)
  40221a:	4798      	blx	r3
  40221c:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40221e:	4b0b      	ldr	r3, [pc, #44]	; (40224c <prvAddCurrentTaskToDelayedList+0x50>)
  402220:	6818      	ldr	r0, [r3, #0]
  402222:	4b06      	ldr	r3, [pc, #24]	; (40223c <prvAddCurrentTaskToDelayedList+0x40>)
  402224:	6819      	ldr	r1, [r3, #0]
  402226:	3104      	adds	r1, #4
  402228:	4b07      	ldr	r3, [pc, #28]	; (402248 <prvAddCurrentTaskToDelayedList+0x4c>)
  40222a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  40222c:	4b08      	ldr	r3, [pc, #32]	; (402250 <prvAddCurrentTaskToDelayedList+0x54>)
  40222e:	681b      	ldr	r3, [r3, #0]
  402230:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  402232:	bf3c      	itt	cc
  402234:	4b06      	ldrcc	r3, [pc, #24]	; (402250 <prvAddCurrentTaskToDelayedList+0x54>)
  402236:	601c      	strcc	r4, [r3, #0]
  402238:	bd10      	pop	{r4, pc}
  40223a:	bf00      	nop
  40223c:	200191d8 	.word	0x200191d8
  402240:	20019064 	.word	0x20019064
  402244:	20019194 	.word	0x20019194
  402248:	00401909 	.word	0x00401909
  40224c:	200191ac 	.word	0x200191ac
  402250:	2000001c 	.word	0x2000001c

00402254 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402258:	b083      	sub	sp, #12
  40225a:	4688      	mov	r8, r1
  40225c:	4615      	mov	r5, r2
  40225e:	9301      	str	r3, [sp, #4]
  402260:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402262:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  402266:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  402268:	9000      	str	r0, [sp, #0]
  40226a:	b920      	cbnz	r0, 402276 <xTaskGenericCreate+0x22>
  40226c:	485f      	ldr	r0, [pc, #380]	; (4023ec <xTaskGenericCreate+0x198>)
  40226e:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
  402272:	4b5f      	ldr	r3, [pc, #380]	; (4023f0 <xTaskGenericCreate+0x19c>)
  402274:	4798      	blx	r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  402276:	2f0e      	cmp	r7, #14
  402278:	d904      	bls.n	402284 <xTaskGenericCreate+0x30>
  40227a:	485c      	ldr	r0, [pc, #368]	; (4023ec <xTaskGenericCreate+0x198>)
  40227c:	f240 11ef 	movw	r1, #495	; 0x1ef
  402280:	4b5b      	ldr	r3, [pc, #364]	; (4023f0 <xTaskGenericCreate+0x19c>)
  402282:	4798      	blx	r3
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  402284:	2050      	movs	r0, #80	; 0x50
  402286:	4b5b      	ldr	r3, [pc, #364]	; (4023f4 <xTaskGenericCreate+0x1a0>)
  402288:	4798      	blx	r3

	if( pxNewTCB != NULL )
  40228a:	4604      	mov	r4, r0
  40228c:	2800      	cmp	r0, #0
  40228e:	f000 80a7 	beq.w	4023e0 <xTaskGenericCreate+0x18c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402292:	2e00      	cmp	r6, #0
  402294:	f040 80a1 	bne.w	4023da <xTaskGenericCreate+0x186>
  402298:	00a8      	lsls	r0, r5, #2
  40229a:	4b56      	ldr	r3, [pc, #344]	; (4023f4 <xTaskGenericCreate+0x1a0>)
  40229c:	4798      	blx	r3
  40229e:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  4022a0:	b918      	cbnz	r0, 4022aa <xTaskGenericCreate+0x56>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4022a2:	4620      	mov	r0, r4
  4022a4:	4b54      	ldr	r3, [pc, #336]	; (4023f8 <xTaskGenericCreate+0x1a4>)
  4022a6:	4798      	blx	r3
  4022a8:	e09a      	b.n	4023e0 <xTaskGenericCreate+0x18c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  4022aa:	21a5      	movs	r1, #165	; 0xa5
  4022ac:	00aa      	lsls	r2, r5, #2
  4022ae:	4b53      	ldr	r3, [pc, #332]	; (4023fc <xTaskGenericCreate+0x1a8>)
  4022b0:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4022b2:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  4022b6:	3d01      	subs	r5, #1
  4022b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4022ba:	eb03 0585 	add.w	r5, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4022be:	f025 0507 	bic.w	r5, r5, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4022c2:	f104 0034 	add.w	r0, r4, #52	; 0x34
  4022c6:	4641      	mov	r1, r8
  4022c8:	220a      	movs	r2, #10
  4022ca:	4b4d      	ldr	r3, [pc, #308]	; (402400 <xTaskGenericCreate+0x1ac>)
  4022cc:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4022ce:	f04f 0a00 	mov.w	sl, #0
  4022d2:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d
  4022d6:	463e      	mov	r6, r7
  4022d8:	2f0e      	cmp	r7, #14
  4022da:	bf28      	it	cs
  4022dc:	260e      	movcs	r6, #14
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  4022de:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  4022e0:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4022e2:	f104 0804 	add.w	r8, r4, #4
  4022e6:	4640      	mov	r0, r8
  4022e8:	f8df b164 	ldr.w	fp, [pc, #356]	; 402450 <xTaskGenericCreate+0x1fc>
  4022ec:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4022ee:	f104 0018 	add.w	r0, r4, #24
  4022f2:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4022f4:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  4022f6:	f1c6 060f 	rsb	r6, r6, #15
  4022fa:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4022fc:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
  4022fe:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402302:	4628      	mov	r0, r5
  402304:	9900      	ldr	r1, [sp, #0]
  402306:	9a01      	ldr	r2, [sp, #4]
  402308:	4b3e      	ldr	r3, [pc, #248]	; (402404 <xTaskGenericCreate+0x1b0>)
  40230a:	4798      	blx	r3
  40230c:	6020      	str	r0, [r4, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  40230e:	f1b9 0f00 	cmp.w	r9, #0
  402312:	d001      	beq.n	402318 <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  402314:	f8c9 4000 	str.w	r4, [r9]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  402318:	4b3b      	ldr	r3, [pc, #236]	; (402408 <xTaskGenericCreate+0x1b4>)
  40231a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40231c:	4a3b      	ldr	r2, [pc, #236]	; (40240c <xTaskGenericCreate+0x1b8>)
  40231e:	6813      	ldr	r3, [r2, #0]
  402320:	3301      	adds	r3, #1
  402322:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402324:	4b3a      	ldr	r3, [pc, #232]	; (402410 <xTaskGenericCreate+0x1bc>)
  402326:	681b      	ldr	r3, [r3, #0]
  402328:	bb0b      	cbnz	r3, 40236e <xTaskGenericCreate+0x11a>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40232a:	4b39      	ldr	r3, [pc, #228]	; (402410 <xTaskGenericCreate+0x1bc>)
  40232c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  40232e:	6813      	ldr	r3, [r2, #0]
  402330:	2b01      	cmp	r3, #1
  402332:	d126      	bne.n	402382 <xTaskGenericCreate+0x12e>
  402334:	4d37      	ldr	r5, [pc, #220]	; (402414 <xTaskGenericCreate+0x1c0>)
  402336:	f505 7996 	add.w	r9, r5, #300	; 0x12c
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  40233a:	4e37      	ldr	r6, [pc, #220]	; (402418 <xTaskGenericCreate+0x1c4>)
  40233c:	4628      	mov	r0, r5
  40233e:	47b0      	blx	r6
  402340:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  402342:	454d      	cmp	r5, r9
  402344:	d1fa      	bne.n	40233c <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  402346:	f8df 910c 	ldr.w	r9, [pc, #268]	; 402454 <xTaskGenericCreate+0x200>
  40234a:	4648      	mov	r0, r9
  40234c:	4d32      	ldr	r5, [pc, #200]	; (402418 <xTaskGenericCreate+0x1c4>)
  40234e:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402350:	4e32      	ldr	r6, [pc, #200]	; (40241c <xTaskGenericCreate+0x1c8>)
  402352:	4630      	mov	r0, r6
  402354:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  402356:	4832      	ldr	r0, [pc, #200]	; (402420 <xTaskGenericCreate+0x1cc>)
  402358:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  40235a:	4832      	ldr	r0, [pc, #200]	; (402424 <xTaskGenericCreate+0x1d0>)
  40235c:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  40235e:	4832      	ldr	r0, [pc, #200]	; (402428 <xTaskGenericCreate+0x1d4>)
  402360:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  402362:	4b32      	ldr	r3, [pc, #200]	; (40242c <xTaskGenericCreate+0x1d8>)
  402364:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402368:	4b31      	ldr	r3, [pc, #196]	; (402430 <xTaskGenericCreate+0x1dc>)
  40236a:	601e      	str	r6, [r3, #0]
  40236c:	e009      	b.n	402382 <xTaskGenericCreate+0x12e>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40236e:	4b31      	ldr	r3, [pc, #196]	; (402434 <xTaskGenericCreate+0x1e0>)
  402370:	681b      	ldr	r3, [r3, #0]
  402372:	b933      	cbnz	r3, 402382 <xTaskGenericCreate+0x12e>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402374:	4b26      	ldr	r3, [pc, #152]	; (402410 <xTaskGenericCreate+0x1bc>)
  402376:	681b      	ldr	r3, [r3, #0]
  402378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40237a:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  40237c:	bf24      	itt	cs
  40237e:	4b24      	ldrcs	r3, [pc, #144]	; (402410 <xTaskGenericCreate+0x1bc>)
  402380:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  402382:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402384:	4b2c      	ldr	r3, [pc, #176]	; (402438 <xTaskGenericCreate+0x1e4>)
  402386:	681b      	ldr	r3, [r3, #0]
  402388:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40238a:	bf84      	itt	hi
  40238c:	4b2a      	ldrhi	r3, [pc, #168]	; (402438 <xTaskGenericCreate+0x1e4>)
  40238e:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402390:	4a2a      	ldr	r2, [pc, #168]	; (40243c <xTaskGenericCreate+0x1e8>)
  402392:	6813      	ldr	r3, [r2, #0]
  402394:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  402396:	3301      	adds	r3, #1
  402398:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  40239a:	4929      	ldr	r1, [pc, #164]	; (402440 <xTaskGenericCreate+0x1ec>)
  40239c:	680a      	ldr	r2, [r1, #0]
  40239e:	2301      	movs	r3, #1
  4023a0:	4083      	lsls	r3, r0
  4023a2:	4313      	orrs	r3, r2
  4023a4:	600b      	str	r3, [r1, #0]
  4023a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4023aa:	4b1a      	ldr	r3, [pc, #104]	; (402414 <xTaskGenericCreate+0x1c0>)
  4023ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4023b0:	4641      	mov	r1, r8
  4023b2:	4b24      	ldr	r3, [pc, #144]	; (402444 <xTaskGenericCreate+0x1f0>)
  4023b4:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4023b6:	4b24      	ldr	r3, [pc, #144]	; (402448 <xTaskGenericCreate+0x1f4>)
  4023b8:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  4023ba:	4b1e      	ldr	r3, [pc, #120]	; (402434 <xTaskGenericCreate+0x1e0>)
  4023bc:	681b      	ldr	r3, [r3, #0]
  4023be:	b143      	cbz	r3, 4023d2 <xTaskGenericCreate+0x17e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4023c0:	4b13      	ldr	r3, [pc, #76]	; (402410 <xTaskGenericCreate+0x1bc>)
  4023c2:	681b      	ldr	r3, [r3, #0]
  4023c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4023c6:	429f      	cmp	r7, r3
  4023c8:	d905      	bls.n	4023d6 <xTaskGenericCreate+0x182>
			{
				portYIELD_WITHIN_API();
  4023ca:	4b20      	ldr	r3, [pc, #128]	; (40244c <xTaskGenericCreate+0x1f8>)
  4023cc:	4798      	blx	r3
  4023ce:	2001      	movs	r0, #1
  4023d0:	e008      	b.n	4023e4 <xTaskGenericCreate+0x190>
  4023d2:	2001      	movs	r0, #1
  4023d4:	e006      	b.n	4023e4 <xTaskGenericCreate+0x190>
  4023d6:	2001      	movs	r0, #1
  4023d8:	e004      	b.n	4023e4 <xTaskGenericCreate+0x190>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4023da:	6306      	str	r6, [r0, #48]	; 0x30
  4023dc:	4630      	mov	r0, r6
  4023de:	e764      	b.n	4022aa <xTaskGenericCreate+0x56>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4023e0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  4023e4:	b003      	add	sp, #12
  4023e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023ea:	bf00      	nop
  4023ec:	00408258 	.word	0x00408258
  4023f0:	00404f99 	.word	0x00404f99
  4023f4:	00401b69 	.word	0x00401b69
  4023f8:	00401c49 	.word	0x00401c49
  4023fc:	00405795 	.word	0x00405795
  402400:	00405a2d 	.word	0x00405a2d
  402404:	00401995 	.word	0x00401995
  402408:	004019f5 	.word	0x004019f5
  40240c:	200191b0 	.word	0x200191b0
  402410:	200191d8 	.word	0x200191d8
  402414:	20019068 	.word	0x20019068
  402418:	004018cd 	.word	0x004018cd
  40241c:	20019204 	.word	0x20019204
  402420:	200191b4 	.word	0x200191b4
  402424:	20019198 	.word	0x20019198
  402428:	200191dc 	.word	0x200191dc
  40242c:	200191ac 	.word	0x200191ac
  402430:	20019194 	.word	0x20019194
  402434:	200191c8 	.word	0x200191c8
  402438:	20019224 	.word	0x20019224
  40243c:	200191d4 	.word	0x200191d4
  402440:	2001905c 	.word	0x2001905c
  402444:	004018ed 	.word	0x004018ed
  402448:	00401a15 	.word	0x00401a15
  40244c:	004019d5 	.word	0x004019d5
  402450:	004018e5 	.word	0x004018e5
  402454:	200191f0 	.word	0x200191f0

00402458 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402458:	b510      	push	{r4, lr}
  40245a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  40245c:	2300      	movs	r3, #0
  40245e:	9300      	str	r3, [sp, #0]
  402460:	9301      	str	r3, [sp, #4]
  402462:	9302      	str	r3, [sp, #8]
  402464:	9303      	str	r3, [sp, #12]
  402466:	4810      	ldr	r0, [pc, #64]	; (4024a8 <vTaskStartScheduler+0x50>)
  402468:	4910      	ldr	r1, [pc, #64]	; (4024ac <vTaskStartScheduler+0x54>)
  40246a:	2282      	movs	r2, #130	; 0x82
  40246c:	4c10      	ldr	r4, [pc, #64]	; (4024b0 <vTaskStartScheduler+0x58>)
  40246e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402470:	2801      	cmp	r0, #1
  402472:	d110      	bne.n	402496 <vTaskStartScheduler+0x3e>
		{
			xReturn = xTimerCreateTimerTask();
  402474:	4b0f      	ldr	r3, [pc, #60]	; (4024b4 <vTaskStartScheduler+0x5c>)
  402476:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  402478:	2801      	cmp	r0, #1
  40247a:	d10c      	bne.n	402496 <vTaskStartScheduler+0x3e>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  40247c:	4b0e      	ldr	r3, [pc, #56]	; (4024b8 <vTaskStartScheduler+0x60>)
  40247e:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  402480:	2201      	movs	r2, #1
  402482:	4b0e      	ldr	r3, [pc, #56]	; (4024bc <vTaskStartScheduler+0x64>)
  402484:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402486:	2200      	movs	r2, #0
  402488:	4b0d      	ldr	r3, [pc, #52]	; (4024c0 <vTaskStartScheduler+0x68>)
  40248a:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
  40248c:	4b0d      	ldr	r3, [pc, #52]	; (4024c4 <vTaskStartScheduler+0x6c>)
  40248e:	4798      	blx	r3

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402490:	4b0d      	ldr	r3, [pc, #52]	; (4024c8 <vTaskStartScheduler+0x70>)
  402492:	4798      	blx	r3
  402494:	e005      	b.n	4024a2 <vTaskStartScheduler+0x4a>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  402496:	b920      	cbnz	r0, 4024a2 <vTaskStartScheduler+0x4a>
  402498:	480c      	ldr	r0, [pc, #48]	; (4024cc <vTaskStartScheduler+0x74>)
  40249a:	f240 5116 	movw	r1, #1302	; 0x516
  40249e:	4b0c      	ldr	r3, [pc, #48]	; (4024d0 <vTaskStartScheduler+0x78>)
  4024a0:	4798      	blx	r3
}
  4024a2:	b004      	add	sp, #16
  4024a4:	bd10      	pop	{r4, pc}
  4024a6:	bf00      	nop
  4024a8:	00402785 	.word	0x00402785
  4024ac:	00408298 	.word	0x00408298
  4024b0:	00402255 	.word	0x00402255
  4024b4:	00402d0d 	.word	0x00402d0d
  4024b8:	004019e5 	.word	0x004019e5
  4024bc:	200191c8 	.word	0x200191c8
  4024c0:	20019064 	.word	0x20019064
  4024c4:	00404fed 	.word	0x00404fed
  4024c8:	00401ac5 	.word	0x00401ac5
  4024cc:	00408258 	.word	0x00408258
  4024d0:	00404f99 	.word	0x00404f99

004024d4 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  4024d4:	4a02      	ldr	r2, [pc, #8]	; (4024e0 <vTaskSuspendAll+0xc>)
  4024d6:	6813      	ldr	r3, [r2, #0]
  4024d8:	3301      	adds	r3, #1
  4024da:	6013      	str	r3, [r2, #0]
  4024dc:	4770      	bx	lr
  4024de:	bf00      	nop
  4024e0:	20019218 	.word	0x20019218

004024e4 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4024e4:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4024e6:	4b04      	ldr	r3, [pc, #16]	; (4024f8 <xTaskGetTickCount+0x14>)
  4024e8:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4024ea:	4b04      	ldr	r3, [pc, #16]	; (4024fc <xTaskGetTickCount+0x18>)
  4024ec:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  4024ee:	4b04      	ldr	r3, [pc, #16]	; (402500 <xTaskGetTickCount+0x1c>)
  4024f0:	4798      	blx	r3

	return xTicks;
}
  4024f2:	4620      	mov	r0, r4
  4024f4:	bd10      	pop	{r4, pc}
  4024f6:	bf00      	nop
  4024f8:	004019f5 	.word	0x004019f5
  4024fc:	20019064 	.word	0x20019064
  402500:	00401a15 	.word	0x00401a15

00402504 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
  402504:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  402506:	4b04      	ldr	r3, [pc, #16]	; (402518 <xTaskGetTickCountFromISR+0x14>)
  402508:	4798      	blx	r3
	xReturn = xTickCount;
  40250a:	4b04      	ldr	r3, [pc, #16]	; (40251c <xTaskGetTickCountFromISR+0x18>)
  40250c:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40250e:	4b04      	ldr	r3, [pc, #16]	; (402520 <xTaskGetTickCountFromISR+0x1c>)
  402510:	4798      	blx	r3

	return xReturn;
}
  402512:	4620      	mov	r0, r4
  402514:	bd10      	pop	{r4, pc}
  402516:	bf00      	nop
  402518:	004019e5 	.word	0x004019e5
  40251c:	20019064 	.word	0x20019064
  402520:	00401a0d 	.word	0x00401a0d

00402524 <pcTaskGetTaskName>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_pcTaskGetTaskName == 1 )

	signed char *pcTaskGetTaskName( xTaskHandle xTaskToQuery )
	{
  402524:	b510      	push	{r4, lr}
	tskTCB *pxTCB;

		/* If null is passed in here then the name of the calling task is being queried. */
		pxTCB = prvGetTCBFromHandle( xTaskToQuery );
  402526:	4604      	mov	r4, r0
  402528:	b938      	cbnz	r0, 40253a <pcTaskGetTaskName+0x16>
  40252a:	4b05      	ldr	r3, [pc, #20]	; (402540 <pcTaskGetTaskName+0x1c>)
  40252c:	681c      	ldr	r4, [r3, #0]
		configASSERT( pxTCB );
  40252e:	b924      	cbnz	r4, 40253a <pcTaskGetTaskName+0x16>
  402530:	4804      	ldr	r0, [pc, #16]	; (402544 <pcTaskGetTaskName+0x20>)
  402532:	f240 51cc 	movw	r1, #1484	; 0x5cc
  402536:	4b04      	ldr	r3, [pc, #16]	; (402548 <pcTaskGetTaskName+0x24>)
  402538:	4798      	blx	r3
		return &( pxTCB->pcTaskName[ 0 ] );
	}
  40253a:	f104 0034 	add.w	r0, r4, #52	; 0x34
  40253e:	bd10      	pop	{r4, pc}
  402540:	200191d8 	.word	0x200191d8
  402544:	00408258 	.word	0x00408258
  402548:	00404f99 	.word	0x00404f99

0040254c <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40254c:	4b3d      	ldr	r3, [pc, #244]	; (402644 <vTaskIncrementTick+0xf8>)
  40254e:	681b      	ldr	r3, [r3, #0]
  402550:	2b00      	cmp	r3, #0
  402552:	d16f      	bne.n	402634 <vTaskIncrementTick+0xe8>
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  402554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		++xTickCount;
  402558:	4b3b      	ldr	r3, [pc, #236]	; (402648 <vTaskIncrementTick+0xfc>)
  40255a:	681a      	ldr	r2, [r3, #0]
  40255c:	3201      	adds	r2, #1
  40255e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  402560:	681b      	ldr	r3, [r3, #0]
  402562:	bb0b      	cbnz	r3, 4025a8 <vTaskIncrementTick+0x5c>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  402564:	4b39      	ldr	r3, [pc, #228]	; (40264c <vTaskIncrementTick+0x100>)
  402566:	681b      	ldr	r3, [r3, #0]
  402568:	681b      	ldr	r3, [r3, #0]
  40256a:	b123      	cbz	r3, 402576 <vTaskIncrementTick+0x2a>
  40256c:	4838      	ldr	r0, [pc, #224]	; (402650 <vTaskIncrementTick+0x104>)
  40256e:	f240 618f 	movw	r1, #1679	; 0x68f
  402572:	4b38      	ldr	r3, [pc, #224]	; (402654 <vTaskIncrementTick+0x108>)
  402574:	4798      	blx	r3

			pxTemp = pxDelayedTaskList;
  402576:	4b35      	ldr	r3, [pc, #212]	; (40264c <vTaskIncrementTick+0x100>)
  402578:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  40257a:	4a37      	ldr	r2, [pc, #220]	; (402658 <vTaskIncrementTick+0x10c>)
  40257c:	6810      	ldr	r0, [r2, #0]
  40257e:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  402580:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  402582:	4936      	ldr	r1, [pc, #216]	; (40265c <vTaskIncrementTick+0x110>)
  402584:	680a      	ldr	r2, [r1, #0]
  402586:	3201      	adds	r2, #1
  402588:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40258a:	681b      	ldr	r3, [r3, #0]
  40258c:	681b      	ldr	r3, [r3, #0]
  40258e:	b923      	cbnz	r3, 40259a <vTaskIncrementTick+0x4e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  402590:	f04f 32ff 	mov.w	r2, #4294967295
  402594:	4b32      	ldr	r3, [pc, #200]	; (402660 <vTaskIncrementTick+0x114>)
  402596:	601a      	str	r2, [r3, #0]
  402598:	e006      	b.n	4025a8 <vTaskIncrementTick+0x5c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40259a:	4b2c      	ldr	r3, [pc, #176]	; (40264c <vTaskIncrementTick+0x100>)
  40259c:	681b      	ldr	r3, [r3, #0]
  40259e:	68db      	ldr	r3, [r3, #12]
  4025a0:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4025a2:	685a      	ldr	r2, [r3, #4]
  4025a4:	4b2e      	ldr	r3, [pc, #184]	; (402660 <vTaskIncrementTick+0x114>)
  4025a6:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4025a8:	4b27      	ldr	r3, [pc, #156]	; (402648 <vTaskIncrementTick+0xfc>)
  4025aa:	681a      	ldr	r2, [r3, #0]
  4025ac:	4b2c      	ldr	r3, [pc, #176]	; (402660 <vTaskIncrementTick+0x114>)
  4025ae:	681b      	ldr	r3, [r3, #0]
  4025b0:	429a      	cmp	r2, r3
  4025b2:	d344      	bcc.n	40263e <vTaskIncrementTick+0xf2>
  4025b4:	4b25      	ldr	r3, [pc, #148]	; (40264c <vTaskIncrementTick+0x100>)
  4025b6:	681b      	ldr	r3, [r3, #0]
  4025b8:	681b      	ldr	r3, [r3, #0]
  4025ba:	b16b      	cbz	r3, 4025d8 <vTaskIncrementTick+0x8c>
  4025bc:	4b23      	ldr	r3, [pc, #140]	; (40264c <vTaskIncrementTick+0x100>)
  4025be:	681b      	ldr	r3, [r3, #0]
  4025c0:	68db      	ldr	r3, [r3, #12]
  4025c2:	68dc      	ldr	r4, [r3, #12]
  4025c4:	6863      	ldr	r3, [r4, #4]
  4025c6:	4a20      	ldr	r2, [pc, #128]	; (402648 <vTaskIncrementTick+0xfc>)
  4025c8:	6812      	ldr	r2, [r2, #0]
  4025ca:	4293      	cmp	r3, r2
  4025cc:	d813      	bhi.n	4025f6 <vTaskIncrementTick+0xaa>
  4025ce:	4f25      	ldr	r7, [pc, #148]	; (402664 <vTaskIncrementTick+0x118>)
  4025d0:	4e25      	ldr	r6, [pc, #148]	; (402668 <vTaskIncrementTick+0x11c>)
  4025d2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 402674 <vTaskIncrementTick+0x128>
  4025d6:	e012      	b.n	4025fe <vTaskIncrementTick+0xb2>
  4025d8:	f04f 32ff 	mov.w	r2, #4294967295
  4025dc:	4b20      	ldr	r3, [pc, #128]	; (402660 <vTaskIncrementTick+0x114>)
  4025de:	601a      	str	r2, [r3, #0]
  4025e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025e4:	4b19      	ldr	r3, [pc, #100]	; (40264c <vTaskIncrementTick+0x100>)
  4025e6:	681b      	ldr	r3, [r3, #0]
  4025e8:	68db      	ldr	r3, [r3, #12]
  4025ea:	68dc      	ldr	r4, [r3, #12]
  4025ec:	6863      	ldr	r3, [r4, #4]
  4025ee:	4a16      	ldr	r2, [pc, #88]	; (402648 <vTaskIncrementTick+0xfc>)
  4025f0:	6812      	ldr	r2, [r2, #0]
  4025f2:	4293      	cmp	r3, r2
  4025f4:	d903      	bls.n	4025fe <vTaskIncrementTick+0xb2>
  4025f6:	4a1a      	ldr	r2, [pc, #104]	; (402660 <vTaskIncrementTick+0x114>)
  4025f8:	6013      	str	r3, [r2, #0]
  4025fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025fe:	1d25      	adds	r5, r4, #4
  402600:	4628      	mov	r0, r5
  402602:	47b8      	blx	r7
  402604:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402606:	b113      	cbz	r3, 40260e <vTaskIncrementTick+0xc2>
  402608:	f104 0018 	add.w	r0, r4, #24
  40260c:	47b8      	blx	r7
  40260e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402610:	6832      	ldr	r2, [r6, #0]
  402612:	2301      	movs	r3, #1
  402614:	4083      	lsls	r3, r0
  402616:	4313      	orrs	r3, r2
  402618:	6033      	str	r3, [r6, #0]
  40261a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40261e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  402622:	4629      	mov	r1, r5
  402624:	4b11      	ldr	r3, [pc, #68]	; (40266c <vTaskIncrementTick+0x120>)
  402626:	4798      	blx	r3
  402628:	4b08      	ldr	r3, [pc, #32]	; (40264c <vTaskIncrementTick+0x100>)
  40262a:	681b      	ldr	r3, [r3, #0]
  40262c:	681b      	ldr	r3, [r3, #0]
  40262e:	2b00      	cmp	r3, #0
  402630:	d1d8      	bne.n	4025e4 <vTaskIncrementTick+0x98>
  402632:	e7d1      	b.n	4025d8 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
  402634:	4a0e      	ldr	r2, [pc, #56]	; (402670 <vTaskIncrementTick+0x124>)
  402636:	6813      	ldr	r3, [r2, #0]
  402638:	3301      	adds	r3, #1
  40263a:	6013      	str	r3, [r2, #0]
  40263c:	4770      	bx	lr
  40263e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402642:	bf00      	nop
  402644:	20019218 	.word	0x20019218
  402648:	20019064 	.word	0x20019064
  40264c:	200191ac 	.word	0x200191ac
  402650:	00408258 	.word	0x00408258
  402654:	00404f99 	.word	0x00404f99
  402658:	20019194 	.word	0x20019194
  40265c:	20019220 	.word	0x20019220
  402660:	2000001c 	.word	0x2000001c
  402664:	00401945 	.word	0x00401945
  402668:	2001905c 	.word	0x2001905c
  40266c:	004018ed 	.word	0x004018ed
  402670:	2001921c 	.word	0x2001921c
  402674:	20019068 	.word	0x20019068

00402678 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  402678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40267c:	4b31      	ldr	r3, [pc, #196]	; (402744 <xTaskResumeAll+0xcc>)
  40267e:	681b      	ldr	r3, [r3, #0]
  402680:	b923      	cbnz	r3, 40268c <xTaskResumeAll+0x14>
  402682:	4831      	ldr	r0, [pc, #196]	; (402748 <xTaskResumeAll+0xd0>)
  402684:	f44f 61aa 	mov.w	r1, #1360	; 0x550
  402688:	4b30      	ldr	r3, [pc, #192]	; (40274c <xTaskResumeAll+0xd4>)
  40268a:	4798      	blx	r3
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40268c:	4b30      	ldr	r3, [pc, #192]	; (402750 <xTaskResumeAll+0xd8>)
  40268e:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  402690:	4b2c      	ldr	r3, [pc, #176]	; (402744 <xTaskResumeAll+0xcc>)
  402692:	681a      	ldr	r2, [r3, #0]
  402694:	3a01      	subs	r2, #1
  402696:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402698:	681b      	ldr	r3, [r3, #0]
  40269a:	2b00      	cmp	r3, #0
  40269c:	d14a      	bne.n	402734 <xTaskResumeAll+0xbc>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  40269e:	4b2d      	ldr	r3, [pc, #180]	; (402754 <xTaskResumeAll+0xdc>)
  4026a0:	681b      	ldr	r3, [r3, #0]
  4026a2:	bb0b      	cbnz	r3, 4026e8 <xTaskResumeAll+0x70>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4026a4:	2400      	movs	r4, #0
  4026a6:	e048      	b.n	40273a <xTaskResumeAll+0xc2>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4026a8:	68f3      	ldr	r3, [r6, #12]
  4026aa:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4026ac:	f104 0018 	add.w	r0, r4, #24
  4026b0:	47c8      	blx	r9
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4026b2:	1d25      	adds	r5, r4, #4
  4026b4:	4628      	mov	r0, r5
  4026b6:	47c8      	blx	r9
					prvAddTaskToReadyQueue( pxTCB );
  4026b8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4026ba:	f8d8 2000 	ldr.w	r2, [r8]
  4026be:	2301      	movs	r3, #1
  4026c0:	4083      	lsls	r3, r0
  4026c2:	4313      	orrs	r3, r2
  4026c4:	f8c8 3000 	str.w	r3, [r8]
  4026c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4026cc:	4b22      	ldr	r3, [pc, #136]	; (402758 <xTaskResumeAll+0xe0>)
  4026ce:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4026d2:	4629      	mov	r1, r5
  4026d4:	4b21      	ldr	r3, [pc, #132]	; (40275c <xTaskResumeAll+0xe4>)
  4026d6:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4026d8:	4b21      	ldr	r3, [pc, #132]	; (402760 <xTaskResumeAll+0xe8>)
  4026da:	681b      	ldr	r3, [r3, #0]
  4026dc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  4026e0:	429a      	cmp	r2, r3
  4026e2:	bf28      	it	cs
  4026e4:	2701      	movcs	r7, #1
  4026e6:	e005      	b.n	4026f4 <xTaskResumeAll+0x7c>
  4026e8:	2700      	movs	r7, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4026ea:	4e1e      	ldr	r6, [pc, #120]	; (402764 <xTaskResumeAll+0xec>)
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  4026ec:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40277c <xTaskResumeAll+0x104>
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  4026f0:	f8df 808c 	ldr.w	r8, [pc, #140]	; 402780 <xTaskResumeAll+0x108>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4026f4:	6833      	ldr	r3, [r6, #0]
  4026f6:	2b00      	cmp	r3, #0
  4026f8:	d1d6      	bne.n	4026a8 <xTaskResumeAll+0x30>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4026fa:	4b1b      	ldr	r3, [pc, #108]	; (402768 <xTaskResumeAll+0xf0>)
  4026fc:	681b      	ldr	r3, [r3, #0]
  4026fe:	b163      	cbz	r3, 40271a <xTaskResumeAll+0xa2>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402700:	4b19      	ldr	r3, [pc, #100]	; (402768 <xTaskResumeAll+0xf0>)
  402702:	681b      	ldr	r3, [r3, #0]
  402704:	b17b      	cbz	r3, 402726 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  402706:	4d19      	ldr	r5, [pc, #100]	; (40276c <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
  402708:	4c17      	ldr	r4, [pc, #92]	; (402768 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  40270a:	47a8      	blx	r5
						--uxMissedTicks;
  40270c:	6823      	ldr	r3, [r4, #0]
  40270e:	3b01      	subs	r3, #1
  402710:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402712:	6823      	ldr	r3, [r4, #0]
  402714:	2b00      	cmp	r3, #0
  402716:	d1f8      	bne.n	40270a <xTaskResumeAll+0x92>
  402718:	e005      	b.n	402726 <xTaskResumeAll+0xae>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40271a:	2f01      	cmp	r7, #1
  40271c:	d003      	beq.n	402726 <xTaskResumeAll+0xae>
  40271e:	4b14      	ldr	r3, [pc, #80]	; (402770 <xTaskResumeAll+0xf8>)
  402720:	681b      	ldr	r3, [r3, #0]
  402722:	2b01      	cmp	r3, #1
  402724:	d108      	bne.n	402738 <xTaskResumeAll+0xc0>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  402726:	2200      	movs	r2, #0
  402728:	4b11      	ldr	r3, [pc, #68]	; (402770 <xTaskResumeAll+0xf8>)
  40272a:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40272c:	4b11      	ldr	r3, [pc, #68]	; (402774 <xTaskResumeAll+0xfc>)
  40272e:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  402730:	2401      	movs	r4, #1
  402732:	e002      	b.n	40273a <xTaskResumeAll+0xc2>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  402734:	2400      	movs	r4, #0
  402736:	e000      	b.n	40273a <xTaskResumeAll+0xc2>
  402738:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40273a:	4b0f      	ldr	r3, [pc, #60]	; (402778 <xTaskResumeAll+0x100>)
  40273c:	4798      	blx	r3

	return xAlreadyYielded;
}
  40273e:	4620      	mov	r0, r4
  402740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402744:	20019218 	.word	0x20019218
  402748:	00408258 	.word	0x00408258
  40274c:	00404f99 	.word	0x00404f99
  402750:	004019f5 	.word	0x004019f5
  402754:	200191b0 	.word	0x200191b0
  402758:	20019068 	.word	0x20019068
  40275c:	004018ed 	.word	0x004018ed
  402760:	200191d8 	.word	0x200191d8
  402764:	200191b4 	.word	0x200191b4
  402768:	2001921c 	.word	0x2001921c
  40276c:	0040254d 	.word	0x0040254d
  402770:	200191d0 	.word	0x200191d0
  402774:	004019d5 	.word	0x004019d5
  402778:	00401a15 	.word	0x00401a15
  40277c:	00401945 	.word	0x00401945
  402780:	2001905c 	.word	0x2001905c

00402784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  402784:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  402786:	4d15      	ldr	r5, [pc, #84]	; (4027dc <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402788:	4e15      	ldr	r6, [pc, #84]	; (4027e0 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  40278a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 402800 <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
  40278e:	4f15      	ldr	r7, [pc, #84]	; (4027e4 <prvIdleTask+0x60>)
  402790:	e019      	b.n	4027c6 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  402792:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402794:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  402796:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  402798:	b1ac      	cbz	r4, 4027c6 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  40279a:	4b13      	ldr	r3, [pc, #76]	; (4027e8 <prvIdleTask+0x64>)
  40279c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  40279e:	68f3      	ldr	r3, [r6, #12]
  4027a0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4027a2:	1d20      	adds	r0, r4, #4
  4027a4:	4b11      	ldr	r3, [pc, #68]	; (4027ec <prvIdleTask+0x68>)
  4027a6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4027a8:	4a11      	ldr	r2, [pc, #68]	; (4027f0 <prvIdleTask+0x6c>)
  4027aa:	6813      	ldr	r3, [r2, #0]
  4027ac:	3b01      	subs	r3, #1
  4027ae:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4027b0:	682b      	ldr	r3, [r5, #0]
  4027b2:	3b01      	subs	r3, #1
  4027b4:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  4027b6:	4b0f      	ldr	r3, [pc, #60]	; (4027f4 <prvIdleTask+0x70>)
  4027b8:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4027ba:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4027bc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 402804 <prvIdleTask+0x80>
  4027c0:	47c8      	blx	r9
		vPortFree( pxTCB );
  4027c2:	4620      	mov	r0, r4
  4027c4:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4027c6:	682b      	ldr	r3, [r5, #0]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	d1e2      	bne.n	402792 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4027cc:	4b0a      	ldr	r3, [pc, #40]	; (4027f8 <prvIdleTask+0x74>)
  4027ce:	681b      	ldr	r3, [r3, #0]
  4027d0:	2b01      	cmp	r3, #1
  4027d2:	d9f8      	bls.n	4027c6 <prvIdleTask+0x42>
			{
				taskYIELD();
  4027d4:	4b09      	ldr	r3, [pc, #36]	; (4027fc <prvIdleTask+0x78>)
  4027d6:	4798      	blx	r3
  4027d8:	e7d7      	b.n	40278a <prvIdleTask+0x6>
  4027da:	bf00      	nop
  4027dc:	20019060 	.word	0x20019060
  4027e0:	20019198 	.word	0x20019198
  4027e4:	00402679 	.word	0x00402679
  4027e8:	004019f5 	.word	0x004019f5
  4027ec:	00401945 	.word	0x00401945
  4027f0:	200191b0 	.word	0x200191b0
  4027f4:	00401a15 	.word	0x00401a15
  4027f8:	20019068 	.word	0x20019068
  4027fc:	004019d5 	.word	0x004019d5
  402800:	004024d5 	.word	0x004024d5
  402804:	00401c49 	.word	0x00401c49

00402808 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  402808:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40280a:	4b2d      	ldr	r3, [pc, #180]	; (4028c0 <vTaskSwitchContext+0xb8>)
  40280c:	681b      	ldr	r3, [r3, #0]
  40280e:	b11b      	cbz	r3, 402818 <vTaskSwitchContext+0x10>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  402810:	2201      	movs	r2, #1
  402812:	4b2c      	ldr	r3, [pc, #176]	; (4028c4 <vTaskSwitchContext+0xbc>)
  402814:	601a      	str	r2, [r3, #0]
  402816:	bd38      	pop	{r3, r4, r5, pc}
			unsigned long ulTempCounter;

				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
  402818:	4b2b      	ldr	r3, [pc, #172]	; (4028c8 <vTaskSwitchContext+0xc0>)
  40281a:	4798      	blx	r3
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
  40281c:	4a2b      	ldr	r2, [pc, #172]	; (4028cc <vTaskSwitchContext+0xc4>)
  40281e:	6814      	ldr	r4, [r2, #0]
  402820:	492b      	ldr	r1, [pc, #172]	; (4028d0 <vTaskSwitchContext+0xc8>)
  402822:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  402824:	680d      	ldr	r5, [r1, #0]
  402826:	1b5b      	subs	r3, r3, r5
  402828:	4403      	add	r3, r0
  40282a:	64e3      	str	r3, [r4, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
  40282c:	6008      	str	r0, [r1, #0]
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  40282e:	6811      	ldr	r1, [r2, #0]
  402830:	6813      	ldr	r3, [r2, #0]
  402832:	680a      	ldr	r2, [r1, #0]
  402834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402836:	429a      	cmp	r2, r3
  402838:	d805      	bhi.n	402846 <vTaskSwitchContext+0x3e>
  40283a:	4b24      	ldr	r3, [pc, #144]	; (4028cc <vTaskSwitchContext+0xc4>)
  40283c:	6818      	ldr	r0, [r3, #0]
  40283e:	6819      	ldr	r1, [r3, #0]
  402840:	3134      	adds	r1, #52	; 0x34
  402842:	4b24      	ldr	r3, [pc, #144]	; (4028d4 <vTaskSwitchContext+0xcc>)
  402844:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  402846:	4b21      	ldr	r3, [pc, #132]	; (4028cc <vTaskSwitchContext+0xc4>)
  402848:	681b      	ldr	r3, [r3, #0]
  40284a:	6b18      	ldr	r0, [r3, #48]	; 0x30
  40284c:	4922      	ldr	r1, [pc, #136]	; (4028d8 <vTaskSwitchContext+0xd0>)
  40284e:	2214      	movs	r2, #20
  402850:	4b22      	ldr	r3, [pc, #136]	; (4028dc <vTaskSwitchContext+0xd4>)
  402852:	4798      	blx	r3
  402854:	b128      	cbz	r0, 402862 <vTaskSwitchContext+0x5a>
  402856:	4b1d      	ldr	r3, [pc, #116]	; (4028cc <vTaskSwitchContext+0xc4>)
  402858:	6818      	ldr	r0, [r3, #0]
  40285a:	6819      	ldr	r1, [r3, #0]
  40285c:	3134      	adds	r1, #52	; 0x34
  40285e:	4b1d      	ldr	r3, [pc, #116]	; (4028d4 <vTaskSwitchContext+0xcc>)
  402860:	4798      	blx	r3

		taskSELECT_HIGHEST_PRIORITY_TASK();
  402862:	4b1f      	ldr	r3, [pc, #124]	; (4028e0 <vTaskSwitchContext+0xd8>)
  402864:	681c      	ldr	r4, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline unsigned char ucPortCountLeadingZeros( unsigned long ulBitmap )
	{
	unsigned char ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402866:	fab4 f484 	clz	r4, r4
  40286a:	b2e4      	uxtb	r4, r4
  40286c:	f1c4 041f 	rsb	r4, r4, #31
  402870:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  402874:	009b      	lsls	r3, r3, #2
  402876:	4a1b      	ldr	r2, [pc, #108]	; (4028e4 <vTaskSwitchContext+0xdc>)
  402878:	58d3      	ldr	r3, [r2, r3]
  40287a:	b923      	cbnz	r3, 402886 <vTaskSwitchContext+0x7e>
  40287c:	481a      	ldr	r0, [pc, #104]	; (4028e8 <vTaskSwitchContext+0xe0>)
  40287e:	f240 7141 	movw	r1, #1857	; 0x741
  402882:	4b1a      	ldr	r3, [pc, #104]	; (4028ec <vTaskSwitchContext+0xe4>)
  402884:	4798      	blx	r3
  402886:	4b17      	ldr	r3, [pc, #92]	; (4028e4 <vTaskSwitchContext+0xdc>)
  402888:	00a2      	lsls	r2, r4, #2
  40288a:	1911      	adds	r1, r2, r4
  40288c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  402890:	6848      	ldr	r0, [r1, #4]
  402892:	6840      	ldr	r0, [r0, #4]
  402894:	6048      	str	r0, [r1, #4]
  402896:	460b      	mov	r3, r1
  402898:	3308      	adds	r3, #8
  40289a:	4298      	cmp	r0, r3
  40289c:	d106      	bne.n	4028ac <vTaskSwitchContext+0xa4>
  40289e:	6841      	ldr	r1, [r0, #4]
  4028a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4028a4:	4a0f      	ldr	r2, [pc, #60]	; (4028e4 <vTaskSwitchContext+0xdc>)
  4028a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4028aa:	6059      	str	r1, [r3, #4]
  4028ac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028b0:	4b0c      	ldr	r3, [pc, #48]	; (4028e4 <vTaskSwitchContext+0xdc>)
  4028b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  4028b6:	6863      	ldr	r3, [r4, #4]
  4028b8:	68da      	ldr	r2, [r3, #12]
  4028ba:	4b04      	ldr	r3, [pc, #16]	; (4028cc <vTaskSwitchContext+0xc4>)
  4028bc:	601a      	str	r2, [r3, #0]
  4028be:	bd38      	pop	{r3, r4, r5, pc}
  4028c0:	20019218 	.word	0x20019218
  4028c4:	200191d0 	.word	0x200191d0
  4028c8:	00404ffd 	.word	0x00404ffd
  4028cc:	200191d8 	.word	0x200191d8
  4028d0:	200191cc 	.word	0x200191cc
  4028d4:	00404f8d 	.word	0x00404f8d
  4028d8:	00408200 	.word	0x00408200
  4028dc:	004055fd 	.word	0x004055fd
  4028e0:	2001905c 	.word	0x2001905c
  4028e4:	20019068 	.word	0x20019068
  4028e8:	00408258 	.word	0x00408258
  4028ec:	00404f99 	.word	0x00404f99

004028f0 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4028f0:	b570      	push	{r4, r5, r6, lr}
  4028f2:	460d      	mov	r5, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
  4028f4:	4606      	mov	r6, r0
  4028f6:	b920      	cbnz	r0, 402902 <vTaskPlaceOnEventList+0x12>
  4028f8:	4814      	ldr	r0, [pc, #80]	; (40294c <vTaskPlaceOnEventList+0x5c>)
  4028fa:	f240 714c 	movw	r1, #1868	; 0x74c
  4028fe:	4b14      	ldr	r3, [pc, #80]	; (402950 <vTaskPlaceOnEventList+0x60>)
  402900:	4798      	blx	r3
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402902:	4c14      	ldr	r4, [pc, #80]	; (402954 <vTaskPlaceOnEventList+0x64>)
  402904:	6821      	ldr	r1, [r4, #0]
  402906:	4630      	mov	r0, r6
  402908:	3118      	adds	r1, #24
  40290a:	4b13      	ldr	r3, [pc, #76]	; (402958 <vTaskPlaceOnEventList+0x68>)
  40290c:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40290e:	6820      	ldr	r0, [r4, #0]
  402910:	3004      	adds	r0, #4
  402912:	4b12      	ldr	r3, [pc, #72]	; (40295c <vTaskPlaceOnEventList+0x6c>)
  402914:	4798      	blx	r3
  402916:	b940      	cbnz	r0, 40292a <vTaskPlaceOnEventList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402918:	6823      	ldr	r3, [r4, #0]
  40291a:	4911      	ldr	r1, [pc, #68]	; (402960 <vTaskPlaceOnEventList+0x70>)
  40291c:	680a      	ldr	r2, [r1, #0]
  40291e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402920:	2301      	movs	r3, #1
  402922:	4083      	lsls	r3, r0
  402924:	ea22 0303 	bic.w	r3, r2, r3
  402928:	600b      	str	r3, [r1, #0]
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40292a:	f1b5 3fff 	cmp.w	r5, #4294967295
  40292e:	d106      	bne.n	40293e <vTaskPlaceOnEventList+0x4e>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402930:	4b08      	ldr	r3, [pc, #32]	; (402954 <vTaskPlaceOnEventList+0x64>)
  402932:	6819      	ldr	r1, [r3, #0]
  402934:	480b      	ldr	r0, [pc, #44]	; (402964 <vTaskPlaceOnEventList+0x74>)
  402936:	3104      	adds	r1, #4
  402938:	4b0b      	ldr	r3, [pc, #44]	; (402968 <vTaskPlaceOnEventList+0x78>)
  40293a:	4798      	blx	r3
  40293c:	bd70      	pop	{r4, r5, r6, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40293e:	4b0b      	ldr	r3, [pc, #44]	; (40296c <vTaskPlaceOnEventList+0x7c>)
  402940:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402942:	4428      	add	r0, r5
  402944:	4b0a      	ldr	r3, [pc, #40]	; (402970 <vTaskPlaceOnEventList+0x80>)
  402946:	4798      	blx	r3
  402948:	bd70      	pop	{r4, r5, r6, pc}
  40294a:	bf00      	nop
  40294c:	00408258 	.word	0x00408258
  402950:	00404f99 	.word	0x00404f99
  402954:	200191d8 	.word	0x200191d8
  402958:	00401909 	.word	0x00401909
  40295c:	00401945 	.word	0x00401945
  402960:	2001905c 	.word	0x2001905c
  402964:	200191dc 	.word	0x200191dc
  402968:	004018ed 	.word	0x004018ed
  40296c:	20019064 	.word	0x20019064
  402970:	004021fd 	.word	0x004021fd

00402974 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  402974:	b570      	push	{r4, r5, r6, lr}
  402976:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  402978:	4606      	mov	r6, r0
  40297a:	b920      	cbnz	r0, 402986 <vTaskPlaceOnEventListRestricted+0x12>
  40297c:	480f      	ldr	r0, [pc, #60]	; (4029bc <vTaskPlaceOnEventListRestricted+0x48>)
  40297e:	f240 7182 	movw	r1, #1922	; 0x782
  402982:	4b0f      	ldr	r3, [pc, #60]	; (4029c0 <vTaskPlaceOnEventListRestricted+0x4c>)
  402984:	4798      	blx	r3

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402986:	4c0f      	ldr	r4, [pc, #60]	; (4029c4 <vTaskPlaceOnEventListRestricted+0x50>)
  402988:	6821      	ldr	r1, [r4, #0]
  40298a:	4630      	mov	r0, r6
  40298c:	3118      	adds	r1, #24
  40298e:	4b0e      	ldr	r3, [pc, #56]	; (4029c8 <vTaskPlaceOnEventListRestricted+0x54>)
  402990:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402992:	6820      	ldr	r0, [r4, #0]
  402994:	3004      	adds	r0, #4
  402996:	4b0d      	ldr	r3, [pc, #52]	; (4029cc <vTaskPlaceOnEventListRestricted+0x58>)
  402998:	4798      	blx	r3
  40299a:	b940      	cbnz	r0, 4029ae <vTaskPlaceOnEventListRestricted+0x3a>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40299c:	6823      	ldr	r3, [r4, #0]
  40299e:	490c      	ldr	r1, [pc, #48]	; (4029d0 <vTaskPlaceOnEventListRestricted+0x5c>)
  4029a0:	680a      	ldr	r2, [r1, #0]
  4029a2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4029a4:	2301      	movs	r3, #1
  4029a6:	4083      	lsls	r3, r0
  4029a8:	ea22 0303 	bic.w	r3, r2, r3
  4029ac:	600b      	str	r3, [r1, #0]
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4029ae:	4b09      	ldr	r3, [pc, #36]	; (4029d4 <vTaskPlaceOnEventListRestricted+0x60>)
  4029b0:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4029b2:	4428      	add	r0, r5
  4029b4:	4b08      	ldr	r3, [pc, #32]	; (4029d8 <vTaskPlaceOnEventListRestricted+0x64>)
  4029b6:	4798      	blx	r3
  4029b8:	bd70      	pop	{r4, r5, r6, pc}
  4029ba:	bf00      	nop
  4029bc:	00408258 	.word	0x00408258
  4029c0:	00404f99 	.word	0x00404f99
  4029c4:	200191d8 	.word	0x200191d8
  4029c8:	004018ed 	.word	0x004018ed
  4029cc:	00401945 	.word	0x00401945
  4029d0:	2001905c 	.word	0x2001905c
  4029d4:	20019064 	.word	0x20019064
  4029d8:	004021fd 	.word	0x004021fd

004029dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4029dc:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4029de:	68c3      	ldr	r3, [r0, #12]
  4029e0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4029e2:	b924      	cbnz	r4, 4029ee <xTaskRemoveFromEventList+0x12>
  4029e4:	4816      	ldr	r0, [pc, #88]	; (402a40 <xTaskRemoveFromEventList+0x64>)
  4029e6:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
  4029ea:	4b16      	ldr	r3, [pc, #88]	; (402a44 <xTaskRemoveFromEventList+0x68>)
  4029ec:	4798      	blx	r3
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4029ee:	f104 0518 	add.w	r5, r4, #24
  4029f2:	4628      	mov	r0, r5
  4029f4:	4b14      	ldr	r3, [pc, #80]	; (402a48 <xTaskRemoveFromEventList+0x6c>)
  4029f6:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4029f8:	4b14      	ldr	r3, [pc, #80]	; (402a4c <xTaskRemoveFromEventList+0x70>)
  4029fa:	681b      	ldr	r3, [r3, #0]
  4029fc:	b99b      	cbnz	r3, 402a26 <xTaskRemoveFromEventList+0x4a>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4029fe:	1d25      	adds	r5, r4, #4
  402a00:	4628      	mov	r0, r5
  402a02:	4b11      	ldr	r3, [pc, #68]	; (402a48 <xTaskRemoveFromEventList+0x6c>)
  402a04:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  402a06:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a08:	4911      	ldr	r1, [pc, #68]	; (402a50 <xTaskRemoveFromEventList+0x74>)
  402a0a:	680a      	ldr	r2, [r1, #0]
  402a0c:	2301      	movs	r3, #1
  402a0e:	4083      	lsls	r3, r0
  402a10:	4313      	orrs	r3, r2
  402a12:	600b      	str	r3, [r1, #0]
  402a14:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a18:	4b0e      	ldr	r3, [pc, #56]	; (402a54 <xTaskRemoveFromEventList+0x78>)
  402a1a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402a1e:	4629      	mov	r1, r5
  402a20:	4b0d      	ldr	r3, [pc, #52]	; (402a58 <xTaskRemoveFromEventList+0x7c>)
  402a22:	4798      	blx	r3
  402a24:	e003      	b.n	402a2e <xTaskRemoveFromEventList+0x52>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402a26:	480d      	ldr	r0, [pc, #52]	; (402a5c <xTaskRemoveFromEventList+0x80>)
  402a28:	4629      	mov	r1, r5
  402a2a:	4b0b      	ldr	r3, [pc, #44]	; (402a58 <xTaskRemoveFromEventList+0x7c>)
  402a2c:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402a2e:	4b0c      	ldr	r3, [pc, #48]	; (402a60 <xTaskRemoveFromEventList+0x84>)
  402a30:	681b      	ldr	r3, [r3, #0]
  402a32:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  402a36:	4298      	cmp	r0, r3
  402a38:	bf34      	ite	cc
  402a3a:	2000      	movcc	r0, #0
  402a3c:	2001      	movcs	r0, #1
  402a3e:	bd38      	pop	{r3, r4, r5, pc}
  402a40:	00408258 	.word	0x00408258
  402a44:	00404f99 	.word	0x00404f99
  402a48:	00401945 	.word	0x00401945
  402a4c:	20019218 	.word	0x20019218
  402a50:	2001905c 	.word	0x2001905c
  402a54:	20019068 	.word	0x20019068
  402a58:	004018ed 	.word	0x004018ed
  402a5c:	200191b4 	.word	0x200191b4
  402a60:	200191d8 	.word	0x200191d8

00402a64 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  402a64:	b510      	push	{r4, lr}
	configASSERT( pxTimeOut );
  402a66:	4604      	mov	r4, r0
  402a68:	b920      	cbnz	r0, 402a74 <vTaskSetTimeOutState+0x10>
  402a6a:	4806      	ldr	r0, [pc, #24]	; (402a84 <vTaskSetTimeOutState+0x20>)
  402a6c:	f240 71da 	movw	r1, #2010	; 0x7da
  402a70:	4b05      	ldr	r3, [pc, #20]	; (402a88 <vTaskSetTimeOutState+0x24>)
  402a72:	4798      	blx	r3
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402a74:	4b05      	ldr	r3, [pc, #20]	; (402a8c <vTaskSetTimeOutState+0x28>)
  402a76:	681b      	ldr	r3, [r3, #0]
  402a78:	6023      	str	r3, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402a7a:	4b05      	ldr	r3, [pc, #20]	; (402a90 <vTaskSetTimeOutState+0x2c>)
  402a7c:	681b      	ldr	r3, [r3, #0]
  402a7e:	6063      	str	r3, [r4, #4]
  402a80:	bd10      	pop	{r4, pc}
  402a82:	bf00      	nop
  402a84:	00408258 	.word	0x00408258
  402a88:	00404f99 	.word	0x00404f99
  402a8c:	20019220 	.word	0x20019220
  402a90:	20019064 	.word	0x20019064

00402a94 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  402a94:	b538      	push	{r3, r4, r5, lr}
  402a96:	460c      	mov	r4, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  402a98:	4605      	mov	r5, r0
  402a9a:	b920      	cbnz	r0, 402aa6 <xTaskCheckForTimeOut+0x12>
  402a9c:	4819      	ldr	r0, [pc, #100]	; (402b04 <xTaskCheckForTimeOut+0x70>)
  402a9e:	f240 71e4 	movw	r1, #2020	; 0x7e4
  402aa2:	4b19      	ldr	r3, [pc, #100]	; (402b08 <xTaskCheckForTimeOut+0x74>)
  402aa4:	4798      	blx	r3
	configASSERT( pxTicksToWait );
  402aa6:	b924      	cbnz	r4, 402ab2 <xTaskCheckForTimeOut+0x1e>
  402aa8:	4816      	ldr	r0, [pc, #88]	; (402b04 <xTaskCheckForTimeOut+0x70>)
  402aaa:	f240 71e5 	movw	r1, #2021	; 0x7e5
  402aae:	4b16      	ldr	r3, [pc, #88]	; (402b08 <xTaskCheckForTimeOut+0x74>)
  402ab0:	4798      	blx	r3

	taskENTER_CRITICAL();
  402ab2:	4b16      	ldr	r3, [pc, #88]	; (402b0c <xTaskCheckForTimeOut+0x78>)
  402ab4:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  402ab6:	6823      	ldr	r3, [r4, #0]
  402ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
  402abc:	d019      	beq.n	402af2 <xTaskCheckForTimeOut+0x5e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  402abe:	4a14      	ldr	r2, [pc, #80]	; (402b10 <xTaskCheckForTimeOut+0x7c>)
  402ac0:	6812      	ldr	r2, [r2, #0]
  402ac2:	6829      	ldr	r1, [r5, #0]
  402ac4:	4291      	cmp	r1, r2
  402ac6:	d004      	beq.n	402ad2 <xTaskCheckForTimeOut+0x3e>
  402ac8:	4a12      	ldr	r2, [pc, #72]	; (402b14 <xTaskCheckForTimeOut+0x80>)
  402aca:	6812      	ldr	r2, [r2, #0]
  402acc:	6869      	ldr	r1, [r5, #4]
  402ace:	4291      	cmp	r1, r2
  402ad0:	d911      	bls.n	402af6 <xTaskCheckForTimeOut+0x62>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  402ad2:	4a10      	ldr	r2, [pc, #64]	; (402b14 <xTaskCheckForTimeOut+0x80>)
  402ad4:	6812      	ldr	r2, [r2, #0]
  402ad6:	6869      	ldr	r1, [r5, #4]
  402ad8:	1a52      	subs	r2, r2, r1
  402ada:	4293      	cmp	r3, r2
  402adc:	d90d      	bls.n	402afa <xTaskCheckForTimeOut+0x66>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  402ade:	4a0d      	ldr	r2, [pc, #52]	; (402b14 <xTaskCheckForTimeOut+0x80>)
  402ae0:	6812      	ldr	r2, [r2, #0]
  402ae2:	1a51      	subs	r1, r2, r1
  402ae4:	1a5b      	subs	r3, r3, r1
  402ae6:	6023      	str	r3, [r4, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402ae8:	4628      	mov	r0, r5
  402aea:	4b0b      	ldr	r3, [pc, #44]	; (402b18 <xTaskCheckForTimeOut+0x84>)
  402aec:	4798      	blx	r3
			xReturn = pdFALSE;
  402aee:	2400      	movs	r4, #0
  402af0:	e004      	b.n	402afc <xTaskCheckForTimeOut+0x68>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  402af2:	2400      	movs	r4, #0
  402af4:	e002      	b.n	402afc <xTaskCheckForTimeOut+0x68>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  402af6:	2401      	movs	r4, #1
  402af8:	e000      	b.n	402afc <xTaskCheckForTimeOut+0x68>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  402afa:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  402afc:	4b07      	ldr	r3, [pc, #28]	; (402b1c <xTaskCheckForTimeOut+0x88>)
  402afe:	4798      	blx	r3

	return xReturn;
}
  402b00:	4620      	mov	r0, r4
  402b02:	bd38      	pop	{r3, r4, r5, pc}
  402b04:	00408258 	.word	0x00408258
  402b08:	00404f99 	.word	0x00404f99
  402b0c:	004019f5 	.word	0x004019f5
  402b10:	20019220 	.word	0x20019220
  402b14:	20019064 	.word	0x20019064
  402b18:	00402a65 	.word	0x00402a65
  402b1c:	00401a15 	.word	0x00401a15

00402b20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  402b20:	2201      	movs	r2, #1
  402b22:	4b01      	ldr	r3, [pc, #4]	; (402b28 <vTaskMissedYield+0x8>)
  402b24:	601a      	str	r2, [r3, #0]
  402b26:	4770      	bx	lr
  402b28:	200191d0 	.word	0x200191d0

00402b2c <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  402b2c:	4b01      	ldr	r3, [pc, #4]	; (402b34 <xTaskGetCurrentTaskHandle+0x8>)
  402b2e:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  402b30:	4770      	bx	lr
  402b32:	bf00      	nop
  402b34:	200191d8 	.word	0x200191d8

00402b38 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  402b38:	4b05      	ldr	r3, [pc, #20]	; (402b50 <xTaskGetSchedulerState+0x18>)
  402b3a:	681b      	ldr	r3, [r3, #0]
  402b3c:	b133      	cbz	r3, 402b4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402b3e:	4b05      	ldr	r3, [pc, #20]	; (402b54 <xTaskGetSchedulerState+0x1c>)
  402b40:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402b42:	2b00      	cmp	r3, #0
  402b44:	bf0c      	ite	eq
  402b46:	2001      	moveq	r0, #1
  402b48:	2002      	movne	r0, #2
  402b4a:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402b4c:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  402b4e:	4770      	bx	lr
  402b50:	200191c8 	.word	0x200191c8
  402b54:	20019218 	.word	0x20019218

00402b58 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402b58:	2800      	cmp	r0, #0
  402b5a:	d040      	beq.n	402bde <vTaskPriorityInherit+0x86>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  402b5c:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402b5e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402b60:	491f      	ldr	r1, [pc, #124]	; (402be0 <vTaskPriorityInherit+0x88>)
  402b62:	6809      	ldr	r1, [r1, #0]
  402b64:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402b66:	428b      	cmp	r3, r1
  402b68:	d238      	bcs.n	402bdc <vTaskPriorityInherit+0x84>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  402b6a:	491d      	ldr	r1, [pc, #116]	; (402be0 <vTaskPriorityInherit+0x88>)
  402b6c:	6809      	ldr	r1, [r1, #0]
  402b6e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402b70:	f1c1 010f 	rsb	r1, r1, #15
  402b74:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402b76:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402b7a:	491a      	ldr	r1, [pc, #104]	; (402be4 <vTaskPriorityInherit+0x8c>)
  402b7c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402b80:	6941      	ldr	r1, [r0, #20]
  402b82:	4299      	cmp	r1, r3
  402b84:	d126      	bne.n	402bd4 <vTaskPriorityInherit+0x7c>
  402b86:	4604      	mov	r4, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402b88:	1d05      	adds	r5, r0, #4
  402b8a:	4628      	mov	r0, r5
  402b8c:	4b16      	ldr	r3, [pc, #88]	; (402be8 <vTaskPriorityInherit+0x90>)
  402b8e:	4798      	blx	r3
  402b90:	b968      	cbnz	r0, 402bae <vTaskPriorityInherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402b92:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402b94:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  402b98:	009b      	lsls	r3, r3, #2
  402b9a:	4912      	ldr	r1, [pc, #72]	; (402be4 <vTaskPriorityInherit+0x8c>)
  402b9c:	58cb      	ldr	r3, [r1, r3]
  402b9e:	b933      	cbnz	r3, 402bae <vTaskPriorityInherit+0x56>
  402ba0:	4812      	ldr	r0, [pc, #72]	; (402bec <vTaskPriorityInherit+0x94>)
  402ba2:	6801      	ldr	r1, [r0, #0]
  402ba4:	2301      	movs	r3, #1
  402ba6:	4093      	lsls	r3, r2
  402ba8:	ea21 0303 	bic.w	r3, r1, r3
  402bac:	6003      	str	r3, [r0, #0]
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402bae:	4b0c      	ldr	r3, [pc, #48]	; (402be0 <vTaskPriorityInherit+0x88>)
  402bb0:	681b      	ldr	r3, [r3, #0]
  402bb2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402bb4:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  402bb6:	490d      	ldr	r1, [pc, #52]	; (402bec <vTaskPriorityInherit+0x94>)
  402bb8:	680a      	ldr	r2, [r1, #0]
  402bba:	2301      	movs	r3, #1
  402bbc:	4083      	lsls	r3, r0
  402bbe:	4313      	orrs	r3, r2
  402bc0:	600b      	str	r3, [r1, #0]
  402bc2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402bc6:	4b07      	ldr	r3, [pc, #28]	; (402be4 <vTaskPriorityInherit+0x8c>)
  402bc8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402bcc:	4629      	mov	r1, r5
  402bce:	4b08      	ldr	r3, [pc, #32]	; (402bf0 <vTaskPriorityInherit+0x98>)
  402bd0:	4798      	blx	r3
  402bd2:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402bd4:	4b02      	ldr	r3, [pc, #8]	; (402be0 <vTaskPriorityInherit+0x88>)
  402bd6:	681b      	ldr	r3, [r3, #0]
  402bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402bda:	62c3      	str	r3, [r0, #44]	; 0x2c
  402bdc:	bd38      	pop	{r3, r4, r5, pc}
  402bde:	4770      	bx	lr
  402be0:	200191d8 	.word	0x200191d8
  402be4:	20019068 	.word	0x20019068
  402be8:	00401945 	.word	0x00401945
  402bec:	2001905c 	.word	0x2001905c
  402bf0:	004018ed 	.word	0x004018ed

00402bf4 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  402bf4:	2800      	cmp	r0, #0
  402bf6:	d02c      	beq.n	402c52 <vTaskPriorityDisinherit+0x5e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  402bf8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402bfa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  402bfc:	6c82      	ldr	r2, [r0, #72]	; 0x48
  402bfe:	4291      	cmp	r1, r2
  402c00:	d026      	beq.n	402c50 <vTaskPriorityDisinherit+0x5c>
  402c02:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402c04:	1d05      	adds	r5, r0, #4
  402c06:	4628      	mov	r0, r5
  402c08:	4b12      	ldr	r3, [pc, #72]	; (402c54 <vTaskPriorityDisinherit+0x60>)
  402c0a:	4798      	blx	r3
  402c0c:	b968      	cbnz	r0, 402c2a <vTaskPriorityDisinherit+0x36>
				{
					taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402c0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402c10:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  402c14:	009b      	lsls	r3, r3, #2
  402c16:	4910      	ldr	r1, [pc, #64]	; (402c58 <vTaskPriorityDisinherit+0x64>)
  402c18:	58cb      	ldr	r3, [r1, r3]
  402c1a:	b933      	cbnz	r3, 402c2a <vTaskPriorityDisinherit+0x36>
  402c1c:	480f      	ldr	r0, [pc, #60]	; (402c5c <vTaskPriorityDisinherit+0x68>)
  402c1e:	6801      	ldr	r1, [r0, #0]
  402c20:	2301      	movs	r3, #1
  402c22:	4093      	lsls	r3, r2
  402c24:	ea21 0303 	bic.w	r3, r1, r3
  402c28:	6003      	str	r3, [r0, #0]
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  402c2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c2c:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  402c2e:	f1c3 020f 	rsb	r2, r3, #15
  402c32:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  402c34:	4809      	ldr	r0, [pc, #36]	; (402c5c <vTaskPriorityDisinherit+0x68>)
  402c36:	6801      	ldr	r1, [r0, #0]
  402c38:	2201      	movs	r2, #1
  402c3a:	409a      	lsls	r2, r3
  402c3c:	430a      	orrs	r2, r1
  402c3e:	6002      	str	r2, [r0, #0]
  402c40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402c44:	4804      	ldr	r0, [pc, #16]	; (402c58 <vTaskPriorityDisinherit+0x64>)
  402c46:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  402c4a:	4629      	mov	r1, r5
  402c4c:	4b04      	ldr	r3, [pc, #16]	; (402c60 <vTaskPriorityDisinherit+0x6c>)
  402c4e:	4798      	blx	r3
  402c50:	bd38      	pop	{r3, r4, r5, pc}
  402c52:	4770      	bx	lr
  402c54:	00401945 	.word	0x00401945
  402c58:	20019068 	.word	0x20019068
  402c5c:	2001905c 	.word	0x2001905c
  402c60:	004018ed 	.word	0x004018ed

00402c64 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  402c64:	b510      	push	{r4, lr}
  402c66:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402c68:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402c6a:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  402c6c:	4291      	cmp	r1, r2
  402c6e:	d80a      	bhi.n	402c86 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  402c70:	1ad2      	subs	r2, r2, r3
  402c72:	6983      	ldr	r3, [r0, #24]
  402c74:	429a      	cmp	r2, r3
  402c76:	d211      	bcs.n	402c9c <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402c78:	4b0a      	ldr	r3, [pc, #40]	; (402ca4 <prvInsertTimerInActiveList+0x40>)
  402c7a:	6818      	ldr	r0, [r3, #0]
  402c7c:	1d21      	adds	r1, r4, #4
  402c7e:	4b0a      	ldr	r3, [pc, #40]	; (402ca8 <prvInsertTimerInActiveList+0x44>)
  402c80:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402c82:	2000      	movs	r0, #0
  402c84:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402c86:	429a      	cmp	r2, r3
  402c88:	d201      	bcs.n	402c8e <prvInsertTimerInActiveList+0x2a>
  402c8a:	4299      	cmp	r1, r3
  402c8c:	d208      	bcs.n	402ca0 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402c8e:	4b07      	ldr	r3, [pc, #28]	; (402cac <prvInsertTimerInActiveList+0x48>)
  402c90:	6818      	ldr	r0, [r3, #0]
  402c92:	1d21      	adds	r1, r4, #4
  402c94:	4b04      	ldr	r3, [pc, #16]	; (402ca8 <prvInsertTimerInActiveList+0x44>)
  402c96:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402c98:	2000      	movs	r0, #0
  402c9a:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402c9c:	2001      	movs	r0, #1
  402c9e:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402ca0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402ca2:	bd10      	pop	{r4, pc}
  402ca4:	2001925c 	.word	0x2001925c
  402ca8:	00401909 	.word	0x00401909
  402cac:	20019228 	.word	0x20019228

00402cb0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402cb0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402cb2:	4b0d      	ldr	r3, [pc, #52]	; (402ce8 <prvCheckForValidListAndQueue+0x38>)
  402cb4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402cb6:	4b0d      	ldr	r3, [pc, #52]	; (402cec <prvCheckForValidListAndQueue+0x3c>)
  402cb8:	681b      	ldr	r3, [r3, #0]
  402cba:	b98b      	cbnz	r3, 402ce0 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  402cbc:	4d0c      	ldr	r5, [pc, #48]	; (402cf0 <prvCheckForValidListAndQueue+0x40>)
  402cbe:	4628      	mov	r0, r5
  402cc0:	4e0c      	ldr	r6, [pc, #48]	; (402cf4 <prvCheckForValidListAndQueue+0x44>)
  402cc2:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402cc4:	4c0c      	ldr	r4, [pc, #48]	; (402cf8 <prvCheckForValidListAndQueue+0x48>)
  402cc6:	4620      	mov	r0, r4
  402cc8:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402cca:	4b0c      	ldr	r3, [pc, #48]	; (402cfc <prvCheckForValidListAndQueue+0x4c>)
  402ccc:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402cce:	4b0c      	ldr	r3, [pc, #48]	; (402d00 <prvCheckForValidListAndQueue+0x50>)
  402cd0:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  402cd2:	2005      	movs	r0, #5
  402cd4:	210c      	movs	r1, #12
  402cd6:	2200      	movs	r2, #0
  402cd8:	4b0a      	ldr	r3, [pc, #40]	; (402d04 <prvCheckForValidListAndQueue+0x54>)
  402cda:	4798      	blx	r3
  402cdc:	4b03      	ldr	r3, [pc, #12]	; (402cec <prvCheckForValidListAndQueue+0x3c>)
  402cde:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  402ce0:	4b09      	ldr	r3, [pc, #36]	; (402d08 <prvCheckForValidListAndQueue+0x58>)
  402ce2:	4798      	blx	r3
  402ce4:	bd70      	pop	{r4, r5, r6, pc}
  402ce6:	bf00      	nop
  402ce8:	004019f5 	.word	0x004019f5
  402cec:	20019258 	.word	0x20019258
  402cf0:	2001922c 	.word	0x2001922c
  402cf4:	004018cd 	.word	0x004018cd
  402cf8:	20019240 	.word	0x20019240
  402cfc:	20019228 	.word	0x20019228
  402d00:	2001925c 	.word	0x2001925c
  402d04:	00401e21 	.word	0x00401e21
  402d08:	00401a15 	.word	0x00401a15

00402d0c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  402d0c:	b510      	push	{r4, lr}
  402d0e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  402d10:	4b0d      	ldr	r3, [pc, #52]	; (402d48 <xTimerCreateTimerTask+0x3c>)
  402d12:	4798      	blx	r3

	if( xTimerQueue != NULL )
  402d14:	4b0d      	ldr	r3, [pc, #52]	; (402d4c <xTimerCreateTimerTask+0x40>)
  402d16:	681b      	ldr	r3, [r3, #0]
  402d18:	b16b      	cbz	r3, 402d36 <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402d1a:	230e      	movs	r3, #14
  402d1c:	9300      	str	r3, [sp, #0]
  402d1e:	2300      	movs	r3, #0
  402d20:	9301      	str	r3, [sp, #4]
  402d22:	9302      	str	r3, [sp, #8]
  402d24:	9303      	str	r3, [sp, #12]
  402d26:	480a      	ldr	r0, [pc, #40]	; (402d50 <xTimerCreateTimerTask+0x44>)
  402d28:	490a      	ldr	r1, [pc, #40]	; (402d54 <xTimerCreateTimerTask+0x48>)
  402d2a:	f44f 7243 	mov.w	r2, #780	; 0x30c
  402d2e:	4c0a      	ldr	r4, [pc, #40]	; (402d58 <xTimerCreateTimerTask+0x4c>)
  402d30:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  402d32:	4603      	mov	r3, r0
  402d34:	b920      	cbnz	r0, 402d40 <xTimerCreateTimerTask+0x34>
  402d36:	4809      	ldr	r0, [pc, #36]	; (402d5c <xTimerCreateTimerTask+0x50>)
  402d38:	21da      	movs	r1, #218	; 0xda
  402d3a:	4b09      	ldr	r3, [pc, #36]	; (402d60 <xTimerCreateTimerTask+0x54>)
  402d3c:	4798      	blx	r3
  402d3e:	2300      	movs	r3, #0
	return xReturn;
}
  402d40:	4618      	mov	r0, r3
  402d42:	b004      	add	sp, #16
  402d44:	bd10      	pop	{r4, pc}
  402d46:	bf00      	nop
  402d48:	00402cb1 	.word	0x00402cb1
  402d4c:	20019258 	.word	0x20019258
  402d50:	00402ecd 	.word	0x00402ecd
  402d54:	004082a0 	.word	0x004082a0
  402d58:	00402255 	.word	0x00402255
  402d5c:	004082a8 	.word	0x004082a8
  402d60:	00404f99 	.word	0x00404f99

00402d64 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  402d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  402d68:	b929      	cbnz	r1, 402d76 <xTimerCreate+0x12>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  402d6a:	480f      	ldr	r0, [pc, #60]	; (402da8 <xTimerCreate+0x44>)
  402d6c:	21e7      	movs	r1, #231	; 0xe7
  402d6e:	4b0f      	ldr	r3, [pc, #60]	; (402dac <xTimerCreate+0x48>)
  402d70:	4798      	blx	r3
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
	{
		pxNewTimer = NULL;
  402d72:	2400      	movs	r4, #0
  402d74:	e014      	b.n	402da0 <xTimerCreate+0x3c>
  402d76:	4680      	mov	r8, r0
  402d78:	4616      	mov	r6, r2
  402d7a:	461d      	mov	r5, r3
  402d7c:	460f      	mov	r7, r1
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  402d7e:	2028      	movs	r0, #40	; 0x28
  402d80:	4b0b      	ldr	r3, [pc, #44]	; (402db0 <xTimerCreate+0x4c>)
  402d82:	4798      	blx	r3
		if( pxNewTimer != NULL )
  402d84:	4604      	mov	r4, r0
  402d86:	b158      	cbz	r0, 402da0 <xTimerCreate+0x3c>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  402d88:	4b0a      	ldr	r3, [pc, #40]	; (402db4 <xTimerCreate+0x50>)
  402d8a:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  402d8c:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  402d90:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  402d92:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  402d94:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  402d96:	9b06      	ldr	r3, [sp, #24]
  402d98:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  402d9a:	1d20      	adds	r0, r4, #4
  402d9c:	4b06      	ldr	r3, [pc, #24]	; (402db8 <xTimerCreate+0x54>)
  402d9e:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  402da0:	4620      	mov	r0, r4
  402da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402da6:	bf00      	nop
  402da8:	004082a8 	.word	0x004082a8
  402dac:	00404f99 	.word	0x00404f99
  402db0:	00401b69 	.word	0x00401b69
  402db4:	00402cb1 	.word	0x00402cb1
  402db8:	004018e5 	.word	0x004018e5

00402dbc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  402dbc:	b530      	push	{r4, r5, lr}
  402dbe:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  402dc0:	4c0f      	ldr	r4, [pc, #60]	; (402e00 <xTimerGenericCommand+0x44>)
  402dc2:	6825      	ldr	r5, [r4, #0]
  402dc4:	b1c5      	cbz	r5, 402df8 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  402dc6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  402dc8:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  402dca:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  402dcc:	b96b      	cbnz	r3, 402dea <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402dce:	4b0d      	ldr	r3, [pc, #52]	; (402e04 <xTimerGenericCommand+0x48>)
  402dd0:	4798      	blx	r3
  402dd2:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  402dd4:	4b0a      	ldr	r3, [pc, #40]	; (402e00 <xTimerGenericCommand+0x44>)
  402dd6:	6818      	ldr	r0, [r3, #0]
  402dd8:	a901      	add	r1, sp, #4
  402dda:	bf07      	ittee	eq
  402ddc:	9a08      	ldreq	r2, [sp, #32]
  402dde:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402de0:	2200      	movne	r2, #0
  402de2:	4613      	movne	r3, r2
  402de4:	4c08      	ldr	r4, [pc, #32]	; (402e08 <xTimerGenericCommand+0x4c>)
  402de6:	47a0      	blx	r4
  402de8:	e007      	b.n	402dfa <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402dea:	4628      	mov	r0, r5
  402dec:	a901      	add	r1, sp, #4
  402dee:	461a      	mov	r2, r3
  402df0:	2300      	movs	r3, #0
  402df2:	4c06      	ldr	r4, [pc, #24]	; (402e0c <xTimerGenericCommand+0x50>)
  402df4:	47a0      	blx	r4
  402df6:	e000      	b.n	402dfa <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  402df8:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  402dfa:	b005      	add	sp, #20
  402dfc:	bd30      	pop	{r4, r5, pc}
  402dfe:	bf00      	nop
  402e00:	20019258 	.word	0x20019258
  402e04:	00402b39 	.word	0x00402b39
  402e08:	00401e81 	.word	0x00401e81
  402e0c:	00401fb1 	.word	0x00401fb1

00402e10 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  402e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e14:	b082      	sub	sp, #8
  402e16:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  402e18:	4b23      	ldr	r3, [pc, #140]	; (402ea8 <prvSampleTimeNow+0x98>)
  402e1a:	4798      	blx	r3
  402e1c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  402e1e:	4b23      	ldr	r3, [pc, #140]	; (402eac <prvSampleTimeNow+0x9c>)
  402e20:	681b      	ldr	r3, [r3, #0]
  402e22:	4298      	cmp	r0, r3
  402e24:	d236      	bcs.n	402e94 <prvSampleTimeNow+0x84>
  402e26:	e026      	b.n	402e76 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402e28:	68da      	ldr	r2, [r3, #12]
  402e2a:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402e2e:	68db      	ldr	r3, [r3, #12]
  402e30:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  402e32:	1d25      	adds	r5, r4, #4
  402e34:	4628      	mov	r0, r5
  402e36:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402e38:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402e3a:	4620      	mov	r0, r4
  402e3c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402e3e:	69e3      	ldr	r3, [r4, #28]
  402e40:	2b01      	cmp	r3, #1
  402e42:	d11a      	bne.n	402e7a <prvSampleTimeNow+0x6a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402e44:	69a3      	ldr	r3, [r4, #24]
  402e46:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402e48:	4553      	cmp	r3, sl
  402e4a:	d906      	bls.n	402e5a <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402e4c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402e4e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402e50:	6830      	ldr	r0, [r6, #0]
  402e52:	4629      	mov	r1, r5
  402e54:	4b16      	ldr	r3, [pc, #88]	; (402eb0 <prvSampleTimeNow+0xa0>)
  402e56:	4798      	blx	r3
  402e58:	e00f      	b.n	402e7a <prvSampleTimeNow+0x6a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  402e5a:	2300      	movs	r3, #0
  402e5c:	9300      	str	r3, [sp, #0]
  402e5e:	4620      	mov	r0, r4
  402e60:	4619      	mov	r1, r3
  402e62:	4652      	mov	r2, sl
  402e64:	4c13      	ldr	r4, [pc, #76]	; (402eb4 <prvSampleTimeNow+0xa4>)
  402e66:	47a0      	blx	r4
				configASSERT( xResult );
  402e68:	b938      	cbnz	r0, 402e7a <prvSampleTimeNow+0x6a>
  402e6a:	4813      	ldr	r0, [pc, #76]	; (402eb8 <prvSampleTimeNow+0xa8>)
  402e6c:	f240 2175 	movw	r1, #629	; 0x275
  402e70:	4b12      	ldr	r3, [pc, #72]	; (402ebc <prvSampleTimeNow+0xac>)
  402e72:	4798      	blx	r3
  402e74:	e001      	b.n	402e7a <prvSampleTimeNow+0x6a>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402e76:	4e12      	ldr	r6, [pc, #72]	; (402ec0 <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  402e78:	4f12      	ldr	r7, [pc, #72]	; (402ec4 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402e7a:	6833      	ldr	r3, [r6, #0]
  402e7c:	681a      	ldr	r2, [r3, #0]
  402e7e:	2a00      	cmp	r2, #0
  402e80:	d1d2      	bne.n	402e28 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  402e82:	4a11      	ldr	r2, [pc, #68]	; (402ec8 <prvSampleTimeNow+0xb8>)
  402e84:	6810      	ldr	r0, [r2, #0]
  402e86:	490e      	ldr	r1, [pc, #56]	; (402ec0 <prvSampleTimeNow+0xb0>)
  402e88:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402e8a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  402e8c:	2301      	movs	r3, #1
  402e8e:	f8c9 3000 	str.w	r3, [r9]
  402e92:	e002      	b.n	402e9a <prvSampleTimeNow+0x8a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  402e94:	2300      	movs	r3, #0
  402e96:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  402e9a:	4b04      	ldr	r3, [pc, #16]	; (402eac <prvSampleTimeNow+0x9c>)
  402e9c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  402ea0:	4640      	mov	r0, r8
  402ea2:	b002      	add	sp, #8
  402ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ea8:	004024e5 	.word	0x004024e5
  402eac:	20019254 	.word	0x20019254
  402eb0:	00401909 	.word	0x00401909
  402eb4:	00402dbd 	.word	0x00402dbd
  402eb8:	004082a8 	.word	0x004082a8
  402ebc:	00404f99 	.word	0x00404f99
  402ec0:	20019228 	.word	0x20019228
  402ec4:	00401945 	.word	0x00401945
  402ec8:	2001925c 	.word	0x2001925c

00402ecc <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  402ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ed0:	b087      	sub	sp, #28
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402ed2:	f8df a16c 	ldr.w	sl, [pc, #364]	; 403040 <prvTimerTask+0x174>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  402ed6:	f8df b16c 	ldr.w	fp, [pc, #364]	; 403044 <prvTimerTask+0x178>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  402eda:	4e4e      	ldr	r6, [pc, #312]	; (403014 <prvTimerTask+0x148>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  402edc:	f8df 8168 	ldr.w	r8, [pc, #360]	; 403048 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402ee0:	f8da 3000 	ldr.w	r3, [sl]
  402ee4:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  402ee6:	2a00      	cmp	r2, #0
  402ee8:	f000 808b 	beq.w	403002 <prvTimerTask+0x136>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402eec:	68db      	ldr	r3, [r3, #12]
  402eee:	681d      	ldr	r5, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  402ef0:	47d8      	blx	fp
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402ef2:	a803      	add	r0, sp, #12
  402ef4:	4b48      	ldr	r3, [pc, #288]	; (403018 <prvTimerTask+0x14c>)
  402ef6:	4798      	blx	r3
  402ef8:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402efa:	9b03      	ldr	r3, [sp, #12]
  402efc:	2b00      	cmp	r3, #0
  402efe:	d131      	bne.n	402f64 <prvTimerTask+0x98>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402f00:	4285      	cmp	r5, r0
  402f02:	d825      	bhi.n	402f50 <prvTimerTask+0x84>
			{
				xTaskResumeAll();
  402f04:	4b45      	ldr	r3, [pc, #276]	; (40301c <prvTimerTask+0x150>)
  402f06:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f08:	f8da 3000 	ldr.w	r3, [sl]
  402f0c:	68db      	ldr	r3, [r3, #12]
  402f0e:	68df      	ldr	r7, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  402f10:	1d38      	adds	r0, r7, #4
  402f12:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402f14:	69fb      	ldr	r3, [r7, #28]
  402f16:	2b01      	cmp	r3, #1
  402f18:	d115      	bne.n	402f46 <prvTimerTask+0x7a>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402f1a:	69b9      	ldr	r1, [r7, #24]
  402f1c:	4638      	mov	r0, r7
  402f1e:	4429      	add	r1, r5
  402f20:	4622      	mov	r2, r4
  402f22:	462b      	mov	r3, r5
  402f24:	4c3e      	ldr	r4, [pc, #248]	; (403020 <prvTimerTask+0x154>)
  402f26:	47a0      	blx	r4
  402f28:	2801      	cmp	r0, #1
  402f2a:	d10c      	bne.n	402f46 <prvTimerTask+0x7a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  402f2c:	2300      	movs	r3, #0
  402f2e:	9300      	str	r3, [sp, #0]
  402f30:	4638      	mov	r0, r7
  402f32:	4619      	mov	r1, r3
  402f34:	462a      	mov	r2, r5
  402f36:	4c3b      	ldr	r4, [pc, #236]	; (403024 <prvTimerTask+0x158>)
  402f38:	47a0      	blx	r4
			configASSERT( xResult );
  402f3a:	b920      	cbnz	r0, 402f46 <prvTimerTask+0x7a>
  402f3c:	483a      	ldr	r0, [pc, #232]	; (403028 <prvTimerTask+0x15c>)
  402f3e:	f44f 71a9 	mov.w	r1, #338	; 0x152
  402f42:	4b3a      	ldr	r3, [pc, #232]	; (40302c <prvTimerTask+0x160>)
  402f44:	4798      	blx	r3
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402f48:	4638      	mov	r0, r7
  402f4a:	4798      	blx	r3
  402f4c:	e00c      	b.n	402f68 <prvTimerTask+0x9c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  402f4e:	2500      	movs	r5, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  402f50:	6830      	ldr	r0, [r6, #0]
  402f52:	1b29      	subs	r1, r5, r4
  402f54:	4b36      	ldr	r3, [pc, #216]	; (403030 <prvTimerTask+0x164>)
  402f56:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  402f58:	4b30      	ldr	r3, [pc, #192]	; (40301c <prvTimerTask+0x150>)
  402f5a:	4798      	blx	r3
  402f5c:	b920      	cbnz	r0, 402f68 <prvTimerTask+0x9c>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  402f5e:	4b35      	ldr	r3, [pc, #212]	; (403034 <prvTimerTask+0x168>)
  402f60:	4798      	blx	r3
  402f62:	e001      	b.n	402f68 <prvTimerTask+0x9c>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  402f64:	4b2d      	ldr	r3, [pc, #180]	; (40301c <prvTimerTask+0x150>)
  402f66:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402f68:	a802      	add	r0, sp, #8
  402f6a:	4b2b      	ldr	r3, [pc, #172]	; (403018 <prvTimerTask+0x14c>)
  402f6c:	4798      	blx	r3
  402f6e:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  402f70:	4d31      	ldr	r5, [pc, #196]	; (403038 <prvTimerTask+0x16c>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402f72:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 403020 <prvTimerTask+0x154>
  402f76:	e03c      	b.n	402ff2 <prvTimerTask+0x126>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  402f78:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  402f7a:	b11c      	cbz	r4, 402f84 <prvTimerTask+0xb8>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402f7c:	6963      	ldr	r3, [r4, #20]
  402f7e:	b10b      	cbz	r3, 402f84 <prvTimerTask+0xb8>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  402f80:	1d20      	adds	r0, r4, #4
  402f82:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  402f84:	9b03      	ldr	r3, [sp, #12]
  402f86:	2b02      	cmp	r3, #2
  402f88:	d021      	beq.n	402fce <prvTimerTask+0x102>
  402f8a:	2b03      	cmp	r3, #3
  402f8c:	d02e      	beq.n	402fec <prvTimerTask+0x120>
  402f8e:	2b00      	cmp	r3, #0
  402f90:	d12f      	bne.n	402ff2 <prvTimerTask+0x126>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  402f92:	9b04      	ldr	r3, [sp, #16]
  402f94:	69a1      	ldr	r1, [r4, #24]
  402f96:	4620      	mov	r0, r4
  402f98:	4419      	add	r1, r3
  402f9a:	463a      	mov	r2, r7
  402f9c:	47c8      	blx	r9
  402f9e:	2801      	cmp	r0, #1
  402fa0:	d127      	bne.n	402ff2 <prvTimerTask+0x126>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402fa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402fa4:	4620      	mov	r0, r4
  402fa6:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402fa8:	69e3      	ldr	r3, [r4, #28]
  402faa:	2b01      	cmp	r3, #1
  402fac:	d121      	bne.n	402ff2 <prvTimerTask+0x126>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402fae:	69a2      	ldr	r2, [r4, #24]
  402fb0:	2300      	movs	r3, #0
  402fb2:	9300      	str	r3, [sp, #0]
  402fb4:	4620      	mov	r0, r4
  402fb6:	4619      	mov	r1, r3
  402fb8:	9c04      	ldr	r4, [sp, #16]
  402fba:	4422      	add	r2, r4
  402fbc:	4c19      	ldr	r4, [pc, #100]	; (403024 <prvTimerTask+0x158>)
  402fbe:	47a0      	blx	r4
						configASSERT( xResult );
  402fc0:	b9b8      	cbnz	r0, 402ff2 <prvTimerTask+0x126>
  402fc2:	4819      	ldr	r0, [pc, #100]	; (403028 <prvTimerTask+0x15c>)
  402fc4:	f240 2129 	movw	r1, #553	; 0x229
  402fc8:	4b18      	ldr	r3, [pc, #96]	; (40302c <prvTimerTask+0x160>)
  402fca:	4798      	blx	r3
  402fcc:	e011      	b.n	402ff2 <prvTimerTask+0x126>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  402fce:	9b04      	ldr	r3, [sp, #16]
  402fd0:	61a3      	str	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402fd2:	b923      	cbnz	r3, 402fde <prvTimerTask+0x112>
  402fd4:	4814      	ldr	r0, [pc, #80]	; (403028 <prvTimerTask+0x15c>)
  402fd6:	f240 2136 	movw	r1, #566	; 0x236
  402fda:	4b14      	ldr	r3, [pc, #80]	; (40302c <prvTimerTask+0x160>)
  402fdc:	4798      	blx	r3
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402fde:	69a1      	ldr	r1, [r4, #24]
  402fe0:	4620      	mov	r0, r4
  402fe2:	4439      	add	r1, r7
  402fe4:	463a      	mov	r2, r7
  402fe6:	463b      	mov	r3, r7
  402fe8:	47c8      	blx	r9
  402fea:	e002      	b.n	402ff2 <prvTimerTask+0x126>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  402fec:	4620      	mov	r0, r4
  402fee:	4b13      	ldr	r3, [pc, #76]	; (40303c <prvTimerTask+0x170>)
  402ff0:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  402ff2:	6830      	ldr	r0, [r6, #0]
  402ff4:	a903      	add	r1, sp, #12
  402ff6:	2200      	movs	r2, #0
  402ff8:	4613      	mov	r3, r2
  402ffa:	47a8      	blx	r5
  402ffc:	2800      	cmp	r0, #0
  402ffe:	d1bb      	bne.n	402f78 <prvTimerTask+0xac>
  403000:	e76e      	b.n	402ee0 <prvTimerTask+0x14>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403002:	47d8      	blx	fp
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403004:	a803      	add	r0, sp, #12
  403006:	4b04      	ldr	r3, [pc, #16]	; (403018 <prvTimerTask+0x14c>)
  403008:	4798      	blx	r3
  40300a:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40300c:	9b03      	ldr	r3, [sp, #12]
  40300e:	2b00      	cmp	r3, #0
  403010:	d09d      	beq.n	402f4e <prvTimerTask+0x82>
  403012:	e7a7      	b.n	402f64 <prvTimerTask+0x98>
  403014:	20019258 	.word	0x20019258
  403018:	00402e11 	.word	0x00402e11
  40301c:	00402679 	.word	0x00402679
  403020:	00402c65 	.word	0x00402c65
  403024:	00402dbd 	.word	0x00402dbd
  403028:	004082a8 	.word	0x004082a8
  40302c:	00404f99 	.word	0x00404f99
  403030:	004021b1 	.word	0x004021b1
  403034:	004019d5 	.word	0x004019d5
  403038:	0040204d 	.word	0x0040204d
  40303c:	00401c49 	.word	0x00401c49
  403040:	20019228 	.word	0x20019228
  403044:	004024d5 	.word	0x004024d5
  403048:	00401945 	.word	0x00401945

0040304c <tSensor_serial_init>:
}UARTStateMachine_t;

UARTStateMachine_t uartStateMachine = UART_STATE_MACHINE_SYMBOL_H;

void tSensor_serial_init(void)
{
  40304c:	b510      	push	{r4, lr}
  40304e:	b086      	sub	sp, #24
	uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * USART_BAUDRATE_TEM) / 1000;
	sam_usart_opt_t usart_settings = {
  403050:	2300      	movs	r3, #0
  403052:	9302      	str	r3, [sp, #8]
  403054:	9303      	str	r3, [sp, #12]
  403056:	9304      	str	r3, [sp, #16]
  403058:	9305      	str	r3, [sp, #20]
  40305a:	4b17      	ldr	r3, [pc, #92]	; (4030b8 <tSensor_serial_init+0x6c>)
  40305c:	9300      	str	r3, [sp, #0]
  40305e:	23c0      	movs	r3, #192	; 0xc0
  403060:	9301      	str	r3, [sp, #4]
		.char_length = USART_CHRL_TEM,
		.parity_type = USART_PARITY_TEM,
		.stop_bits = USART_NBSTOP_TEM,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	flexcom_enable(TSENSOR_SERIAL_PORT_FLEXCOM);
  403062:	4c16      	ldr	r4, [pc, #88]	; (4030bc <tSensor_serial_init+0x70>)
  403064:	4620      	mov	r0, r4
  403066:	4b16      	ldr	r3, [pc, #88]	; (4030c0 <tSensor_serial_init+0x74>)
  403068:	4798      	blx	r3
	flexcom_set_opmode(TSENSOR_SERIAL_PORT_FLEXCOM, FLEXCOM_USART);
  40306a:	4620      	mov	r0, r4
  40306c:	2101      	movs	r1, #1
  40306e:	4b15      	ldr	r3, [pc, #84]	; (4030c4 <tSensor_serial_init+0x78>)
  403070:	4798      	blx	r3
	
	/* Configure USART */
	usart_init_rs232(TSENSOR_SERIAL_PORT, &usart_settings,
  403072:	f504 7400 	add.w	r4, r4, #512	; 0x200
  403076:	4620      	mov	r0, r4
  403078:	4669      	mov	r1, sp
  40307a:	4a13      	ldr	r2, [pc, #76]	; (4030c8 <tSensor_serial_init+0x7c>)
  40307c:	4b13      	ldr	r3, [pc, #76]	; (4030cc <tSensor_serial_init+0x80>)
  40307e:	4798      	blx	r3
	sysclk_get_peripheral_hz());
	
	usart_set_rx_timeout(TSENSOR_SERIAL_PORT, rx_timeout);
  403080:	4620      	mov	r0, r4
  403082:	f240 71a1 	movw	r1, #1953	; 0x7a1
  403086:	4b12      	ldr	r3, [pc, #72]	; (4030d0 <tSensor_serial_init+0x84>)
  403088:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40308a:	4b12      	ldr	r3, [pc, #72]	; (4030d4 <tSensor_serial_init+0x88>)
  40308c:	22e0      	movs	r2, #224	; 0xe0
  40308e:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403092:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403096:	601a      	str	r2, [r3, #0]
	
	/* Enable USART1 RX interrupt. */
	NVIC_SetPriority(TSENSOR_SERIAL_PORT_IRQn, SERIAL_PORT_INT_PRIO);
	NVIC_EnableIRQ((IRQn_Type)TSENSOR_SERIAL_PORT_FLEXCOM_ID);
	usart_enable_interrupt(TSENSOR_SERIAL_PORT, (US_IER_TIMEOUT | US_IER_RXRDY));
  403098:	4620      	mov	r0, r4
  40309a:	f240 1101 	movw	r1, #257	; 0x101
  40309e:	4b0e      	ldr	r3, [pc, #56]	; (4030d8 <tSensor_serial_init+0x8c>)
  4030a0:	4798      	blx	r3
	
	/* Enable the receiver and transmitter. */
	usart_start_rx_timeout(TSENSOR_SERIAL_PORT);
  4030a2:	4620      	mov	r0, r4
  4030a4:	4b0d      	ldr	r3, [pc, #52]	; (4030dc <tSensor_serial_init+0x90>)
  4030a6:	4798      	blx	r3
	usart_enable_tx(TSENSOR_SERIAL_PORT);
  4030a8:	4620      	mov	r0, r4
  4030aa:	4b0d      	ldr	r3, [pc, #52]	; (4030e0 <tSensor_serial_init+0x94>)
  4030ac:	4798      	blx	r3
	usart_enable_rx(TSENSOR_SERIAL_PORT);
  4030ae:	4620      	mov	r0, r4
  4030b0:	4b0c      	ldr	r3, [pc, #48]	; (4030e4 <tSensor_serial_init+0x98>)
  4030b2:	4798      	blx	r3
	
	/* Init thermo board only for once at start*/
	//Temp_Measure_Command_Send(INIT_SENSATION_MEASUREMENT);
}
  4030b4:	b006      	add	sp, #24
  4030b6:	bd10      	pop	{r4, pc}
  4030b8:	0002faf0 	.word	0x0002faf0
  4030bc:	40018000 	.word	0x40018000
  4030c0:	00400f45 	.word	0x00400f45
  4030c4:	004010b5 	.word	0x004010b5
  4030c8:	07270000 	.word	0x07270000
  4030cc:	00401491 	.word	0x00401491
  4030d0:	00401529 	.word	0x00401529
  4030d4:	e000e100 	.word	0xe000e100
  4030d8:	0040152d 	.word	0x0040152d
  4030dc:	00401539 	.word	0x00401539
  4030e0:	00401509 	.word	0x00401509
  4030e4:	00401519 	.word	0x00401519

004030e8 <FLEXCOM3_Handler>:

static uint32_t recv_idx = 0;
void tSensor_uart_isr_handler(void)
{
  4030e8:	b510      	push	{r4, lr}
  4030ea:	b082      	sub	sp, #8
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4030ec:	2300      	movs	r3, #0
  4030ee:	9301      	str	r3, [sp, #4]
	uint32_t status;
	uint32_t symbol;
	Pdc *p_pdc = NULL;
	status = usart_get_status(TSENSOR_SERIAL_PORT);
  4030f0:	4820      	ldr	r0, [pc, #128]	; (403174 <FLEXCOM3_Handler+0x8c>)
  4030f2:	4b21      	ldr	r3, [pc, #132]	; (403178 <FLEXCOM3_Handler+0x90>)
  4030f4:	4798      	blx	r3
	if(status & US_CSR_RXRDY) {
  4030f6:	f010 0f01 	tst.w	r0, #1
  4030fa:	d012      	beq.n	403122 <FLEXCOM3_Handler+0x3a>
		if(usart_read(TSENSOR_SERIAL_PORT, &symbol) == 0) {
  4030fc:	481d      	ldr	r0, [pc, #116]	; (403174 <FLEXCOM3_Handler+0x8c>)
  4030fe:	4669      	mov	r1, sp
  403100:	4b1e      	ldr	r3, [pc, #120]	; (40317c <FLEXCOM3_Handler+0x94>)
  403102:	4798      	blx	r3
  403104:	2800      	cmp	r0, #0
  403106:	d133      	bne.n	403170 <FLEXCOM3_Handler+0x88>
			if (tempUartRecvBuff.len < TSENSOR_RECV_BUFF_SIZE){
  403108:	4b1d      	ldr	r3, [pc, #116]	; (403180 <FLEXCOM3_Handler+0x98>)
  40310a:	881b      	ldrh	r3, [r3, #0]
  40310c:	f241 3287 	movw	r2, #4999	; 0x1387
  403110:	4293      	cmp	r3, r2
  403112:	d82d      	bhi.n	403170 <FLEXCOM3_Handler+0x88>
				tempUartRecvBuff.payload[tempUartRecvBuff.len++] = (uint8_t)symbol;
  403114:	4a1a      	ldr	r2, [pc, #104]	; (403180 <FLEXCOM3_Handler+0x98>)
  403116:	1c59      	adds	r1, r3, #1
  403118:	8011      	strh	r1, [r2, #0]
  40311a:	4413      	add	r3, r2
  40311c:	9a00      	ldr	r2, [sp, #0]
  40311e:	709a      	strb	r2, [r3, #2]
  403120:	e026      	b.n	403170 <FLEXCOM3_Handler+0x88>
			}
		}
	}else if(status & US_CSR_TIMEOUT) {
  403122:	f410 7f80 	tst.w	r0, #256	; 0x100
  403126:	d014      	beq.n	403152 <FLEXCOM3_Handler+0x6a>
		if (tempUartRecvBuff.len > 0){
  403128:	4b15      	ldr	r3, [pc, #84]	; (403180 <FLEXCOM3_Handler+0x98>)
  40312a:	881a      	ldrh	r2, [r3, #0]
  40312c:	b16a      	cbz	r2, 40314a <FLEXCOM3_Handler+0x62>
			// notice task to process
			//printf("Get data from sensor..........%d\r\n", tempUartRecvBuff.len);
			memcpy(&uartRecvBuff,&tempUartRecvBuff,tempUartRecvBuff.len + sizeof(uint16_t));
  40312e:	461c      	mov	r4, r3
  403130:	4814      	ldr	r0, [pc, #80]	; (403184 <FLEXCOM3_Handler+0x9c>)
  403132:	4619      	mov	r1, r3
  403134:	3202      	adds	r2, #2
  403136:	4b14      	ldr	r3, [pc, #80]	; (403188 <FLEXCOM3_Handler+0xa0>)
  403138:	4798      	blx	r3
			tempUartRecvBuff.len = 0;
  40313a:	2300      	movs	r3, #0
  40313c:	8023      	strh	r3, [r4, #0]
			xSemaphoreGiveFromISR(startTsensorProcessing, &higher_priority_task_woken);
  40313e:	4a13      	ldr	r2, [pc, #76]	; (40318c <FLEXCOM3_Handler+0xa4>)
  403140:	6810      	ldr	r0, [r2, #0]
  403142:	4619      	mov	r1, r3
  403144:	aa01      	add	r2, sp, #4
  403146:	4c12      	ldr	r4, [pc, #72]	; (403190 <FLEXCOM3_Handler+0xa8>)
  403148:	47a0      	blx	r4
		}
		//tempUartRecvBuff.len = 0;
		usart_start_rx_timeout(TSENSOR_SERIAL_PORT);
  40314a:	480a      	ldr	r0, [pc, #40]	; (403174 <FLEXCOM3_Handler+0x8c>)
  40314c:	4b11      	ldr	r3, [pc, #68]	; (403194 <FLEXCOM3_Handler+0xac>)
  40314e:	4798      	blx	r3
  403150:	e00e      	b.n	403170 <FLEXCOM3_Handler+0x88>

	}else if(status & US_CSR_ENDTX) {
  403152:	f010 0f10 	tst.w	r0, #16
  403156:	d00b      	beq.n	403170 <FLEXCOM3_Handler+0x88>
		p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
  403158:	4c06      	ldr	r4, [pc, #24]	; (403174 <FLEXCOM3_Handler+0x8c>)
  40315a:	4620      	mov	r0, r4
  40315c:	4b0e      	ldr	r3, [pc, #56]	; (403198 <FLEXCOM3_Handler+0xb0>)
  40315e:	4798      	blx	r3
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
  403160:	f44f 7100 	mov.w	r1, #512	; 0x200
  403164:	4b0d      	ldr	r3, [pc, #52]	; (40319c <FLEXCOM3_Handler+0xb4>)
  403166:	4798      	blx	r3
		usart_disable_interrupt(TSENSOR_SERIAL_PORT, US_IDR_ENDTX);
  403168:	4620      	mov	r0, r4
  40316a:	2110      	movs	r1, #16
  40316c:	4b0c      	ldr	r3, [pc, #48]	; (4031a0 <FLEXCOM3_Handler+0xb8>)
  40316e:	4798      	blx	r3
	}else{
		/* Do nothing */
	}
}
  403170:	b002      	add	sp, #8
  403172:	bd10      	pop	{r4, pc}
  403174:	40018200 	.word	0x40018200
  403178:	00401535 	.word	0x00401535
  40317c:	00401555 	.word	0x00401555
  403180:	2001a60c 	.word	0x2001a60c
  403184:	20019280 	.word	0x20019280
  403188:	00405661 	.word	0x00405661
  40318c:	2001b998 	.word	0x2001b998
  403190:	00401fb1 	.word	0x00401fb1
  403194:	00401539 	.word	0x00401539
  403198:	0040156d 	.word	0x0040156d
  40319c:	004010dd 	.word	0x004010dd
  4031a0:	00401531 	.word	0x00401531

004031a4 <sendToTsensorUart>:




void sendToTsensorUart(uint8_t *buff, int32_t buffSize)
{
  4031a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031a6:	b083      	sub	sp, #12
  4031a8:	4607      	mov	r7, r0
  4031aa:	460e      	mov	r6, r1
	Pdc *p_pdc = NULL;
	pdc_packet_t packet;
	p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
  4031ac:	4c0a      	ldr	r4, [pc, #40]	; (4031d8 <sendToTsensorUart+0x34>)
  4031ae:	4620      	mov	r0, r4
  4031b0:	4b0a      	ldr	r3, [pc, #40]	; (4031dc <sendToTsensorUart+0x38>)
  4031b2:	4798      	blx	r3
  4031b4:	4605      	mov	r5, r0
	
	packet.ul_addr = (uint32_t)buff;
  4031b6:	9700      	str	r7, [sp, #0]
	packet.ul_size = buffSize;
  4031b8:	9601      	str	r6, [sp, #4]
	
	pdc_tx_init(p_pdc, &packet, NULL);
  4031ba:	4669      	mov	r1, sp
  4031bc:	2200      	movs	r2, #0
  4031be:	4b08      	ldr	r3, [pc, #32]	; (4031e0 <sendToTsensorUart+0x3c>)
  4031c0:	4798      	blx	r3
	pdc_enable_transfer(p_pdc, PERIPH_PTCR_TXTEN);
  4031c2:	4628      	mov	r0, r5
  4031c4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4031c8:	4b06      	ldr	r3, [pc, #24]	; (4031e4 <sendToTsensorUart+0x40>)
  4031ca:	4798      	blx	r3
	usart_enable_interrupt(TSENSOR_SERIAL_PORT, US_IER_ENDTX);
  4031cc:	4620      	mov	r0, r4
  4031ce:	2110      	movs	r1, #16
  4031d0:	4b05      	ldr	r3, [pc, #20]	; (4031e8 <sendToTsensorUart+0x44>)
  4031d2:	4798      	blx	r3
}
  4031d4:	b003      	add	sp, #12
  4031d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031d8:	40018200 	.word	0x40018200
  4031dc:	0040156d 	.word	0x0040156d
  4031e0:	004010b9 	.word	0x004010b9
  4031e4:	004010d1 	.word	0x004010d1
  4031e8:	0040152d 	.word	0x0040152d

004031ec <Temp_Measure_Command_Send>:

void Temp_Measure_Command_Send(uint8_t command)
{
  4031ec:	b508      	push	{r3, lr}
	sendbuff[0] = G55_TO_THERMAL_SYMBOL;
  4031ee:	4b09      	ldr	r3, [pc, #36]	; (403214 <Temp_Measure_Command_Send+0x28>)
  4031f0:	22aa      	movs	r2, #170	; 0xaa
  4031f2:	701a      	strb	r2, [r3, #0]
	sendbuff[1] = 0x10;
  4031f4:	2110      	movs	r1, #16
  4031f6:	7059      	strb	r1, [r3, #1]
	sendbuff[2] = 0x01;
  4031f8:	2101      	movs	r1, #1
  4031fa:	7099      	strb	r1, [r3, #2]
	sendbuff[3] = 0x00;
  4031fc:	2100      	movs	r1, #0
  4031fe:	70d9      	strb	r1, [r3, #3]
	sendbuff[4] = command;
  403200:	7118      	strb	r0, [r3, #4]
	sendbuff[5] = 0xAA;
  403202:	715a      	strb	r2, [r3, #5]
	sendbuff[6] = 0x1F;
  403204:	221f      	movs	r2, #31
  403206:	719a      	strb	r2, [r3, #6]
	sendToTsensorUart(sendbuff, 7);
  403208:	4618      	mov	r0, r3
  40320a:	2107      	movs	r1, #7
  40320c:	4b02      	ldr	r3, [pc, #8]	; (403218 <Temp_Measure_Command_Send+0x2c>)
  40320e:	4798      	blx	r3
  403210:	bd08      	pop	{r3, pc}
  403212:	bf00      	nop
  403214:	20019260 	.word	0x20019260
  403218:	004031a5 	.word	0x004031a5

0040321c <tSensor_handler>:
		signal_to_wifi(totalPacket, 0);
	}
}
uint8_t thermoIndex = 0;
void tSensor_handler(void)
{
  40321c:	b510      	push	{r4, lr}

	//vPortEnterCritical();
	//vPortExitCritical();
	
	//xTimerStop(xTsensorCommTimeoutTimer, 0 );
	printf("%6d(%d)\r\n",xTaskGetTickCount(), uartRecvBuff.len);
  40321e:	4b12      	ldr	r3, [pc, #72]	; (403268 <tSensor_handler+0x4c>)
  403220:	4798      	blx	r3
  403222:	4601      	mov	r1, r0
  403224:	4c11      	ldr	r4, [pc, #68]	; (40326c <tSensor_handler+0x50>)
  403226:	4812      	ldr	r0, [pc, #72]	; (403270 <tSensor_handler+0x54>)
  403228:	8822      	ldrh	r2, [r4, #0]
  40322a:	4b12      	ldr	r3, [pc, #72]	; (403274 <tSensor_handler+0x58>)
  40322c:	4798      	blx	r3
	//for (uint16_t i = 0; i < 3/*uartRecvBuff.len*/; i++){
	//	/*uartDataParser(uartRecvBuff.payload[i]); */printf("%02X ",uartRecvBuff.payload[i]);
	//}
	//printf("\r\n");
	// CC 80 is for target thermal image data, so once got it send measure stop command back.
	if (uartRecvBuff.payload[0] == 0xCC &&
  40322e:	8862      	ldrh	r2, [r4, #2]
  403230:	f248 03cc 	movw	r3, #32972	; 0x80cc
  403234:	429a      	cmp	r2, r3
  403236:	d116      	bne.n	403266 <tSensor_handler+0x4a>
		uartRecvBuff.payload[1] == 0x80)
		{
			Temp_Measure_Command_Send(SENSATION_MEASUREMENT_STOP);
  403238:	2003      	movs	r0, #3
  40323a:	4b0f      	ldr	r3, [pc, #60]	; (403278 <tSensor_handler+0x5c>)
  40323c:	4798      	blx	r3
			memset(thermimage, 0, sizeof(thermimage));
  40323e:	4c0f      	ldr	r4, [pc, #60]	; (40327c <tSensor_handler+0x60>)
  403240:	4620      	mov	r0, r4
  403242:	2100      	movs	r1, #0
  403244:	f241 1246 	movw	r2, #4422	; 0x1146
  403248:	4b0d      	ldr	r3, [pc, #52]	; (403280 <tSensor_handler+0x64>)
  40324a:	4798      	blx	r3
			memcpy(&thermimage[0], &uartRecvBuff.payload[4], 96*46);
  40324c:	4620      	mov	r0, r4
  40324e:	490d      	ldr	r1, [pc, #52]	; (403284 <tSensor_handler+0x68>)
  403250:	f44f 528a 	mov.w	r2, #4416	; 0x1140
  403254:	4b0c      	ldr	r3, [pc, #48]	; (403288 <tSensor_handler+0x6c>)
  403256:	4798      	blx	r3
			for (uint16_t i = 0; i< 96*46; i++)
				printf("%02X ",thermimage[i]);
			printf("\r\n");*/
			//distributePacket(thermimage, 4416);
			thermoIndex = 0;
			signal_to_wifi(thermimage, thermoIndex++);
  403258:	2201      	movs	r2, #1
  40325a:	4b0c      	ldr	r3, [pc, #48]	; (40328c <tSensor_handler+0x70>)
  40325c:	701a      	strb	r2, [r3, #0]
  40325e:	4620      	mov	r0, r4
  403260:	2100      	movs	r1, #0
  403262:	4b0b      	ldr	r3, [pc, #44]	; (403290 <tSensor_handler+0x74>)
  403264:	4798      	blx	r3
  403266:	bd10      	pop	{r4, pc}
  403268:	004024e5 	.word	0x004024e5
  40326c:	20019280 	.word	0x20019280
  403270:	00408324 	.word	0x00408324
  403274:	004050a1 	.word	0x004050a1
  403278:	004031ed 	.word	0x004031ed
  40327c:	2001c798 	.word	0x2001c798
  403280:	00405795 	.word	0x00405795
  403284:	20019286 	.word	0x20019286
  403288:	00405661 	.word	0x00405661
  40328c:	2001b99c 	.word	0x2001b99c
  403290:	004037f5 	.word	0x004037f5

00403294 <Temp_Measure_Get_Air_Condition_Info>:
	sendbuff[6] = 0x1F;
	sendToTsensorUart(sendbuff, 7);
}

void Temp_Measure_Get_Air_Condition_Info(uint8_t roomTemperature, uint8_t roomHumidity)
{
  403294:	b510      	push	{r4, lr}
	sendbuff[0] = G55_TO_THERMAL_SYMBOL;
  403296:	4b09      	ldr	r3, [pc, #36]	; (4032bc <Temp_Measure_Get_Air_Condition_Info+0x28>)
  403298:	22aa      	movs	r2, #170	; 0xaa
  40329a:	701a      	strb	r2, [r3, #0]
	sendbuff[1] = 0x88;
  40329c:	2488      	movs	r4, #136	; 0x88
  40329e:	705c      	strb	r4, [r3, #1]
	sendbuff[2] = 0x02;
  4032a0:	2402      	movs	r4, #2
  4032a2:	709c      	strb	r4, [r3, #2]
	sendbuff[3] = 0x00;
  4032a4:	2400      	movs	r4, #0
  4032a6:	70dc      	strb	r4, [r3, #3]
	sendbuff[4] = roomTemperature;//
  4032a8:	7118      	strb	r0, [r3, #4]
	sendbuff[5] = roomHumidity;//
  4032aa:	7159      	strb	r1, [r3, #5]
	sendbuff[6] = 0xAA;
  4032ac:	719a      	strb	r2, [r3, #6]
	sendbuff[7] = 0x8F;
  4032ae:	228f      	movs	r2, #143	; 0x8f
  4032b0:	71da      	strb	r2, [r3, #7]
	sendToTsensorUart(sendbuff, 8);
  4032b2:	4618      	mov	r0, r3
  4032b4:	2108      	movs	r1, #8
  4032b6:	4b02      	ldr	r3, [pc, #8]	; (4032c0 <Temp_Measure_Get_Air_Condition_Info+0x2c>)
  4032b8:	4798      	blx	r3
  4032ba:	bd10      	pop	{r4, pc}
  4032bc:	20019260 	.word	0x20019260
  4032c0:	004031a5 	.word	0x004031a5

004032c4 <sensor_task>:
}



void sensor_task( void *pvParameters)
{
  4032c4:	b508      	push	{r3, lr}
	vSemaphoreCreateBinary(startTsensorProcessing);
  4032c6:	2001      	movs	r0, #1
  4032c8:	2100      	movs	r1, #0
  4032ca:	2203      	movs	r2, #3
  4032cc:	4b0d      	ldr	r3, [pc, #52]	; (403304 <sensor_task+0x40>)
  4032ce:	4798      	blx	r3
  4032d0:	4b0d      	ldr	r3, [pc, #52]	; (403308 <sensor_task+0x44>)
  4032d2:	6018      	str	r0, [r3, #0]
  4032d4:	b138      	cbz	r0, 4032e6 <sensor_task+0x22>
  4032d6:	2100      	movs	r1, #0
  4032d8:	460a      	mov	r2, r1
  4032da:	460b      	mov	r3, r1
  4032dc:	4c0b      	ldr	r4, [pc, #44]	; (40330c <sensor_task+0x48>)
  4032de:	47a0      	blx	r4
	if (startTsensorProcessing == NULL){
  4032e0:	4b09      	ldr	r3, [pc, #36]	; (403308 <sensor_task+0x44>)
  4032e2:	681b      	ldr	r3, [r3, #0]
  4032e4:	b913      	cbnz	r3, 4032ec <sensor_task+0x28>
		printf("Failed to create Semaphore: startTsensorProcessing \r\n");
  4032e6:	480a      	ldr	r0, [pc, #40]	; (403310 <sensor_task+0x4c>)
  4032e8:	4b0a      	ldr	r3, [pc, #40]	; (403314 <sensor_task+0x50>)
  4032ea:	4798      	blx	r3
	}
	
	
	for(;;) {
		//vTaskDelay(1000);
		xSemaphoreTake(startTsensorProcessing, portMAX_DELAY);
  4032ec:	4e06      	ldr	r6, [pc, #24]	; (403308 <sensor_task+0x44>)
  4032ee:	4d0a      	ldr	r5, [pc, #40]	; (403318 <sensor_task+0x54>)
		tSensor_handler();	
  4032f0:	4c0a      	ldr	r4, [pc, #40]	; (40331c <sensor_task+0x58>)
	}
	
	
	for(;;) {
		//vTaskDelay(1000);
		xSemaphoreTake(startTsensorProcessing, portMAX_DELAY);
  4032f2:	6830      	ldr	r0, [r6, #0]
  4032f4:	2100      	movs	r1, #0
  4032f6:	f04f 32ff 	mov.w	r2, #4294967295
  4032fa:	460b      	mov	r3, r1
  4032fc:	47a8      	blx	r5
		tSensor_handler();	
  4032fe:	47a0      	blx	r4
	}
  403300:	e7f7      	b.n	4032f2 <sensor_task+0x2e>
  403302:	bf00      	nop
  403304:	00401e21 	.word	0x00401e21
  403308:	2001b998 	.word	0x2001b998
  40330c:	00401e81 	.word	0x00401e81
  403310:	00408330 	.word	0x00408330
  403314:	004050a1 	.word	0x004050a1
  403318:	0040204d 	.word	0x0040204d
  40331c:	0040321d 	.word	0x0040321d

00403320 <vLedModeCallback>:
	}
}

static void vLedModeCallback( xTimerHandle pxTimer )
{
	switch(led_blinking_mode){
  403320:	4b1e      	ldr	r3, [pc, #120]	; (40339c <vLedModeCallback+0x7c>)
  403322:	781b      	ldrb	r3, [r3, #0]
  403324:	3b01      	subs	r3, #1
  403326:	2b03      	cmp	r3, #3
  403328:	d837      	bhi.n	40339a <vLedModeCallback+0x7a>
  40332a:	e8df f003 	tbb	[pc, r3]
  40332e:	2202      	.short	0x2202
  403330:	122c      	.short	0x122c
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403332:	4b1b      	ldr	r3, [pc, #108]	; (4033a0 <vLedModeCallback+0x80>)
  403334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  403336:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
		port->PIO_CODR = mask;
  40333a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40333e:	4b18      	ldr	r3, [pc, #96]	; (4033a0 <vLedModeCallback+0x80>)
  403340:	bf14      	ite	ne
  403342:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  403344:	631a      	streq	r2, [r3, #48]	; 0x30
		case LED_MODE_CONNECT:
		{
			LED_Toggle(LED0);
			led_state = led_state^1;
  403346:	4a17      	ldr	r2, [pc, #92]	; (4033a4 <vLedModeCallback+0x84>)
  403348:	7813      	ldrb	r3, [r2, #0]
  40334a:	f083 0301 	eor.w	r3, r3, #1
  40334e:	7013      	strb	r3, [r2, #0]
			break;
  403350:	4770      	bx	lr
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403352:	4b13      	ldr	r3, [pc, #76]	; (4033a0 <vLedModeCallback+0x80>)
  403354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  403356:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
		port->PIO_CODR = mask;
  40335a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40335e:	4b10      	ldr	r3, [pc, #64]	; (4033a0 <vLedModeCallback+0x80>)
  403360:	bf14      	ite	ne
  403362:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  403364:	631a      	streq	r2, [r3, #48]	; 0x30
		}
		case LED_MODE_OTAU:
		{
			LED_Toggle(LED0);
			led_state = led_state^1;
  403366:	4a0f      	ldr	r2, [pc, #60]	; (4033a4 <vLedModeCallback+0x84>)
  403368:	7813      	ldrb	r3, [r2, #0]
  40336a:	f083 0301 	eor.w	r3, r3, #1
  40336e:	7013      	strb	r3, [r2, #0]
			break;
  403370:	4770      	bx	lr
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403372:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403376:	4b0a      	ldr	r3, [pc, #40]	; (4033a0 <vLedModeCallback+0x80>)
  403378:	635a      	str	r2, [r3, #52]	; 0x34
		}
		case LED_MODE_OFF:
		{
			LED_Off(LED0);
			led_state = 0;
  40337a:	2300      	movs	r3, #0
  40337c:	4a09      	ldr	r2, [pc, #36]	; (4033a4 <vLedModeCallback+0x84>)
  40337e:	7013      	strb	r3, [r2, #0]
			led_blinking_mode = LED_MODE_NONE;
  403380:	4a06      	ldr	r2, [pc, #24]	; (40339c <vLedModeCallback+0x7c>)
  403382:	7013      	strb	r3, [r2, #0]
			break;
  403384:	4770      	bx	lr
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403386:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40338a:	4b05      	ldr	r3, [pc, #20]	; (4033a0 <vLedModeCallback+0x80>)
  40338c:	631a      	str	r2, [r3, #48]	; 0x30
		}
		case LED_MODE_ON:
		{
			LED_On(LED0);
			led_state = 1;
  40338e:	2201      	movs	r2, #1
  403390:	4b04      	ldr	r3, [pc, #16]	; (4033a4 <vLedModeCallback+0x84>)
  403392:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_NONE;
  403394:	2200      	movs	r2, #0
  403396:	4b01      	ldr	r3, [pc, #4]	; (40339c <vLedModeCallback+0x7c>)
  403398:	701a      	strb	r2, [r3, #0]
  40339a:	4770      	bx	lr
  40339c:	20000029 	.word	0x20000029
  4033a0:	400e0e00 	.word	0x400e0e00
  4033a4:	2001bb08 	.word	0x2001bb08

004033a8 <wifi_module_reset>:
volatile int uart_beatheart = 0;
extern uint8_t thermoIndex;
extern uint8_t thermimage[96*46 + 6];

void wifi_module_reset(void)
{
  4033a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4033aa:	4e06      	ldr	r6, [pc, #24]	; (4033c4 <wifi_module_reset+0x1c>)
  4033ac:	2702      	movs	r7, #2
  4033ae:	6377      	str	r7, [r6, #52]	; 0x34
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_level(WINC_PIN_RESET, IOPORT_PIN_LEVEL_LOW);
	delay_ms(100);
  4033b0:	4d05      	ldr	r5, [pc, #20]	; (4033c8 <wifi_module_reset+0x20>)
  4033b2:	4628      	mov	r0, r5
  4033b4:	4c05      	ldr	r4, [pc, #20]	; (4033cc <wifi_module_reset+0x24>)
  4033b6:	47a0      	blx	r4
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
  4033b8:	4628      	mov	r0, r5
  4033ba:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4033bc:	6337      	str	r7, [r6, #48]	; 0x30
	ioport_set_pin_level(WINC_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
  4033be:	4628      	mov	r0, r5
  4033c0:	47a0      	blx	r4
  4033c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4033c4:	400e1000 	.word	0x400e1000
  4033c8:	000d141e 	.word	0x000d141e
  4033cc:	20000001 	.word	0x20000001

004033d0 <wifi_serial_init>:
	*pDstStr++ = 0;
	return srcLen * 2;
}

void wifi_serial_init(uint32_t baudspeed)
{
  4033d0:	b530      	push	{r4, r5, lr}
  4033d2:	b087      	sub	sp, #28
  4033d4:	4605      	mov	r5, r0
	//uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * baudspeed) / 1000;
	uint32_t rx_timeout = (2 * baudspeed) / 1000;
	sam_usart_opt_t usart_settings = {
  4033d6:	2300      	movs	r3, #0
  4033d8:	9303      	str	r3, [sp, #12]
  4033da:	9304      	str	r3, [sp, #16]
  4033dc:	9305      	str	r3, [sp, #20]
  4033de:	9000      	str	r0, [sp, #0]
  4033e0:	23c0      	movs	r3, #192	; 0xc0
  4033e2:	9301      	str	r3, [sp, #4]
  4033e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4033e8:	9302      	str	r3, [sp, #8]
		.char_length = USART_CHRL,
		.parity_type = USART_PARITY,
		.stop_bits = USART_NBSTOP,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	flexcom_enable(WIFI_SERIAL_PORT_FLEXCOM);
  4033ea:	4c1a      	ldr	r4, [pc, #104]	; (403454 <wifi_serial_init+0x84>)
  4033ec:	4620      	mov	r0, r4
  4033ee:	4b1a      	ldr	r3, [pc, #104]	; (403458 <wifi_serial_init+0x88>)
  4033f0:	4798      	blx	r3
	flexcom_set_opmode(WIFI_SERIAL_PORT_FLEXCOM, FLEXCOM_USART);
  4033f2:	4620      	mov	r0, r4
  4033f4:	2101      	movs	r1, #1
  4033f6:	4b19      	ldr	r3, [pc, #100]	; (40345c <wifi_serial_init+0x8c>)
  4033f8:	4798      	blx	r3
	
	/* Configure USART */
	//usart_init_rs232(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
	usart_init_hw_handshaking(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
  4033fa:	f504 7400 	add.w	r4, r4, #512	; 0x200
  4033fe:	4620      	mov	r0, r4
  403400:	4669      	mov	r1, sp
  403402:	4a17      	ldr	r2, [pc, #92]	; (403460 <wifi_serial_init+0x90>)
  403404:	4b17      	ldr	r3, [pc, #92]	; (403464 <wifi_serial_init+0x94>)
  403406:	4798      	blx	r3
}

void wifi_serial_init(uint32_t baudspeed)
{
	//uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * baudspeed) / 1000;
	uint32_t rx_timeout = (2 * baudspeed) / 1000;
  403408:	006d      	lsls	r5, r5, #1
  40340a:	4917      	ldr	r1, [pc, #92]	; (403468 <wifi_serial_init+0x98>)
  40340c:	fba1 3105 	umull	r3, r1, r1, r5
	
	/* Configure USART */
	//usart_init_rs232(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
	usart_init_hw_handshaking(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
	
	usart_set_rx_timeout(WIFI_SERIAL_PORT, rx_timeout);
  403410:	4620      	mov	r0, r4
  403412:	0989      	lsrs	r1, r1, #6
  403414:	4b15      	ldr	r3, [pc, #84]	; (40346c <wifi_serial_init+0x9c>)
  403416:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  403418:	4b15      	ldr	r3, [pc, #84]	; (403470 <wifi_serial_init+0xa0>)
  40341a:	22e0      	movs	r2, #224	; 0xe0
  40341c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403420:	f44f 7280 	mov.w	r2, #256	; 0x100
  403424:	601a      	str	r2, [r3, #0]
	
	/* Enable USART1 RX interrupt. */
	NVIC_SetPriority(WIFI_SERIAL_PORT_IRQn, SERIAL_PORT_INT_PRIO);
	NVIC_EnableIRQ((IRQn_Type)WIFI_SERIAL_PORT_FLEXCOM_ID);
	usart_enable_interrupt(WIFI_SERIAL_PORT, (US_IER_TIMEOUT | US_IER_RXRDY));
  403426:	4620      	mov	r0, r4
  403428:	f240 1101 	movw	r1, #257	; 0x101
  40342c:	4b11      	ldr	r3, [pc, #68]	; (403474 <wifi_serial_init+0xa4>)
  40342e:	4798      	blx	r3
	
	serial_recving = &serial_pk0;
  403430:	4a11      	ldr	r2, [pc, #68]	; (403478 <wifi_serial_init+0xa8>)
  403432:	4b12      	ldr	r3, [pc, #72]	; (40347c <wifi_serial_init+0xac>)
  403434:	601a      	str	r2, [r3, #0]
	serial_recved = &serial_pk1;
  403436:	4a12      	ldr	r2, [pc, #72]	; (403480 <wifi_serial_init+0xb0>)
  403438:	4b12      	ldr	r3, [pc, #72]	; (403484 <wifi_serial_init+0xb4>)
  40343a:	601a      	str	r2, [r3, #0]
	
	/* Enable the receiver and transmitter. */
	usart_start_rx_timeout(WIFI_SERIAL_PORT);
  40343c:	4620      	mov	r0, r4
  40343e:	4b12      	ldr	r3, [pc, #72]	; (403488 <wifi_serial_init+0xb8>)
  403440:	4798      	blx	r3
	usart_enable_tx(WIFI_SERIAL_PORT);
  403442:	4620      	mov	r0, r4
  403444:	4b11      	ldr	r3, [pc, #68]	; (40348c <wifi_serial_init+0xbc>)
  403446:	4798      	blx	r3
	usart_enable_rx(WIFI_SERIAL_PORT);
  403448:	4620      	mov	r0, r4
  40344a:	4b11      	ldr	r3, [pc, #68]	; (403490 <wifi_serial_init+0xc0>)
  40344c:	4798      	blx	r3

}
  40344e:	b007      	add	sp, #28
  403450:	bd30      	pop	{r4, r5, pc}
  403452:	bf00      	nop
  403454:	4000c000 	.word	0x4000c000
  403458:	00400f45 	.word	0x00400f45
  40345c:	004010b5 	.word	0x004010b5
  403460:	07270000 	.word	0x07270000
  403464:	004014e5 	.word	0x004014e5
  403468:	10624dd3 	.word	0x10624dd3
  40346c:	00401529 	.word	0x00401529
  403470:	e000e100 	.word	0xe000e100
  403474:	0040152d 	.word	0x0040152d
  403478:	2001bf20 	.word	0x2001bf20
  40347c:	2001c734 	.word	0x2001c734
  403480:	2001c324 	.word	0x2001c324
  403484:	2001c730 	.word	0x2001c730
  403488:	00401539 	.word	0x00401539
  40348c:	00401509 	.word	0x00401509
  403490:	00401519 	.word	0x00401519

00403494 <FLEXCOM0_Handler>:

void WIFI_SERIAL_PORT_HANDLER(void)
{
  403494:	b530      	push	{r4, r5, lr}
  403496:	b083      	sub	sp, #12
	uint32_t status;
	uint32_t symbol;
	Pdc *p_pdc = NULL;
	serial_in_pk_t *ptemp = NULL;
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  403498:	2300      	movs	r3, #0
  40349a:	9300      	str	r3, [sp, #0]

	status = usart_get_status(WIFI_SERIAL_PORT);
  40349c:	4827      	ldr	r0, [pc, #156]	; (40353c <FLEXCOM0_Handler+0xa8>)
  40349e:	4b28      	ldr	r3, [pc, #160]	; (403540 <FLEXCOM0_Handler+0xac>)
  4034a0:	4798      	blx	r3
	//printf("USART6_Handler\r\n");
	if(status & US_CSR_RXRDY) {
  4034a2:	f010 0f01 	tst.w	r0, #1
  4034a6:	d012      	beq.n	4034ce <FLEXCOM0_Handler+0x3a>
		if(usart_read(WIFI_SERIAL_PORT, &symbol) == 0) {
  4034a8:	4824      	ldr	r0, [pc, #144]	; (40353c <FLEXCOM0_Handler+0xa8>)
  4034aa:	a901      	add	r1, sp, #4
  4034ac:	4b25      	ldr	r3, [pc, #148]	; (403544 <FLEXCOM0_Handler+0xb0>)
  4034ae:	4798      	blx	r3
  4034b0:	2800      	cmp	r0, #0
  4034b2:	d140      	bne.n	403536 <FLEXCOM0_Handler+0xa2>
			if(recv_idx < MAXIMUM_DATA_LENGTH) {
  4034b4:	4b24      	ldr	r3, [pc, #144]	; (403548 <FLEXCOM0_Handler+0xb4>)
  4034b6:	681b      	ldr	r3, [r3, #0]
  4034b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  4034bc:	d23b      	bcs.n	403536 <FLEXCOM0_Handler+0xa2>
				serial_recving->buf[recv_idx] = (uint8_t)symbol;
  4034be:	4a23      	ldr	r2, [pc, #140]	; (40354c <FLEXCOM0_Handler+0xb8>)
  4034c0:	6812      	ldr	r2, [r2, #0]
  4034c2:	9901      	ldr	r1, [sp, #4]
  4034c4:	54d1      	strb	r1, [r2, r3]
				recv_idx++;
  4034c6:	3301      	adds	r3, #1
  4034c8:	4a1f      	ldr	r2, [pc, #124]	; (403548 <FLEXCOM0_Handler+0xb4>)
  4034ca:	6013      	str	r3, [r2, #0]
  4034cc:	e033      	b.n	403536 <FLEXCOM0_Handler+0xa2>
			}
		}
	}
	else if(status & US_CSR_TIMEOUT) {
  4034ce:	f410 7f80 	tst.w	r0, #256	; 0x100
  4034d2:	d01a      	beq.n	40350a <FLEXCOM0_Handler+0x76>
		IoT_xTimerStartFromISR(serial_tmr, &xHigherPriorityTaskWoken);
		if(xHigherPriorityTaskWoken != pdFALSE) {
			IoT_vPortYieldFromISR();
		}
		*/
		ptemp = serial_recving;
  4034d4:	4b1d      	ldr	r3, [pc, #116]	; (40354c <FLEXCOM0_Handler+0xb8>)
  4034d6:	681a      	ldr	r2, [r3, #0]
		serial_recving = serial_recved;
  4034d8:	4c1d      	ldr	r4, [pc, #116]	; (403550 <FLEXCOM0_Handler+0xbc>)
  4034da:	6821      	ldr	r1, [r4, #0]
  4034dc:	6019      	str	r1, [r3, #0]
		serial_recved = ptemp;
  4034de:	6022      	str	r2, [r4, #0]
		serial_recved->len = recv_idx;
  4034e0:	4b19      	ldr	r3, [pc, #100]	; (403548 <FLEXCOM0_Handler+0xb4>)
  4034e2:	6819      	ldr	r1, [r3, #0]
  4034e4:	f8c2 1400 	str.w	r1, [r2, #1024]	; 0x400

		recv_idx = 0;
  4034e8:	2500      	movs	r5, #0
  4034ea:	601d      	str	r5, [r3, #0]
		usart_start_rx_timeout(WIFI_SERIAL_PORT);
  4034ec:	4813      	ldr	r0, [pc, #76]	; (40353c <FLEXCOM0_Handler+0xa8>)
  4034ee:	4b19      	ldr	r3, [pc, #100]	; (403554 <FLEXCOM0_Handler+0xc0>)
  4034f0:	4798      	blx	r3
		//IoT_DEBUG(IoT_DBG_ON | IoT_DBG_INFO, ("Wifi receive data timeout............\r\n"));
		IoT_xQueueSendFromISR(serial_in_queue, &serial_recved, &xHigherPriorityTaskWoken);
  4034f2:	4b19      	ldr	r3, [pc, #100]	; (403558 <FLEXCOM0_Handler+0xc4>)
  4034f4:	6818      	ldr	r0, [r3, #0]
  4034f6:	4621      	mov	r1, r4
  4034f8:	466a      	mov	r2, sp
  4034fa:	462b      	mov	r3, r5
  4034fc:	4c17      	ldr	r4, [pc, #92]	; (40355c <FLEXCOM0_Handler+0xc8>)
  4034fe:	47a0      	blx	r4
		if(xHigherPriorityTaskWoken != pdFALSE) {
  403500:	9b00      	ldr	r3, [sp, #0]
  403502:	b1c3      	cbz	r3, 403536 <FLEXCOM0_Handler+0xa2>
			IoT_vPortYieldFromISR();
  403504:	4b16      	ldr	r3, [pc, #88]	; (403560 <FLEXCOM0_Handler+0xcc>)
  403506:	4798      	blx	r3
  403508:	e015      	b.n	403536 <FLEXCOM0_Handler+0xa2>
		}
	}
	else if(status & US_CSR_ENDTX) {
  40350a:	f010 0f10 	tst.w	r0, #16
  40350e:	d00c      	beq.n	40352a <FLEXCOM0_Handler+0x96>
		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  403510:	4c0a      	ldr	r4, [pc, #40]	; (40353c <FLEXCOM0_Handler+0xa8>)
  403512:	4620      	mov	r0, r4
  403514:	4b13      	ldr	r3, [pc, #76]	; (403564 <FLEXCOM0_Handler+0xd0>)
  403516:	4798      	blx	r3
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
  403518:	f44f 7100 	mov.w	r1, #512	; 0x200
  40351c:	4b12      	ldr	r3, [pc, #72]	; (403568 <FLEXCOM0_Handler+0xd4>)
  40351e:	4798      	blx	r3
		usart_disable_interrupt(WIFI_SERIAL_PORT, US_IDR_ENDTX);
  403520:	4620      	mov	r0, r4
  403522:	2110      	movs	r1, #16
  403524:	4b11      	ldr	r3, [pc, #68]	; (40356c <FLEXCOM0_Handler+0xd8>)
  403526:	4798      	blx	r3
  403528:	e005      	b.n	403536 <FLEXCOM0_Handler+0xa2>
	}
	else if(status &US_CSR_ENDRX){
  40352a:	f010 0f08 	tst.w	r0, #8
  40352e:	d002      	beq.n	403536 <FLEXCOM0_Handler+0xa2>
		printf("........endrx\r\n");
  403530:	480f      	ldr	r0, [pc, #60]	; (403570 <FLEXCOM0_Handler+0xdc>)
  403532:	4b10      	ldr	r3, [pc, #64]	; (403574 <FLEXCOM0_Handler+0xe0>)
  403534:	4798      	blx	r3
		/* Do nothing */
	}
}
  403536:	b003      	add	sp, #12
  403538:	bd30      	pop	{r4, r5, pc}
  40353a:	bf00      	nop
  40353c:	4000c200 	.word	0x4000c200
  403540:	00401535 	.word	0x00401535
  403544:	00401555 	.word	0x00401555
  403548:	2001b9c4 	.word	0x2001b9c4
  40354c:	2001c734 	.word	0x2001c734
  403550:	2001c730 	.word	0x2001c730
  403554:	00401539 	.word	0x00401539
  403558:	2001b9a0 	.word	0x2001b9a0
  40355c:	00401fb1 	.word	0x00401fb1
  403560:	004019d5 	.word	0x004019d5
  403564:	0040156d 	.word	0x0040156d
  403568:	004010dd 	.word	0x004010dd
  40356c:	00401531 	.word	0x00401531
  403570:	00408368 	.word	0x00408368
  403574:	004050a1 	.word	0x004050a1

00403578 <sum8>:

unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  403578:	b159      	cbz	r1, 403592 <sum8+0x1a>
  40357a:	1e43      	subs	r3, r0, #1
  40357c:	3901      	subs	r1, #1
  40357e:	fa50 f181 	uxtab	r1, r0, r1
  403582:	2000      	movs	r0, #0
	{
		checksum += A[i];
  403584:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  403588:	4410      	add	r0, r2
  40358a:	b2c0      	uxtb	r0, r0

unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  40358c:	428b      	cmp	r3, r1
  40358e:	d1f9      	bne.n	403584 <sum8+0xc>
  403590:	4770      	bx	lr
}

unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
  403592:	2000      	movs	r0, #0
	for(i = 0; i < n; i++)
	{
		checksum += A[i];
	}
	return(checksum);
}
  403594:	4770      	bx	lr
  403596:	bf00      	nop

00403598 <vConfigModeCallback>:
	}
	//sendback_temperature ();
}

static void vConfigModeCallback( xTimerHandle pxTimer )
{
  403598:	b530      	push	{r4, r5, lr}
  40359a:	b085      	sub	sp, #20
	
	static uint8_t pkt_buf[16];
	static uint16_t pkt_len;

	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  40359c:	4b7a      	ldr	r3, [pc, #488]	; (403788 <vConfigModeCallback+0x1f0>)
  40359e:	9303      	str	r3, [sp, #12]
	
	
	IoT_vPortEnterCritical();
  4035a0:	4b7a      	ldr	r3, [pc, #488]	; (40378c <vConfigModeCallback+0x1f4>)
  4035a2:	4798      	blx	r3
	count++;
  4035a4:	4a7a      	ldr	r2, [pc, #488]	; (403790 <vConfigModeCallback+0x1f8>)
  4035a6:	7813      	ldrb	r3, [r2, #0]
  4035a8:	3301      	adds	r3, #1
  4035aa:	7013      	strb	r3, [r2, #0]
	IoT_vPortExitCritical();
  4035ac:	4b79      	ldr	r3, [pc, #484]	; (403794 <vConfigModeCallback+0x1fc>)
  4035ae:	4798      	blx	r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4035b0:	4b79      	ldr	r3, [pc, #484]	; (403798 <vConfigModeCallback+0x200>)
  4035b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	
	if(!ioport_get_pin_level(BUTTON_0_PIN)){
  4035b4:	f013 0f01 	tst.w	r3, #1
  4035b8:	d150      	bne.n	40365c <vConfigModeCallback+0xc4>
		if(count >= 5){
  4035ba:	4b75      	ldr	r3, [pc, #468]	; (403790 <vConfigModeCallback+0x1f8>)
  4035bc:	781b      	ldrb	r3, [r3, #0]
  4035be:	2b04      	cmp	r3, #4
  4035c0:	d927      	bls.n	403612 <vConfigModeCallback+0x7a>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("enter config mode\r\n"));
  4035c2:	4b76      	ldr	r3, [pc, #472]	; (40379c <vConfigModeCallback+0x204>)
  4035c4:	6818      	ldr	r0, [r3, #0]
  4035c6:	b1d0      	cbz	r0, 4035fe <vConfigModeCallback+0x66>
  4035c8:	2100      	movs	r1, #0
  4035ca:	f04f 32ff 	mov.w	r2, #4294967295
  4035ce:	460b      	mov	r3, r1
  4035d0:	4c73      	ldr	r4, [pc, #460]	; (4037a0 <vConfigModeCallback+0x208>)
  4035d2:	47a0      	blx	r4
  4035d4:	4b73      	ldr	r3, [pc, #460]	; (4037a4 <vConfigModeCallback+0x20c>)
  4035d6:	4798      	blx	r3
  4035d8:	4604      	mov	r4, r0
  4035da:	2000      	movs	r0, #0
  4035dc:	4b72      	ldr	r3, [pc, #456]	; (4037a8 <vConfigModeCallback+0x210>)
  4035de:	4798      	blx	r3
  4035e0:	4602      	mov	r2, r0
  4035e2:	4872      	ldr	r0, [pc, #456]	; (4037ac <vConfigModeCallback+0x214>)
  4035e4:	4621      	mov	r1, r4
  4035e6:	4c72      	ldr	r4, [pc, #456]	; (4037b0 <vConfigModeCallback+0x218>)
  4035e8:	47a0      	blx	r4
  4035ea:	4872      	ldr	r0, [pc, #456]	; (4037b4 <vConfigModeCallback+0x21c>)
  4035ec:	47a0      	blx	r4
  4035ee:	4b6b      	ldr	r3, [pc, #428]	; (40379c <vConfigModeCallback+0x204>)
  4035f0:	6818      	ldr	r0, [r3, #0]
  4035f2:	2100      	movs	r1, #0
  4035f4:	460a      	mov	r2, r1
  4035f6:	460b      	mov	r3, r1
  4035f8:	4c6f      	ldr	r4, [pc, #444]	; (4037b8 <vConfigModeCallback+0x220>)
  4035fa:	47a0      	blx	r4
  4035fc:	e002      	b.n	403604 <vConfigModeCallback+0x6c>
  4035fe:	486d      	ldr	r0, [pc, #436]	; (4037b4 <vConfigModeCallback+0x21c>)
  403600:	4b6b      	ldr	r3, [pc, #428]	; (4037b0 <vConfigModeCallback+0x218>)
  403602:	4798      	blx	r3
			button_mode = ENTER_CONFIG_MODE;
  403604:	2200      	movs	r2, #0
  403606:	4b6d      	ldr	r3, [pc, #436]	; (4037bc <vConfigModeCallback+0x224>)
  403608:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_ON;
  40360a:	2203      	movs	r2, #3
  40360c:	4b6c      	ldr	r3, [pc, #432]	; (4037c0 <vConfigModeCallback+0x228>)
  40360e:	701a      	strb	r2, [r3, #0]
  403610:	e0b7      	b.n	403782 <vConfigModeCallback+0x1ea>
		}
		else {
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("enter test command mode\r\n"));
  403612:	4b62      	ldr	r3, [pc, #392]	; (40379c <vConfigModeCallback+0x204>)
  403614:	6818      	ldr	r0, [r3, #0]
  403616:	b1d0      	cbz	r0, 40364e <vConfigModeCallback+0xb6>
  403618:	2100      	movs	r1, #0
  40361a:	f04f 32ff 	mov.w	r2, #4294967295
  40361e:	460b      	mov	r3, r1
  403620:	4c5f      	ldr	r4, [pc, #380]	; (4037a0 <vConfigModeCallback+0x208>)
  403622:	47a0      	blx	r4
  403624:	4b5f      	ldr	r3, [pc, #380]	; (4037a4 <vConfigModeCallback+0x20c>)
  403626:	4798      	blx	r3
  403628:	4604      	mov	r4, r0
  40362a:	2000      	movs	r0, #0
  40362c:	4b5e      	ldr	r3, [pc, #376]	; (4037a8 <vConfigModeCallback+0x210>)
  40362e:	4798      	blx	r3
  403630:	4602      	mov	r2, r0
  403632:	485e      	ldr	r0, [pc, #376]	; (4037ac <vConfigModeCallback+0x214>)
  403634:	4621      	mov	r1, r4
  403636:	4c5e      	ldr	r4, [pc, #376]	; (4037b0 <vConfigModeCallback+0x218>)
  403638:	47a0      	blx	r4
  40363a:	4862      	ldr	r0, [pc, #392]	; (4037c4 <vConfigModeCallback+0x22c>)
  40363c:	47a0      	blx	r4
  40363e:	4b57      	ldr	r3, [pc, #348]	; (40379c <vConfigModeCallback+0x204>)
  403640:	6818      	ldr	r0, [r3, #0]
  403642:	2100      	movs	r1, #0
  403644:	460a      	mov	r2, r1
  403646:	460b      	mov	r3, r1
  403648:	4c5b      	ldr	r4, [pc, #364]	; (4037b8 <vConfigModeCallback+0x220>)
  40364a:	47a0      	blx	r4
  40364c:	e002      	b.n	403654 <vConfigModeCallback+0xbc>
  40364e:	485d      	ldr	r0, [pc, #372]	; (4037c4 <vConfigModeCallback+0x22c>)
  403650:	4b57      	ldr	r3, [pc, #348]	; (4037b0 <vConfigModeCallback+0x218>)
  403652:	4798      	blx	r3
			button_mode = ENTER_GENERAL_MODE;
  403654:	2201      	movs	r2, #1
  403656:	4b59      	ldr	r3, [pc, #356]	; (4037bc <vConfigModeCallback+0x224>)
  403658:	701a      	strb	r2, [r3, #0]
  40365a:	e092      	b.n	403782 <vConfigModeCallback+0x1ea>
		}
	}
	else{
		//button released, exit FN mode
		if(button_mode == ENTER_CONFIG_MODE){
  40365c:	4b57      	ldr	r3, [pc, #348]	; (4037bc <vConfigModeCallback+0x224>)
  40365e:	781b      	ldrb	r3, [r3, #0]
  403660:	2b00      	cmp	r3, #0
  403662:	d140      	bne.n	4036e6 <vConfigModeCallback+0x14e>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform config mode\r\n"));
  403664:	4b4d      	ldr	r3, [pc, #308]	; (40379c <vConfigModeCallback+0x204>)
  403666:	6818      	ldr	r0, [r3, #0]
  403668:	b1d0      	cbz	r0, 4036a0 <vConfigModeCallback+0x108>
  40366a:	2100      	movs	r1, #0
  40366c:	f04f 32ff 	mov.w	r2, #4294967295
  403670:	460b      	mov	r3, r1
  403672:	4c4b      	ldr	r4, [pc, #300]	; (4037a0 <vConfigModeCallback+0x208>)
  403674:	47a0      	blx	r4
  403676:	4b4b      	ldr	r3, [pc, #300]	; (4037a4 <vConfigModeCallback+0x20c>)
  403678:	4798      	blx	r3
  40367a:	4604      	mov	r4, r0
  40367c:	2000      	movs	r0, #0
  40367e:	4b4a      	ldr	r3, [pc, #296]	; (4037a8 <vConfigModeCallback+0x210>)
  403680:	4798      	blx	r3
  403682:	4602      	mov	r2, r0
  403684:	4849      	ldr	r0, [pc, #292]	; (4037ac <vConfigModeCallback+0x214>)
  403686:	4621      	mov	r1, r4
  403688:	4c49      	ldr	r4, [pc, #292]	; (4037b0 <vConfigModeCallback+0x218>)
  40368a:	47a0      	blx	r4
  40368c:	484e      	ldr	r0, [pc, #312]	; (4037c8 <vConfigModeCallback+0x230>)
  40368e:	47a0      	blx	r4
  403690:	4b42      	ldr	r3, [pc, #264]	; (40379c <vConfigModeCallback+0x204>)
  403692:	6818      	ldr	r0, [r3, #0]
  403694:	2100      	movs	r1, #0
  403696:	460a      	mov	r2, r1
  403698:	460b      	mov	r3, r1
  40369a:	4c47      	ldr	r4, [pc, #284]	; (4037b8 <vConfigModeCallback+0x220>)
  40369c:	47a0      	blx	r4
  40369e:	e002      	b.n	4036a6 <vConfigModeCallback+0x10e>
  4036a0:	4849      	ldr	r0, [pc, #292]	; (4037c8 <vConfigModeCallback+0x230>)
  4036a2:	4b43      	ldr	r3, [pc, #268]	; (4037b0 <vConfigModeCallback+0x218>)
  4036a4:	4798      	blx	r3
			led_blinking_mode = LED_MODE_CONNECT;
  4036a6:	2301      	movs	r3, #1
  4036a8:	4a45      	ldr	r2, [pc, #276]	; (4037c0 <vConfigModeCallback+0x228>)
  4036aa:	7013      	strb	r3, [r2, #0]

static uint16_t form_serial_packet(uint8_t cmdid, uint8_t *data, uint8_t datalen, uint8_t *buf)
{
	uint8_t *p = buf;

	*p++ = SERIAL_SOF;
  4036ac:	4c47      	ldr	r4, [pc, #284]	; (4037cc <vConfigModeCallback+0x234>)
  4036ae:	227e      	movs	r2, #126	; 0x7e
  4036b0:	7022      	strb	r2, [r4, #0]
	*p++ = ENCRYPT_MODE;
  4036b2:	2500      	movs	r5, #0
  4036b4:	7065      	strb	r5, [r4, #1]
	*p++ = datalen + 1;
  4036b6:	70a3      	strb	r3, [r4, #2]
	*p++ = cmdid;
  4036b8:	2302      	movs	r3, #2
  4036ba:	70e3      	strb	r3, [r4, #3]
	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
		p = p + datalen;
	}
	*p = sum8(buf, (p - buf));
  4036bc:	4620      	mov	r0, r4
  4036be:	2104      	movs	r1, #4
  4036c0:	4b43      	ldr	r3, [pc, #268]	; (4037d0 <vConfigModeCallback+0x238>)
  4036c2:	4798      	blx	r3
  4036c4:	7120      	strb	r0, [r4, #4]
	else{
		//button released, exit FN mode
		if(button_mode == ENTER_CONFIG_MODE){
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform config mode\r\n"));
			led_blinking_mode = LED_MODE_CONNECT;
			pkt_len = form_serial_packet(CUSTOMIZE_CMD_FACTORY_RESET, NULL, 0, pkt_buf);
  4036c6:	2305      	movs	r3, #5
  4036c8:	4a42      	ldr	r2, [pc, #264]	; (4037d4 <vConfigModeCallback+0x23c>)
  4036ca:	8013      	strh	r3, [r2, #0]
			out_data->buf = pkt_buf;
  4036cc:	9a03      	ldr	r2, [sp, #12]
  4036ce:	6014      	str	r4, [r2, #0]
			out_data->len = pkt_len;
  4036d0:	a904      	add	r1, sp, #16
  4036d2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4036d6:	6053      	str	r3, [r2, #4]
			IoT_xQueueSend(serial_out_queue, &out_data, 0);
  4036d8:	4b3f      	ldr	r3, [pc, #252]	; (4037d8 <vConfigModeCallback+0x240>)
  4036da:	6818      	ldr	r0, [r3, #0]
  4036dc:	462a      	mov	r2, r5
  4036de:	462b      	mov	r3, r5
  4036e0:	4c35      	ldr	r4, [pc, #212]	; (4037b8 <vConfigModeCallback+0x220>)
  4036e2:	47a0      	blx	r4
  4036e4:	e038      	b.n	403758 <vConfigModeCallback+0x1c0>
		}
		else if (button_mode == ENTER_GENERAL_MODE){
  4036e6:	2b01      	cmp	r3, #1
  4036e8:	d136      	bne.n	403758 <vConfigModeCallback+0x1c0>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform test command mode\r\n"));
  4036ea:	4b2c      	ldr	r3, [pc, #176]	; (40379c <vConfigModeCallback+0x204>)
  4036ec:	6818      	ldr	r0, [r3, #0]
  4036ee:	b1d0      	cbz	r0, 403726 <vConfigModeCallback+0x18e>
  4036f0:	2100      	movs	r1, #0
  4036f2:	f04f 32ff 	mov.w	r2, #4294967295
  4036f6:	460b      	mov	r3, r1
  4036f8:	4c29      	ldr	r4, [pc, #164]	; (4037a0 <vConfigModeCallback+0x208>)
  4036fa:	47a0      	blx	r4
  4036fc:	4b29      	ldr	r3, [pc, #164]	; (4037a4 <vConfigModeCallback+0x20c>)
  4036fe:	4798      	blx	r3
  403700:	4604      	mov	r4, r0
  403702:	2000      	movs	r0, #0
  403704:	4b28      	ldr	r3, [pc, #160]	; (4037a8 <vConfigModeCallback+0x210>)
  403706:	4798      	blx	r3
  403708:	4602      	mov	r2, r0
  40370a:	4828      	ldr	r0, [pc, #160]	; (4037ac <vConfigModeCallback+0x214>)
  40370c:	4621      	mov	r1, r4
  40370e:	4c28      	ldr	r4, [pc, #160]	; (4037b0 <vConfigModeCallback+0x218>)
  403710:	47a0      	blx	r4
  403712:	4832      	ldr	r0, [pc, #200]	; (4037dc <vConfigModeCallback+0x244>)
  403714:	47a0      	blx	r4
  403716:	4b21      	ldr	r3, [pc, #132]	; (40379c <vConfigModeCallback+0x204>)
  403718:	6818      	ldr	r0, [r3, #0]
  40371a:	2100      	movs	r1, #0
  40371c:	460a      	mov	r2, r1
  40371e:	460b      	mov	r3, r1
  403720:	4c25      	ldr	r4, [pc, #148]	; (4037b8 <vConfigModeCallback+0x220>)
  403722:	47a0      	blx	r4
  403724:	e02a      	b.n	40377c <vConfigModeCallback+0x1e4>
  403726:	482d      	ldr	r0, [pc, #180]	; (4037dc <vConfigModeCallback+0x244>)
  403728:	4b21      	ldr	r3, [pc, #132]	; (4037b0 <vConfigModeCallback+0x218>)
  40372a:	4798      	blx	r3
  40372c:	e026      	b.n	40377c <vConfigModeCallback+0x1e4>
static void sendback_temperature ()
{
	static uint8_t resp_buf[1024];
	//memset(resp_buf, 0xff, 256);
	for(int i = 0; i<1024; i++)
		resp_buf[i] = i;
  40372e:	f802 3f01 	strb.w	r3, [r2, #1]!
extern xSemaphoreHandle startTsensorProcessing;
static void sendback_temperature ()
{
	static uint8_t resp_buf[1024];
	//memset(resp_buf, 0xff, 256);
	for(int i = 0; i<1024; i++)
  403732:	3301      	adds	r3, #1
  403734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  403738:	d1f9      	bne.n	40372e <vConfigModeCallback+0x196>
	*p++ = CUSTOMIZE_CMD_DEV_CTRL_GET_TEMP_RSP;
	//*p++ = temperature;
	*p = sum8(&resp_buf[0], p - &resp_buf[0]);
	p++;*/
	
	resp_out_data->buf = resp_buf;
  40373a:	4929      	ldr	r1, [pc, #164]	; (4037e0 <vConfigModeCallback+0x248>)
  40373c:	680b      	ldr	r3, [r1, #0]
  40373e:	4a29      	ldr	r2, [pc, #164]	; (4037e4 <vConfigModeCallback+0x24c>)
  403740:	601a      	str	r2, [r3, #0]
	resp_out_data->len = 400;
  403742:	680b      	ldr	r3, [r1, #0]
  403744:	f44f 72c8 	mov.w	r2, #400	; 0x190
  403748:	605a      	str	r2, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
  40374a:	4b23      	ldr	r3, [pc, #140]	; (4037d8 <vConfigModeCallback+0x240>)
  40374c:	6818      	ldr	r0, [r3, #0]
  40374e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403752:	2300      	movs	r3, #0
  403754:	4c18      	ldr	r4, [pc, #96]	; (4037b8 <vConfigModeCallback+0x220>)
  403756:	47a0      	blx	r4
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform test command mode\r\n"));
			//startTemperature();	
			//CameraPictureSnapshotReq(0xff);
			sendback_temperature ();		
		}
		IoT_vPortEnterCritical();
  403758:	4b0c      	ldr	r3, [pc, #48]	; (40378c <vConfigModeCallback+0x1f4>)
  40375a:	4798      	blx	r3
		count = 0;
  40375c:	2400      	movs	r4, #0
  40375e:	4b0c      	ldr	r3, [pc, #48]	; (403790 <vConfigModeCallback+0x1f8>)
  403760:	701c      	strb	r4, [r3, #0]
		IoT_vPortExitCritical();
  403762:	4b0c      	ldr	r3, [pc, #48]	; (403794 <vConfigModeCallback+0x1fc>)
  403764:	4798      	blx	r3
		button_mode = ENTER_GENERAL_MODE;
  403766:	2101      	movs	r1, #1
  403768:	4b14      	ldr	r3, [pc, #80]	; (4037bc <vConfigModeCallback+0x224>)
  40376a:	7019      	strb	r1, [r3, #0]
		xTimerStop(xConfigTimer, 0);
  40376c:	4b1e      	ldr	r3, [pc, #120]	; (4037e8 <vConfigModeCallback+0x250>)
  40376e:	6818      	ldr	r0, [r3, #0]
  403770:	9400      	str	r4, [sp, #0]
  403772:	4622      	mov	r2, r4
  403774:	4623      	mov	r3, r4
  403776:	4c1d      	ldr	r4, [pc, #116]	; (4037ec <vConfigModeCallback+0x254>)
  403778:	47a0      	blx	r4
  40377a:	e002      	b.n	403782 <vConfigModeCallback+0x1ea>
  40377c:	4a1c      	ldr	r2, [pc, #112]	; (4037f0 <vConfigModeCallback+0x258>)
	}
	//sendback_temperature ();
}

static void vConfigModeCallback( xTimerHandle pxTimer )
{
  40377e:	2300      	movs	r3, #0
  403780:	e7d5      	b.n	40372e <vConfigModeCallback+0x196>
		count = 0;
		IoT_vPortExitCritical();
		button_mode = ENTER_GENERAL_MODE;
		xTimerStop(xConfigTimer, 0);
	}
}
  403782:	b005      	add	sp, #20
  403784:	bd30      	pop	{r4, r5, pc}
  403786:	bf00      	nop
  403788:	2001baec 	.word	0x2001baec
  40378c:	004019f5 	.word	0x004019f5
  403790:	2001c72c 	.word	0x2001c72c
  403794:	00401a15 	.word	0x00401a15
  403798:	400e1000 	.word	0x400e1000
  40379c:	2001c748 	.word	0x2001c748
  4037a0:	0040204d 	.word	0x0040204d
  4037a4:	004024e5 	.word	0x004024e5
  4037a8:	00402525 	.word	0x00402525
  4037ac:	00408378 	.word	0x00408378
  4037b0:	004050a1 	.word	0x004050a1
  4037b4:	00408384 	.word	0x00408384
  4037b8:	00401e81 	.word	0x00401e81
  4037bc:	20000028 	.word	0x20000028
  4037c0:	20000029 	.word	0x20000029
  4037c4:	00408398 	.word	0x00408398
  4037c8:	004083b4 	.word	0x004083b4
  4037cc:	2001b9a8 	.word	0x2001b9a8
  4037d0:	00403579 	.word	0x00403579
  4037d4:	2001bf1c 	.word	0x2001bf1c
  4037d8:	2001c738 	.word	0x2001c738
  4037dc:	004083cc 	.word	0x004083cc
  4037e0:	2000002c 	.word	0x2000002c
  4037e4:	2001bb0c 	.word	0x2001bb0c
  4037e8:	2001bae8 	.word	0x2001bae8
  4037ec:	00402dbd 	.word	0x00402dbd
  4037f0:	2001bb0b 	.word	0x2001bb0b

004037f4 <signal_to_wifi>:
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
	//nm_uart_send(UART1, &buf[0], p - &buf[0]);
}

void signal_to_wifi(uint8_t *data, uint8_t index)
{
  4037f4:	b538      	push	{r3, r4, r5, lr}
	static uint8_t resp_buf[256];
	uint8_t *p = &resp_buf[0];
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  4037f6:	4b16      	ldr	r3, [pc, #88]	; (403850 <signal_to_wifi+0x5c>)
  4037f8:	227e      	movs	r2, #126	; 0x7e
  4037fa:	701a      	strb	r2, [r3, #0]
	*p++ = ENCRYPT_MODE;
  4037fc:	2200      	movs	r2, #0
  4037fe:	705a      	strb	r2, [r3, #1]
	*p++ = 124;// + 1 + index
  403800:	227c      	movs	r2, #124	; 0x7c
  403802:	709a      	strb	r2, [r3, #2]
	*p++ = 0x8a;
  403804:	228a      	movs	r2, #138	; 0x8a
  403806:	70da      	strb	r2, [r3, #3]
	*p++ = index;
  403808:	7119      	strb	r1, [r3, #4]
	if((data != NULL)) {
  40380a:	b148      	cbz	r0, 403820 <signal_to_wifi+0x2c>
  40380c:	4603      	mov	r3, r0
		memcpy(p, data + index*122, 122);
  40380e:	4c10      	ldr	r4, [pc, #64]	; (403850 <signal_to_wifi+0x5c>)
  403810:	227a      	movs	r2, #122	; 0x7a
  403812:	1d60      	adds	r0, r4, #5
  403814:	fb02 3101 	mla	r1, r2, r1, r3
  403818:	4b0e      	ldr	r3, [pc, #56]	; (403854 <signal_to_wifi+0x60>)
  40381a:	4798      	blx	r3
		p = p + 122;
  40381c:	347f      	adds	r4, #127	; 0x7f
  40381e:	e000      	b.n	403822 <signal_to_wifi+0x2e>

	*p++ = SERIAL_SOF;
	*p++ = ENCRYPT_MODE;
	*p++ = 124;// + 1 + index
	*p++ = 0x8a;
	*p++ = index;
  403820:	4c0d      	ldr	r4, [pc, #52]	; (403858 <signal_to_wifi+0x64>)
	if((data != NULL)) {
		memcpy(p, data + index*122, 122);
		p = p + 122;
	}
	*p = sum8(&resp_buf[0], p - resp_buf);
  403822:	4d0b      	ldr	r5, [pc, #44]	; (403850 <signal_to_wifi+0x5c>)
  403824:	1b61      	subs	r1, r4, r5
  403826:	4628      	mov	r0, r5
  403828:	b2c9      	uxtb	r1, r1
  40382a:	4b0c      	ldr	r3, [pc, #48]	; (40385c <signal_to_wifi+0x68>)
  40382c:	4798      	blx	r3
  40382e:	4623      	mov	r3, r4
  403830:	f803 0b01 	strb.w	r0, [r3], #1
	p++;
	resp_out_data->buf = resp_buf;
  403834:	490a      	ldr	r1, [pc, #40]	; (403860 <signal_to_wifi+0x6c>)
  403836:	680a      	ldr	r2, [r1, #0]
  403838:	6015      	str	r5, [r2, #0]
	resp_out_data->len = p - resp_buf;
  40383a:	680a      	ldr	r2, [r1, #0]
  40383c:	1b5b      	subs	r3, r3, r5
  40383e:	6053      	str	r3, [r2, #4]
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
  403840:	4b08      	ldr	r3, [pc, #32]	; (403864 <signal_to_wifi+0x70>)
  403842:	6818      	ldr	r0, [r3, #0]
  403844:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403848:	2300      	movs	r3, #0
  40384a:	4c07      	ldr	r4, [pc, #28]	; (403868 <signal_to_wifi+0x74>)
  40384c:	47a0      	blx	r4
  40384e:	bd38      	pop	{r3, r4, r5, pc}
  403850:	2001b9dc 	.word	0x2001b9dc
  403854:	00405661 	.word	0x00405661
  403858:	2001b9e1 	.word	0x2001b9e1
  40385c:	00403579 	.word	0x00403579
  403860:	20000024 	.word	0x20000024
  403864:	2001c738 	.word	0x2001c738
  403868:	00401e81 	.word	0x00401e81

0040386c <config_wifi_fw_otau_url>:
	out_data->len = pkt_len;
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
}

void config_wifi_fw_otau_url(void)
{
  40386c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40386e:	b083      	sub	sp, #12
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  403870:	4b18      	ldr	r3, [pc, #96]	; (4038d4 <config_wifi_fw_otau_url+0x68>)
  403872:	9301      	str	r3, [sp, #4]

static uint16_t form_serial_packet(uint8_t cmdid, uint8_t *data, uint8_t datalen, uint8_t *buf)
{
	uint8_t *p = buf;

	*p++ = SERIAL_SOF;
  403874:	4c18      	ldr	r4, [pc, #96]	; (4038d8 <config_wifi_fw_otau_url+0x6c>)
  403876:	237e      	movs	r3, #126	; 0x7e
  403878:	7023      	strb	r3, [r4, #0]
	*p++ = ENCRYPT_MODE;
  40387a:	2300      	movs	r3, #0
  40387c:	7063      	strb	r3, [r4, #1]
	*p++ = datalen + 1;
  40387e:	233d      	movs	r3, #61	; 0x3d
  403880:	70a3      	strb	r3, [r4, #2]
	*p++ = cmdid;
  403882:	232a      	movs	r3, #42	; 0x2a
  403884:	70e3      	strb	r3, [r4, #3]
	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
  403886:	4d15      	ldr	r5, [pc, #84]	; (4038dc <config_wifi_fw_otau_url+0x70>)
  403888:	3404      	adds	r4, #4
  40388a:	f105 0730 	add.w	r7, r5, #48	; 0x30
  40388e:	462e      	mov	r6, r5
  403890:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403892:	6020      	str	r0, [r4, #0]
  403894:	6061      	str	r1, [r4, #4]
  403896:	60a2      	str	r2, [r4, #8]
  403898:	60e3      	str	r3, [r4, #12]
  40389a:	4635      	mov	r5, r6
  40389c:	3410      	adds	r4, #16
  40389e:	42be      	cmp	r6, r7
  4038a0:	d1f5      	bne.n	40388e <config_wifi_fw_otau_url+0x22>
  4038a2:	cd07      	ldmia	r5!, {r0, r1, r2}
  4038a4:	6020      	str	r0, [r4, #0]
  4038a6:	6061      	str	r1, [r4, #4]
  4038a8:	60a2      	str	r2, [r4, #8]
		p = p + datalen;
	}
	*p = sum8(buf, (p - buf));
  4038aa:	4c0b      	ldr	r4, [pc, #44]	; (4038d8 <config_wifi_fw_otau_url+0x6c>)
  4038ac:	4620      	mov	r0, r4
  4038ae:	2140      	movs	r1, #64	; 0x40
  4038b0:	4b0b      	ldr	r3, [pc, #44]	; (4038e0 <config_wifi_fw_otau_url+0x74>)
  4038b2:	4798      	blx	r3
  4038b4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
	uint16_t pkt_len;
	
	pkt_len = form_serial_packet(CMD_REQ_SET_WIFI_FW_OTAU_URL, APP_OTA_URL, strlen(APP_OTA_URL), url_buf);
	out_data->buf = url_buf;
  4038b8:	4b06      	ldr	r3, [pc, #24]	; (4038d4 <config_wifi_fw_otau_url+0x68>)
  4038ba:	601c      	str	r4, [r3, #0]
	out_data->len = pkt_len;
  4038bc:	2241      	movs	r2, #65	; 0x41
  4038be:	605a      	str	r2, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
  4038c0:	4b08      	ldr	r3, [pc, #32]	; (4038e4 <config_wifi_fw_otau_url+0x78>)
  4038c2:	6818      	ldr	r0, [r3, #0]
  4038c4:	a901      	add	r1, sp, #4
  4038c6:	f04f 32ff 	mov.w	r2, #4294967295
  4038ca:	2300      	movs	r3, #0
  4038cc:	4c06      	ldr	r4, [pc, #24]	; (4038e8 <config_wifi_fw_otau_url+0x7c>)
  4038ce:	47a0      	blx	r4
}
  4038d0:	b003      	add	sp, #12
  4038d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038d4:	2001b9d0 	.word	0x2001b9d0
  4038d8:	2001d8e0 	.word	0x2001d8e0
  4038dc:	004083e8 	.word	0x004083e8
  4038e0:	00403579 	.word	0x00403579
  4038e4:	2001c738 	.word	0x2001c738
  4038e8:	00401e81 	.word	0x00401e81

004038ec <parse_serial_packet>:

	}
}

void parse_serial_packet(uint8_t *buf, uint8_t buflen)
{
  4038ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038f0:	b087      	sub	sp, #28
  4038f2:	4604      	mov	r4, r0
  4038f4:	460d      	mov	r5, r1
	delay_ms(100);
}

static int byte2hexstrstr(const uint8_t *pBytes, uint32_t srcLen, uint8_t *pDstStr, uint32_t dstLen)
{
	const char tab[] = "0123456789abcdef";
  4038f6:	af01      	add	r7, sp, #4
  4038f8:	f8df e200 	ldr.w	lr, [pc, #512]	; 403afc <parse_serial_packet+0x210>
  4038fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  403900:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  403902:	f8de 3000 	ldr.w	r3, [lr]
  403906:	703b      	strb	r3, [r7, #0]
	uint32_t i = 0;

	memset(pDstStr, 0, dstLen);
  403908:	486a      	ldr	r0, [pc, #424]	; (403ab4 <parse_serial_packet+0x1c8>)
  40390a:	2100      	movs	r1, #0
  40390c:	f44f 7280 	mov.w	r2, #256	; 0x100
  403910:	4b69      	ldr	r3, [pc, #420]	; (403ab8 <parse_serial_packet+0x1cc>)
  403912:	4798      	blx	r3

	if (dstLen < srcLen * 2)
  403914:	2d80      	cmp	r5, #128	; 0x80
  403916:	d802      	bhi.n	40391e <parse_serial_packet+0x32>
  403918:	462e      	mov	r6, r5
	srcLen = (dstLen - 1) / 2;

	for (i = 0; i < srcLen; i++)
  40391a:	b90d      	cbnz	r5, 403920 <parse_serial_packet+0x34>
  40391c:	e01d      	b.n	40395a <parse_serial_packet+0x6e>
	uint32_t i = 0;

	memset(pDstStr, 0, dstLen);

	if (dstLen < srcLen * 2)
	srcLen = (dstLen - 1) / 2;
  40391e:	267f      	movs	r6, #127	; 0x7f
  403920:	4a66      	ldr	r2, [pc, #408]	; (403abc <parse_serial_packet+0x1d0>)
  403922:	4627      	mov	r7, r4
  403924:	4621      	mov	r1, r4
  403926:	468e      	mov	lr, r1
  403928:	4610      	mov	r0, r2

	for (i = 0; i < srcLen; i++)
	{
		*pDstStr++ = tab[*pBytes >> 4];
  40392a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40392e:	f10d 0c18 	add.w	ip, sp, #24
  403932:	eb0c 1313 	add.w	r3, ip, r3, lsr #4
  403936:	f813 3c14 	ldrb.w	r3, [r3, #-20]
  40393a:	f802 3c02 	strb.w	r3, [r2, #-2]
		*pDstStr++ = tab[*pBytes & 0x0f];
  40393e:	f89e 3000 	ldrb.w	r3, [lr]
  403942:	f003 030f 	and.w	r3, r3, #15
  403946:	4463      	add	r3, ip
  403948:	f813 3c14 	ldrb.w	r3, [r3, #-20]
  40394c:	f802 3c01 	strb.w	r3, [r2, #-1]
  403950:	3202      	adds	r2, #2
  403952:	1bcb      	subs	r3, r1, r7
	memset(pDstStr, 0, dstLen);

	if (dstLen < srcLen * 2)
	srcLen = (dstLen - 1) / 2;

	for (i = 0; i < srcLen; i++)
  403954:	429e      	cmp	r6, r3
  403956:	d8e6      	bhi.n	403926 <parse_serial_packet+0x3a>
  403958:	e000      	b.n	40395c <parse_serial_packet+0x70>
  40395a:	4856      	ldr	r0, [pc, #344]	; (403ab4 <parse_serial_packet+0x1c8>)
	{
		*pDstStr++ = tab[*pBytes >> 4];
		*pDstStr++ = tab[*pBytes & 0x0f];
		pBytes++;
	}
	*pDstStr++ = 0;
  40395c:	2300      	movs	r3, #0
  40395e:	7003      	strb	r3, [r0, #0]
	uint8_t *data = NULL;
	uint8_t resp = CMD_SUCCESS;
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
  403960:	4b57      	ldr	r3, [pc, #348]	; (403ac0 <parse_serial_packet+0x1d4>)
  403962:	6818      	ldr	r0, [r3, #0]
  403964:	b328      	cbz	r0, 4039b2 <parse_serial_packet+0xc6>
  403966:	2100      	movs	r1, #0
  403968:	f04f 32ff 	mov.w	r2, #4294967295
  40396c:	460b      	mov	r3, r1
  40396e:	4e55      	ldr	r6, [pc, #340]	; (403ac4 <parse_serial_packet+0x1d8>)
  403970:	47b0      	blx	r6
  403972:	4b55      	ldr	r3, [pc, #340]	; (403ac8 <parse_serial_packet+0x1dc>)
  403974:	4798      	blx	r3
  403976:	4606      	mov	r6, r0
  403978:	2000      	movs	r0, #0
  40397a:	4b54      	ldr	r3, [pc, #336]	; (403acc <parse_serial_packet+0x1e0>)
  40397c:	4798      	blx	r3
  40397e:	4602      	mov	r2, r0
  403980:	4853      	ldr	r0, [pc, #332]	; (403ad0 <parse_serial_packet+0x1e4>)
  403982:	4631      	mov	r1, r6
  403984:	4e53      	ldr	r6, [pc, #332]	; (403ad4 <parse_serial_packet+0x1e8>)
  403986:	47b0      	blx	r6
  403988:	4853      	ldr	r0, [pc, #332]	; (403ad8 <parse_serial_packet+0x1ec>)
  40398a:	4629      	mov	r1, r5
  40398c:	4a49      	ldr	r2, [pc, #292]	; (403ab4 <parse_serial_packet+0x1c8>)
  40398e:	47b0      	blx	r6
  403990:	4b4b      	ldr	r3, [pc, #300]	; (403ac0 <parse_serial_packet+0x1d4>)
  403992:	6818      	ldr	r0, [r3, #0]
  403994:	2100      	movs	r1, #0
  403996:	460a      	mov	r2, r1
  403998:	460b      	mov	r3, r1
  40399a:	4e50      	ldr	r6, [pc, #320]	; (403adc <parse_serial_packet+0x1f0>)
  40399c:	47b0      	blx	r6
	
	while(buflen > 3) {
  40399e:	2d03      	cmp	r5, #3
  4039a0:	f240 8756 	bls.w	404850 <parse_serial_packet+0xf64>
		if(*p != SERIAL_SOF) {
  4039a4:	7821      	ldrb	r1, [r4, #0]
  4039a6:	297e      	cmp	r1, #126	; 0x7e
  4039a8:	d10c      	bne.n	4039c4 <parse_serial_packet+0xd8>
			return;
		}
	
		len = *(p + 1 + 1) + 3;

		crc = sum8(p, len);
  4039aa:	4e4d      	ldr	r6, [pc, #308]	; (403ae0 <parse_serial_packet+0x1f4>)
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4039ac:	f8df a150 	ldr.w	sl, [pc, #336]	; 403b00 <parse_serial_packet+0x214>
  4039b0:	e04c      	b.n	403a4c <parse_serial_packet+0x160>
	uint8_t *data = NULL;
	uint8_t resp = CMD_SUCCESS;
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
  4039b2:	4849      	ldr	r0, [pc, #292]	; (403ad8 <parse_serial_packet+0x1ec>)
  4039b4:	4629      	mov	r1, r5
  4039b6:	4a3f      	ldr	r2, [pc, #252]	; (403ab4 <parse_serial_packet+0x1c8>)
  4039b8:	4b46      	ldr	r3, [pc, #280]	; (403ad4 <parse_serial_packet+0x1e8>)
  4039ba:	4798      	blx	r3
  4039bc:	e7ef      	b.n	40399e <parse_serial_packet+0xb2>
	
	while(buflen > 3) {
		if(*p != SERIAL_SOF) {
  4039be:	7821      	ldrb	r1, [r4, #0]
  4039c0:	297e      	cmp	r1, #126	; 0x7e
  4039c2:	d043      	beq.n	403a4c <parse_serial_packet+0x160>
			if (uart_ready == 0)
  4039c4:	4b47      	ldr	r3, [pc, #284]	; (403ae4 <parse_serial_packet+0x1f8>)
  4039c6:	781b      	ldrb	r3, [r3, #0]
  4039c8:	2b00      	cmp	r3, #0
  4039ca:	f000 8741 	beq.w	404850 <parse_serial_packet+0xf64>
				return;
			resp = CMD_INVALID_HEAD;
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Invalid header received (0x%x).\r\n", *p));
  4039ce:	4b3c      	ldr	r3, [pc, #240]	; (403ac0 <parse_serial_packet+0x1d4>)
  4039d0:	6818      	ldr	r0, [r3, #0]
  4039d2:	b1d8      	cbz	r0, 403a0c <parse_serial_packet+0x120>
  4039d4:	2100      	movs	r1, #0
  4039d6:	f04f 32ff 	mov.w	r2, #4294967295
  4039da:	460b      	mov	r3, r1
  4039dc:	4d39      	ldr	r5, [pc, #228]	; (403ac4 <parse_serial_packet+0x1d8>)
  4039de:	47a8      	blx	r5
  4039e0:	4b39      	ldr	r3, [pc, #228]	; (403ac8 <parse_serial_packet+0x1dc>)
  4039e2:	4798      	blx	r3
  4039e4:	4605      	mov	r5, r0
  4039e6:	2000      	movs	r0, #0
  4039e8:	4b38      	ldr	r3, [pc, #224]	; (403acc <parse_serial_packet+0x1e0>)
  4039ea:	4798      	blx	r3
  4039ec:	4602      	mov	r2, r0
  4039ee:	4838      	ldr	r0, [pc, #224]	; (403ad0 <parse_serial_packet+0x1e4>)
  4039f0:	4629      	mov	r1, r5
  4039f2:	4d38      	ldr	r5, [pc, #224]	; (403ad4 <parse_serial_packet+0x1e8>)
  4039f4:	47a8      	blx	r5
  4039f6:	483c      	ldr	r0, [pc, #240]	; (403ae8 <parse_serial_packet+0x1fc>)
  4039f8:	7821      	ldrb	r1, [r4, #0]
  4039fa:	47a8      	blx	r5
  4039fc:	4b30      	ldr	r3, [pc, #192]	; (403ac0 <parse_serial_packet+0x1d4>)
  4039fe:	6818      	ldr	r0, [r3, #0]
  403a00:	2100      	movs	r1, #0
  403a02:	460a      	mov	r2, r1
  403a04:	460b      	mov	r3, r1
  403a06:	4c35      	ldr	r4, [pc, #212]	; (403adc <parse_serial_packet+0x1f0>)
  403a08:	47a0      	blx	r4
  403a0a:	e002      	b.n	403a12 <parse_serial_packet+0x126>
  403a0c:	4836      	ldr	r0, [pc, #216]	; (403ae8 <parse_serial_packet+0x1fc>)
  403a0e:	4b31      	ldr	r3, [pc, #196]	; (403ad4 <parse_serial_packet+0x1e8>)
  403a10:	4798      	blx	r3
	static uint8_t resp_buf[8];
	uint8_t *p = &resp_buf[0];
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  403a12:	4c36      	ldr	r4, [pc, #216]	; (403aec <parse_serial_packet+0x200>)
  403a14:	237e      	movs	r3, #126	; 0x7e
  403a16:	7023      	strb	r3, [r4, #0]
	//*p++ = ENCRYPT_MODE;
	*p++ = 2;
  403a18:	2302      	movs	r3, #2
  403a1a:	7063      	strb	r3, [r4, #1]
	*p++ = resp_id;
  403a1c:	23a0      	movs	r3, #160	; 0xa0
  403a1e:	70a3      	strb	r3, [r4, #2]
	*p++ = status;
  403a20:	2301      	movs	r3, #1
  403a22:	70e3      	strb	r3, [r4, #3]
	*p = sum8(&resp_buf[0], p - &resp_buf[0]);
  403a24:	4620      	mov	r0, r4
  403a26:	2104      	movs	r1, #4
  403a28:	4b2d      	ldr	r3, [pc, #180]	; (403ae0 <parse_serial_packet+0x1f4>)
  403a2a:	4798      	blx	r3
  403a2c:	7120      	strb	r0, [r4, #4]
	p++;
	resp_out_data->buf = resp_buf;
  403a2e:	4930      	ldr	r1, [pc, #192]	; (403af0 <parse_serial_packet+0x204>)
  403a30:	680b      	ldr	r3, [r1, #0]
  403a32:	601c      	str	r4, [r3, #0]
	resp_out_data->len = p - resp_buf;
  403a34:	680b      	ldr	r3, [r1, #0]
  403a36:	2205      	movs	r2, #5
  403a38:	605a      	str	r2, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
  403a3a:	4b2e      	ldr	r3, [pc, #184]	; (403af4 <parse_serial_packet+0x208>)
  403a3c:	6818      	ldr	r0, [r3, #0]
  403a3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403a42:	2300      	movs	r3, #0
  403a44:	4c25      	ldr	r4, [pc, #148]	; (403adc <parse_serial_packet+0x1f0>)
  403a46:	47a0      	blx	r4
  403a48:	f000 bf02 	b.w	404850 <parse_serial_packet+0xf64>
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Invalid header received (0x%x).\r\n", *p));
			serial_resp_out(CMD_PACKET_ERROR_RESP, resp);
			return;
		}
	
		len = *(p + 1 + 1) + 3;
  403a4c:	78a7      	ldrb	r7, [r4, #2]
  403a4e:	3703      	adds	r7, #3
  403a50:	b2ff      	uxtb	r7, r7

		crc = sum8(p, len);
  403a52:	4620      	mov	r0, r4
  403a54:	4639      	mov	r1, r7
  403a56:	47b0      	blx	r6
  403a58:	4680      	mov	r8, r0

		if(*(p + len) != crc) {
  403a5a:	eb04 0907 	add.w	r9, r4, r7
  403a5e:	5de1      	ldrb	r1, [r4, r7]
  403a60:	4281      	cmp	r1, r0
  403a62:	d04f      	beq.n	403b04 <parse_serial_packet+0x218>
			resp = CMD_CRC_ERROR;
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Invalid CRC, Received CRC(0x%x), Calculated CRC(0x%x).\r\n", *(p + len), crc));
  403a64:	4b16      	ldr	r3, [pc, #88]	; (403ac0 <parse_serial_packet+0x1d4>)
  403a66:	6818      	ldr	r0, [r3, #0]
  403a68:	b1f0      	cbz	r0, 403aa8 <parse_serial_packet+0x1bc>
  403a6a:	2100      	movs	r1, #0
  403a6c:	f04f 32ff 	mov.w	r2, #4294967295
  403a70:	460b      	mov	r3, r1
  403a72:	4c14      	ldr	r4, [pc, #80]	; (403ac4 <parse_serial_packet+0x1d8>)
  403a74:	47a0      	blx	r4
  403a76:	4b14      	ldr	r3, [pc, #80]	; (403ac8 <parse_serial_packet+0x1dc>)
  403a78:	4798      	blx	r3
  403a7a:	4604      	mov	r4, r0
  403a7c:	2000      	movs	r0, #0
  403a7e:	4b13      	ldr	r3, [pc, #76]	; (403acc <parse_serial_packet+0x1e0>)
  403a80:	4798      	blx	r3
  403a82:	4602      	mov	r2, r0
  403a84:	4812      	ldr	r0, [pc, #72]	; (403ad0 <parse_serial_packet+0x1e4>)
  403a86:	4621      	mov	r1, r4
  403a88:	4c12      	ldr	r4, [pc, #72]	; (403ad4 <parse_serial_packet+0x1e8>)
  403a8a:	47a0      	blx	r4
  403a8c:	481a      	ldr	r0, [pc, #104]	; (403af8 <parse_serial_packet+0x20c>)
  403a8e:	f899 1000 	ldrb.w	r1, [r9]
  403a92:	4642      	mov	r2, r8
  403a94:	47a0      	blx	r4
  403a96:	4b0a      	ldr	r3, [pc, #40]	; (403ac0 <parse_serial_packet+0x1d4>)
  403a98:	6818      	ldr	r0, [r3, #0]
  403a9a:	2100      	movs	r1, #0
  403a9c:	460a      	mov	r2, r1
  403a9e:	460b      	mov	r3, r1
  403aa0:	4c0e      	ldr	r4, [pc, #56]	; (403adc <parse_serial_packet+0x1f0>)
  403aa2:	47a0      	blx	r4
  403aa4:	f000 bed4 	b.w	404850 <parse_serial_packet+0xf64>
  403aa8:	4813      	ldr	r0, [pc, #76]	; (403af8 <parse_serial_packet+0x20c>)
  403aaa:	4642      	mov	r2, r8
  403aac:	4b09      	ldr	r3, [pc, #36]	; (403ad4 <parse_serial_packet+0x1e8>)
  403aae:	4798      	blx	r3
  403ab0:	f000 bece 	b.w	404850 <parse_serial_packet+0xf64>
  403ab4:	2001d960 	.word	0x2001d960
  403ab8:	00405795 	.word	0x00405795
  403abc:	2001d962 	.word	0x2001d962
  403ac0:	2001c748 	.word	0x2001c748
  403ac4:	0040204d 	.word	0x0040204d
  403ac8:	004024e5 	.word	0x004024e5
  403acc:	00402525 	.word	0x00402525
  403ad0:	00408378 	.word	0x00408378
  403ad4:	004050a1 	.word	0x004050a1
  403ad8:	00408428 	.word	0x00408428
  403adc:	00401e81 	.word	0x00401e81
  403ae0:	00403579 	.word	0x00403579
  403ae4:	2001baf8 	.word	0x2001baf8
  403ae8:	0040843c 	.word	0x0040843c
  403aec:	2001b9c8 	.word	0x2001b9c8
  403af0:	20000020 	.word	0x20000020
  403af4:	2001c738 	.word	0x2001c738
  403af8:	00408460 	.word	0x00408460
  403afc:	004087e0 	.word	0x004087e0
  403b00:	400e0e00 	.word	0x400e0e00
			//serial_resp_out(CMD_PACKET_ERROR_RESP, CMD_CRC_ERROR);
			return;
		}
		cmdid = *(p + 3);
  403b04:	78e7      	ldrb	r7, [r4, #3]
	{
		.cmd_index = 0,
		.value = 0
	};
	
	switch(cmdid)
  403b06:	1efb      	subs	r3, r7, #3
  403b08:	2bfb      	cmp	r3, #251	; 0xfb
  403b0a:	f200 8673 	bhi.w	4047f4 <parse_serial_packet+0xf08>
  403b0e:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b12:	01a8      	.short	0x01a8
  403b14:	06710671 	.word	0x06710671
  403b18:	06710671 	.word	0x06710671
  403b1c:	06710696 	.word	0x06710696
  403b20:	01570125 	.word	0x01570125
  403b24:	06710671 	.word	0x06710671
  403b28:	06710671 	.word	0x06710671
  403b2c:	06710671 	.word	0x06710671
  403b30:	06710671 	.word	0x06710671
  403b34:	06710671 	.word	0x06710671
  403b38:	06710671 	.word	0x06710671
  403b3c:	06710671 	.word	0x06710671
  403b40:	06710671 	.word	0x06710671
  403b44:	06710671 	.word	0x06710671
  403b48:	06710671 	.word	0x06710671
  403b4c:	06710671 	.word	0x06710671
  403b50:	06710671 	.word	0x06710671
  403b54:	06710671 	.word	0x06710671
  403b58:	06710671 	.word	0x06710671
  403b5c:	06710671 	.word	0x06710671
  403b60:	06710671 	.word	0x06710671
  403b64:	06710671 	.word	0x06710671
  403b68:	06710671 	.word	0x06710671
  403b6c:	06710671 	.word	0x06710671
  403b70:	06710671 	.word	0x06710671
  403b74:	06710671 	.word	0x06710671
  403b78:	06710671 	.word	0x06710671
  403b7c:	06710671 	.word	0x06710671
  403b80:	06710671 	.word	0x06710671
  403b84:	06710671 	.word	0x06710671
  403b88:	06710671 	.word	0x06710671
  403b8c:	06710671 	.word	0x06710671
  403b90:	06710671 	.word	0x06710671
  403b94:	06710671 	.word	0x06710671
  403b98:	06710671 	.word	0x06710671
  403b9c:	06710671 	.word	0x06710671
  403ba0:	06710671 	.word	0x06710671
  403ba4:	06710671 	.word	0x06710671
  403ba8:	06710671 	.word	0x06710671
  403bac:	06710671 	.word	0x06710671
  403bb0:	06710671 	.word	0x06710671
  403bb4:	06710671 	.word	0x06710671
  403bb8:	06710671 	.word	0x06710671
  403bbc:	06710671 	.word	0x06710671
  403bc0:	06710671 	.word	0x06710671
  403bc4:	06710671 	.word	0x06710671
  403bc8:	06710671 	.word	0x06710671
  403bcc:	06710671 	.word	0x06710671
  403bd0:	06710671 	.word	0x06710671
  403bd4:	06710671 	.word	0x06710671
  403bd8:	06710671 	.word	0x06710671
  403bdc:	06710671 	.word	0x06710671
  403be0:	06710671 	.word	0x06710671
  403be4:	06710671 	.word	0x06710671
  403be8:	06710671 	.word	0x06710671
  403bec:	06710671 	.word	0x06710671
  403bf0:	06710671 	.word	0x06710671
  403bf4:	06710671 	.word	0x06710671
  403bf8:	06710671 	.word	0x06710671
  403bfc:	06710671 	.word	0x06710671
  403c00:	06710671 	.word	0x06710671
  403c04:	06710671 	.word	0x06710671
  403c08:	06710671 	.word	0x06710671
  403c0c:	055b0671 	.word	0x055b0671
  403c10:	06710271 	.word	0x06710271
  403c14:	06710609 	.word	0x06710609
  403c18:	06710671 	.word	0x06710671
  403c1c:	024d0671 	.word	0x024d0671
  403c20:	06710671 	.word	0x06710671
  403c24:	06710671 	.word	0x06710671
  403c28:	06710671 	.word	0x06710671
  403c2c:	06710671 	.word	0x06710671
  403c30:	06710671 	.word	0x06710671
  403c34:	06710671 	.word	0x06710671
  403c38:	06710671 	.word	0x06710671
  403c3c:	06710671 	.word	0x06710671
  403c40:	0671017b 	.word	0x0671017b
  403c44:	06710671 	.word	0x06710671
  403c48:	06710671 	.word	0x06710671
  403c4c:	01d00696 	.word	0x01d00696
  403c50:	06710671 	.word	0x06710671
  403c54:	06710671 	.word	0x06710671
  403c58:	0387029a 	.word	0x0387029a
  403c5c:	04d10424 	.word	0x04d10424
  403c60:	067104f5 	.word	0x067104f5
  403c64:	06710671 	.word	0x06710671
  403c68:	06710671 	.word	0x06710671
  403c6c:	06710671 	.word	0x06710671
  403c70:	06710671 	.word	0x06710671
  403c74:	06710671 	.word	0x06710671
  403c78:	06710671 	.word	0x06710671
  403c7c:	06710671 	.word	0x06710671
  403c80:	06710671 	.word	0x06710671
  403c84:	06710671 	.word	0x06710671
  403c88:	06710671 	.word	0x06710671
  403c8c:	06710671 	.word	0x06710671
  403c90:	06710671 	.word	0x06710671
  403c94:	06710671 	.word	0x06710671
  403c98:	06710671 	.word	0x06710671
  403c9c:	06710671 	.word	0x06710671
  403ca0:	059f057d 	.word	0x059f057d
  403ca4:	064f05c1 	.word	0x064f05c1
  403ca8:	06710671 	.word	0x06710671
  403cac:	06710671 	.word	0x06710671
  403cb0:	06710671 	.word	0x06710671
  403cb4:	06710671 	.word	0x06710671
  403cb8:	06710671 	.word	0x06710671
  403cbc:	06710671 	.word	0x06710671
  403cc0:	06710671 	.word	0x06710671
  403cc4:	06710671 	.word	0x06710671
  403cc8:	06710671 	.word	0x06710671
  403ccc:	06710671 	.word	0x06710671
  403cd0:	06710671 	.word	0x06710671
  403cd4:	06710671 	.word	0x06710671
  403cd8:	06710671 	.word	0x06710671
  403cdc:	06710671 	.word	0x06710671
  403ce0:	06710671 	.word	0x06710671
  403ce4:	06710671 	.word	0x06710671
  403ce8:	06710671 	.word	0x06710671
  403cec:	06710671 	.word	0x06710671
  403cf0:	06710671 	.word	0x06710671
  403cf4:	06710671 	.word	0x06710671
  403cf8:	06710671 	.word	0x06710671
  403cfc:	00fc0539 	.word	0x00fc0539
  403d00:	067101f4 	.word	0x067101f4
  403d04:	03020334 	.word	0x03020334
  403d08:	02e0      	.short	0x02e0
	{
		case CMD_WIFI_MODULE_READY:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi Module Ready!\r\n"));
  403d0a:	4b90      	ldr	r3, [pc, #576]	; (403f4c <parse_serial_packet+0x660>)
  403d0c:	6818      	ldr	r0, [r3, #0]
  403d0e:	b1d0      	cbz	r0, 403d46 <parse_serial_packet+0x45a>
  403d10:	2100      	movs	r1, #0
  403d12:	f04f 32ff 	mov.w	r2, #4294967295
  403d16:	460b      	mov	r3, r1
  403d18:	4f8d      	ldr	r7, [pc, #564]	; (403f50 <parse_serial_packet+0x664>)
  403d1a:	47b8      	blx	r7
  403d1c:	4b8d      	ldr	r3, [pc, #564]	; (403f54 <parse_serial_packet+0x668>)
  403d1e:	4798      	blx	r3
  403d20:	4607      	mov	r7, r0
  403d22:	2000      	movs	r0, #0
  403d24:	4b8c      	ldr	r3, [pc, #560]	; (403f58 <parse_serial_packet+0x66c>)
  403d26:	4798      	blx	r3
  403d28:	4602      	mov	r2, r0
  403d2a:	488c      	ldr	r0, [pc, #560]	; (403f5c <parse_serial_packet+0x670>)
  403d2c:	4639      	mov	r1, r7
  403d2e:	4f8c      	ldr	r7, [pc, #560]	; (403f60 <parse_serial_packet+0x674>)
  403d30:	47b8      	blx	r7
  403d32:	488c      	ldr	r0, [pc, #560]	; (403f64 <parse_serial_packet+0x678>)
  403d34:	47b8      	blx	r7
  403d36:	4b85      	ldr	r3, [pc, #532]	; (403f4c <parse_serial_packet+0x660>)
  403d38:	6818      	ldr	r0, [r3, #0]
  403d3a:	2100      	movs	r1, #0
  403d3c:	460a      	mov	r2, r1
  403d3e:	460b      	mov	r3, r1
  403d40:	4f89      	ldr	r7, [pc, #548]	; (403f68 <parse_serial_packet+0x67c>)
  403d42:	47b8      	blx	r7
  403d44:	e002      	b.n	403d4c <parse_serial_packet+0x460>
  403d46:	4887      	ldr	r0, [pc, #540]	; (403f64 <parse_serial_packet+0x678>)
  403d48:	4b85      	ldr	r3, [pc, #532]	; (403f60 <parse_serial_packet+0x674>)
  403d4a:	4798      	blx	r3
			uart_ready = 1;
  403d4c:	2201      	movs	r2, #1
  403d4e:	4b87      	ldr	r3, [pc, #540]	; (403f6c <parse_serial_packet+0x680>)
  403d50:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_ON;
  403d52:	2203      	movs	r2, #3
  403d54:	4b86      	ldr	r3, [pc, #536]	; (403f70 <parse_serial_packet+0x684>)
  403d56:	701a      	strb	r2, [r3, #0]
  403d58:	f000 bd71 	b.w	40483e <parse_serial_packet+0xf52>
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
	//nm_uart_send(UART1, &buf[0], p - &buf[0]);*/
}
static void startTemperature(void)
{
	IoT_DEBUG(IoT_DBG_ON | IoT_DBG_INFO, ("Receive get temperature command.\r\n"));
  403d5c:	4b7b      	ldr	r3, [pc, #492]	; (403f4c <parse_serial_packet+0x660>)
  403d5e:	6818      	ldr	r0, [r3, #0]
  403d60:	b1d0      	cbz	r0, 403d98 <parse_serial_packet+0x4ac>
  403d62:	2100      	movs	r1, #0
  403d64:	f04f 32ff 	mov.w	r2, #4294967295
  403d68:	460b      	mov	r3, r1
  403d6a:	4f79      	ldr	r7, [pc, #484]	; (403f50 <parse_serial_packet+0x664>)
  403d6c:	47b8      	blx	r7
  403d6e:	4b79      	ldr	r3, [pc, #484]	; (403f54 <parse_serial_packet+0x668>)
  403d70:	4798      	blx	r3
  403d72:	4607      	mov	r7, r0
  403d74:	2000      	movs	r0, #0
  403d76:	4b78      	ldr	r3, [pc, #480]	; (403f58 <parse_serial_packet+0x66c>)
  403d78:	4798      	blx	r3
  403d7a:	4602      	mov	r2, r0
  403d7c:	4877      	ldr	r0, [pc, #476]	; (403f5c <parse_serial_packet+0x670>)
  403d7e:	4639      	mov	r1, r7
  403d80:	4f77      	ldr	r7, [pc, #476]	; (403f60 <parse_serial_packet+0x674>)
  403d82:	47b8      	blx	r7
  403d84:	487b      	ldr	r0, [pc, #492]	; (403f74 <parse_serial_packet+0x688>)
  403d86:	47b8      	blx	r7
  403d88:	4b70      	ldr	r3, [pc, #448]	; (403f4c <parse_serial_packet+0x660>)
  403d8a:	6818      	ldr	r0, [r3, #0]
  403d8c:	2100      	movs	r1, #0
  403d8e:	460a      	mov	r2, r1
  403d90:	460b      	mov	r3, r1
  403d92:	4f75      	ldr	r7, [pc, #468]	; (403f68 <parse_serial_packet+0x67c>)
  403d94:	47b8      	blx	r7
  403d96:	e002      	b.n	403d9e <parse_serial_packet+0x4b2>
  403d98:	4876      	ldr	r0, [pc, #472]	; (403f74 <parse_serial_packet+0x688>)
  403d9a:	4b71      	ldr	r3, [pc, #452]	; (403f60 <parse_serial_packet+0x674>)
  403d9c:	4798      	blx	r3
	//Just for test for flow control
	//sendback_temperature();
	//return;	
	Temp_Measure_Command_Send(INIT_SENSATION_MEASUREMENT);
  403d9e:	2001      	movs	r0, #1
  403da0:	f8df 8204 	ldr.w	r8, [pc, #516]	; 403fa8 <parse_serial_packet+0x6bc>
  403da4:	47c0      	blx	r8
	delay_ms(500);
  403da6:	4874      	ldr	r0, [pc, #464]	; (403f78 <parse_serial_packet+0x68c>)
  403da8:	4f74      	ldr	r7, [pc, #464]	; (403f7c <parse_serial_packet+0x690>)
  403daa:	47b8      	blx	r7
	Temp_Measure_Command_Send(SENSATION_MEASUREMENT_START);
  403dac:	2002      	movs	r0, #2
  403dae:	47c0      	blx	r8
	delay_ms(500);
  403db0:	4871      	ldr	r0, [pc, #452]	; (403f78 <parse_serial_packet+0x68c>)
  403db2:	47b8      	blx	r7
	Temp_Measure_Get_Air_Condition_Info(0x00, 50);
  403db4:	2000      	movs	r0, #0
  403db6:	2132      	movs	r1, #50	; 0x32
  403db8:	4b71      	ldr	r3, [pc, #452]	; (403f80 <parse_serial_packet+0x694>)
  403dba:	4798      	blx	r3
  403dbc:	f000 bd3f 	b.w	40483e <parse_serial_packet+0xf52>
}
static void startPicture(void)
{
	IoT_DEBUG(IoT_DBG_ON | IoT_DBG_INFO, ("Receive get snapshot command.\r\n"));
  403dc0:	4b62      	ldr	r3, [pc, #392]	; (403f4c <parse_serial_packet+0x660>)
  403dc2:	6818      	ldr	r0, [r3, #0]
  403dc4:	b1d8      	cbz	r0, 403dfe <parse_serial_packet+0x512>
  403dc6:	2100      	movs	r1, #0
  403dc8:	f04f 32ff 	mov.w	r2, #4294967295
  403dcc:	460b      	mov	r3, r1
  403dce:	4f60      	ldr	r7, [pc, #384]	; (403f50 <parse_serial_packet+0x664>)
  403dd0:	47b8      	blx	r7
  403dd2:	4b60      	ldr	r3, [pc, #384]	; (403f54 <parse_serial_packet+0x668>)
  403dd4:	4798      	blx	r3
  403dd6:	4607      	mov	r7, r0
  403dd8:	2000      	movs	r0, #0
  403dda:	4b5f      	ldr	r3, [pc, #380]	; (403f58 <parse_serial_packet+0x66c>)
  403ddc:	4798      	blx	r3
  403dde:	4602      	mov	r2, r0
  403de0:	485e      	ldr	r0, [pc, #376]	; (403f5c <parse_serial_packet+0x670>)
  403de2:	4639      	mov	r1, r7
  403de4:	4f5e      	ldr	r7, [pc, #376]	; (403f60 <parse_serial_packet+0x674>)
  403de6:	47b8      	blx	r7
  403de8:	4866      	ldr	r0, [pc, #408]	; (403f84 <parse_serial_packet+0x698>)
  403dea:	47b8      	blx	r7
  403dec:	4b57      	ldr	r3, [pc, #348]	; (403f4c <parse_serial_packet+0x660>)
  403dee:	6818      	ldr	r0, [r3, #0]
  403df0:	2100      	movs	r1, #0
  403df2:	460a      	mov	r2, r1
  403df4:	460b      	mov	r3, r1
  403df6:	4f5c      	ldr	r7, [pc, #368]	; (403f68 <parse_serial_packet+0x67c>)
  403df8:	47b8      	blx	r7
  403dfa:	f000 bd20 	b.w	40483e <parse_serial_packet+0xf52>
  403dfe:	4861      	ldr	r0, [pc, #388]	; (403f84 <parse_serial_packet+0x698>)
  403e00:	4b57      	ldr	r3, [pc, #348]	; (403f60 <parse_serial_packet+0x674>)
  403e02:	4798      	blx	r3
  403e04:	f000 bd1b 	b.w	40483e <parse_serial_packet+0xf52>
		case CUSTOMIZE_CMD_DEV_CTRL_GET_PIC:
			startPicture();
		break;
		
		case CUSTOMIZE_CMD_DEV_TEMP_RSP:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("get wifi res for image\r\n"));
  403e08:	4b50      	ldr	r3, [pc, #320]	; (403f4c <parse_serial_packet+0x660>)
  403e0a:	6818      	ldr	r0, [r3, #0]
  403e0c:	b1d0      	cbz	r0, 403e44 <parse_serial_packet+0x558>
  403e0e:	2100      	movs	r1, #0
  403e10:	f04f 32ff 	mov.w	r2, #4294967295
  403e14:	460b      	mov	r3, r1
  403e16:	4f4e      	ldr	r7, [pc, #312]	; (403f50 <parse_serial_packet+0x664>)
  403e18:	47b8      	blx	r7
  403e1a:	4b4e      	ldr	r3, [pc, #312]	; (403f54 <parse_serial_packet+0x668>)
  403e1c:	4798      	blx	r3
  403e1e:	4607      	mov	r7, r0
  403e20:	2000      	movs	r0, #0
  403e22:	4b4d      	ldr	r3, [pc, #308]	; (403f58 <parse_serial_packet+0x66c>)
  403e24:	4798      	blx	r3
  403e26:	4602      	mov	r2, r0
  403e28:	484c      	ldr	r0, [pc, #304]	; (403f5c <parse_serial_packet+0x670>)
  403e2a:	4639      	mov	r1, r7
  403e2c:	4f4c      	ldr	r7, [pc, #304]	; (403f60 <parse_serial_packet+0x674>)
  403e2e:	47b8      	blx	r7
  403e30:	4855      	ldr	r0, [pc, #340]	; (403f88 <parse_serial_packet+0x69c>)
  403e32:	47b8      	blx	r7
  403e34:	4b45      	ldr	r3, [pc, #276]	; (403f4c <parse_serial_packet+0x660>)
  403e36:	6818      	ldr	r0, [r3, #0]
  403e38:	2100      	movs	r1, #0
  403e3a:	460a      	mov	r2, r1
  403e3c:	460b      	mov	r3, r1
  403e3e:	4f4a      	ldr	r7, [pc, #296]	; (403f68 <parse_serial_packet+0x67c>)
  403e40:	47b8      	blx	r7
  403e42:	e002      	b.n	403e4a <parse_serial_packet+0x55e>
  403e44:	4850      	ldr	r0, [pc, #320]	; (403f88 <parse_serial_packet+0x69c>)
  403e46:	4b46      	ldr	r3, [pc, #280]	; (403f60 <parse_serial_packet+0x674>)
  403e48:	4798      	blx	r3
			if (thermoIndex < 37)
  403e4a:	4b50      	ldr	r3, [pc, #320]	; (403f8c <parse_serial_packet+0x6a0>)
  403e4c:	7819      	ldrb	r1, [r3, #0]
  403e4e:	2924      	cmp	r1, #36	; 0x24
  403e50:	f200 84f5 	bhi.w	40483e <parse_serial_packet+0xf52>
				signal_to_wifi(thermimage, thermoIndex++);
  403e54:	1c4a      	adds	r2, r1, #1
  403e56:	701a      	strb	r2, [r3, #0]
  403e58:	484d      	ldr	r0, [pc, #308]	; (403f90 <parse_serial_packet+0x6a4>)
  403e5a:	4b4e      	ldr	r3, [pc, #312]	; (403f94 <parse_serial_packet+0x6a8>)
  403e5c:	4798      	blx	r3
  403e5e:	f000 bcee 	b.w	40483e <parse_serial_packet+0xf52>
		break;
		
		case CUSTOMIZE_CMD_STATUS_REPORT:
		{
			uint8_t states = *data;
			if(states == 0) {
  403e62:	7923      	ldrb	r3, [r4, #4]
  403e64:	2b03      	cmp	r3, #3
  403e66:	f040 84ea 	bne.w	40483e <parse_serial_packet+0xf52>
			}
			else if (states == 2) {
				IoT_DEBUG(IoT_DBG_INFO, ("Wifi module connect to wifi router.\r\n"));
			}
			else if(states == 3) {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wifi module connect to JD server.\r\n"));
  403e6a:	4b38      	ldr	r3, [pc, #224]	; (403f4c <parse_serial_packet+0x660>)
  403e6c:	6818      	ldr	r0, [r3, #0]
  403e6e:	b1d8      	cbz	r0, 403ea8 <parse_serial_packet+0x5bc>
  403e70:	2100      	movs	r1, #0
  403e72:	f04f 32ff 	mov.w	r2, #4294967295
  403e76:	460b      	mov	r3, r1
  403e78:	4f35      	ldr	r7, [pc, #212]	; (403f50 <parse_serial_packet+0x664>)
  403e7a:	47b8      	blx	r7
  403e7c:	4b35      	ldr	r3, [pc, #212]	; (403f54 <parse_serial_packet+0x668>)
  403e7e:	4798      	blx	r3
  403e80:	4607      	mov	r7, r0
  403e82:	2000      	movs	r0, #0
  403e84:	4b34      	ldr	r3, [pc, #208]	; (403f58 <parse_serial_packet+0x66c>)
  403e86:	4798      	blx	r3
  403e88:	4602      	mov	r2, r0
  403e8a:	4834      	ldr	r0, [pc, #208]	; (403f5c <parse_serial_packet+0x670>)
  403e8c:	4639      	mov	r1, r7
  403e8e:	4f34      	ldr	r7, [pc, #208]	; (403f60 <parse_serial_packet+0x674>)
  403e90:	47b8      	blx	r7
  403e92:	4841      	ldr	r0, [pc, #260]	; (403f98 <parse_serial_packet+0x6ac>)
  403e94:	47b8      	blx	r7
  403e96:	4b2d      	ldr	r3, [pc, #180]	; (403f4c <parse_serial_packet+0x660>)
  403e98:	6818      	ldr	r0, [r3, #0]
  403e9a:	2100      	movs	r1, #0
  403e9c:	460a      	mov	r2, r1
  403e9e:	460b      	mov	r3, r1
  403ea0:	4f31      	ldr	r7, [pc, #196]	; (403f68 <parse_serial_packet+0x67c>)
  403ea2:	47b8      	blx	r7
  403ea4:	f000 bccb 	b.w	40483e <parse_serial_packet+0xf52>
  403ea8:	483b      	ldr	r0, [pc, #236]	; (403f98 <parse_serial_packet+0x6ac>)
  403eaa:	4b2d      	ldr	r3, [pc, #180]	; (403f60 <parse_serial_packet+0x674>)
  403eac:	4798      	blx	r3
  403eae:	f000 bcc6 	b.w	40483e <parse_serial_packet+0xf52>
			//sniffer_mode = 0;
			//LED_Off(LED0);
			//led_state = 0;

			//led_states_upload(led_state);
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Connect to Remote Server OK.\r\n"));
  403eb2:	4b26      	ldr	r3, [pc, #152]	; (403f4c <parse_serial_packet+0x660>)
  403eb4:	6818      	ldr	r0, [r3, #0]
  403eb6:	b1d8      	cbz	r0, 403ef0 <parse_serial_packet+0x604>
  403eb8:	2100      	movs	r1, #0
  403eba:	f04f 32ff 	mov.w	r2, #4294967295
  403ebe:	460b      	mov	r3, r1
  403ec0:	4f23      	ldr	r7, [pc, #140]	; (403f50 <parse_serial_packet+0x664>)
  403ec2:	47b8      	blx	r7
  403ec4:	4b23      	ldr	r3, [pc, #140]	; (403f54 <parse_serial_packet+0x668>)
  403ec6:	4798      	blx	r3
  403ec8:	4607      	mov	r7, r0
  403eca:	2000      	movs	r0, #0
  403ecc:	4b22      	ldr	r3, [pc, #136]	; (403f58 <parse_serial_packet+0x66c>)
  403ece:	4798      	blx	r3
  403ed0:	4602      	mov	r2, r0
  403ed2:	4822      	ldr	r0, [pc, #136]	; (403f5c <parse_serial_packet+0x670>)
  403ed4:	4639      	mov	r1, r7
  403ed6:	4f22      	ldr	r7, [pc, #136]	; (403f60 <parse_serial_packet+0x674>)
  403ed8:	47b8      	blx	r7
  403eda:	4830      	ldr	r0, [pc, #192]	; (403f9c <parse_serial_packet+0x6b0>)
  403edc:	47b8      	blx	r7
  403ede:	4b1b      	ldr	r3, [pc, #108]	; (403f4c <parse_serial_packet+0x660>)
  403ee0:	6818      	ldr	r0, [r3, #0]
  403ee2:	2100      	movs	r1, #0
  403ee4:	460a      	mov	r2, r1
  403ee6:	460b      	mov	r3, r1
  403ee8:	4f1f      	ldr	r7, [pc, #124]	; (403f68 <parse_serial_packet+0x67c>)
  403eea:	47b8      	blx	r7
  403eec:	f000 bca7 	b.w	40483e <parse_serial_packet+0xf52>
  403ef0:	482a      	ldr	r0, [pc, #168]	; (403f9c <parse_serial_packet+0x6b0>)
  403ef2:	4b1b      	ldr	r3, [pc, #108]	; (403f60 <parse_serial_packet+0x674>)
  403ef4:	4798      	blx	r3
  403ef6:	f000 bca2 	b.w	40483e <parse_serial_packet+0xf52>
		break;
		
		case CMD_CONNECTION_BEATHEART:
			uart_beatheart++;
  403efa:	4a29      	ldr	r2, [pc, #164]	; (403fa0 <parse_serial_packet+0x6b4>)
  403efc:	6813      	ldr	r3, [r2, #0]
  403efe:	3301      	adds	r3, #1
  403f00:	6013      	str	r3, [r2, #0]
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Connection beatheart.\r\n"));
  403f02:	4b12      	ldr	r3, [pc, #72]	; (403f4c <parse_serial_packet+0x660>)
  403f04:	6818      	ldr	r0, [r3, #0]
  403f06:	b1d8      	cbz	r0, 403f40 <parse_serial_packet+0x654>
  403f08:	2100      	movs	r1, #0
  403f0a:	f04f 32ff 	mov.w	r2, #4294967295
  403f0e:	460b      	mov	r3, r1
  403f10:	4f0f      	ldr	r7, [pc, #60]	; (403f50 <parse_serial_packet+0x664>)
  403f12:	47b8      	blx	r7
  403f14:	4b0f      	ldr	r3, [pc, #60]	; (403f54 <parse_serial_packet+0x668>)
  403f16:	4798      	blx	r3
  403f18:	4607      	mov	r7, r0
  403f1a:	2000      	movs	r0, #0
  403f1c:	4b0e      	ldr	r3, [pc, #56]	; (403f58 <parse_serial_packet+0x66c>)
  403f1e:	4798      	blx	r3
  403f20:	4602      	mov	r2, r0
  403f22:	480e      	ldr	r0, [pc, #56]	; (403f5c <parse_serial_packet+0x670>)
  403f24:	4639      	mov	r1, r7
  403f26:	4f0e      	ldr	r7, [pc, #56]	; (403f60 <parse_serial_packet+0x674>)
  403f28:	47b8      	blx	r7
  403f2a:	481e      	ldr	r0, [pc, #120]	; (403fa4 <parse_serial_packet+0x6b8>)
  403f2c:	47b8      	blx	r7
  403f2e:	4b07      	ldr	r3, [pc, #28]	; (403f4c <parse_serial_packet+0x660>)
  403f30:	6818      	ldr	r0, [r3, #0]
  403f32:	2100      	movs	r1, #0
  403f34:	460a      	mov	r2, r1
  403f36:	460b      	mov	r3, r1
  403f38:	4f0b      	ldr	r7, [pc, #44]	; (403f68 <parse_serial_packet+0x67c>)
  403f3a:	47b8      	blx	r7
  403f3c:	f000 bc7f 	b.w	40483e <parse_serial_packet+0xf52>
  403f40:	4818      	ldr	r0, [pc, #96]	; (403fa4 <parse_serial_packet+0x6b8>)
  403f42:	4b07      	ldr	r3, [pc, #28]	; (403f60 <parse_serial_packet+0x674>)
  403f44:	4798      	blx	r3
  403f46:	f000 bc7a 	b.w	40483e <parse_serial_packet+0xf52>
  403f4a:	bf00      	nop
  403f4c:	2001c748 	.word	0x2001c748
  403f50:	0040204d 	.word	0x0040204d
  403f54:	004024e5 	.word	0x004024e5
  403f58:	00402525 	.word	0x00402525
  403f5c:	00408378 	.word	0x00408378
  403f60:	004050a1 	.word	0x004050a1
  403f64:	0040849c 	.word	0x0040849c
  403f68:	00401e81 	.word	0x00401e81
  403f6c:	2001baf8 	.word	0x2001baf8
  403f70:	20000029 	.word	0x20000029
  403f74:	004084b4 	.word	0x004084b4
  403f78:	00416493 	.word	0x00416493
  403f7c:	20000001 	.word	0x20000001
  403f80:	00403295 	.word	0x00403295
  403f84:	004084d8 	.word	0x004084d8
  403f88:	004084f8 	.word	0x004084f8
  403f8c:	2001b99c 	.word	0x2001b99c
  403f90:	2001c798 	.word	0x2001c798
  403f94:	004037f5 	.word	0x004037f5
  403f98:	00408514 	.word	0x00408514
  403f9c:	00408538 	.word	0x00408538
  403fa0:	2001c728 	.word	0x2001c728
  403fa4:	00408558 	.word	0x00408558
  403fa8:	004031ed 	.word	0x004031ed
		break;
		
		case CUSTOMIZE_CMD_DATA_UPLOAD_RESP:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Update Data OK.\r\n"));
  403fac:	4b8c      	ldr	r3, [pc, #560]	; (4041e0 <parse_serial_packet+0x8f4>)
  403fae:	6818      	ldr	r0, [r3, #0]
  403fb0:	b1d8      	cbz	r0, 403fea <parse_serial_packet+0x6fe>
  403fb2:	2100      	movs	r1, #0
  403fb4:	f04f 32ff 	mov.w	r2, #4294967295
  403fb8:	460b      	mov	r3, r1
  403fba:	4f8a      	ldr	r7, [pc, #552]	; (4041e4 <parse_serial_packet+0x8f8>)
  403fbc:	47b8      	blx	r7
  403fbe:	4b8a      	ldr	r3, [pc, #552]	; (4041e8 <parse_serial_packet+0x8fc>)
  403fc0:	4798      	blx	r3
  403fc2:	4607      	mov	r7, r0
  403fc4:	2000      	movs	r0, #0
  403fc6:	4b89      	ldr	r3, [pc, #548]	; (4041ec <parse_serial_packet+0x900>)
  403fc8:	4798      	blx	r3
  403fca:	4602      	mov	r2, r0
  403fcc:	4888      	ldr	r0, [pc, #544]	; (4041f0 <parse_serial_packet+0x904>)
  403fce:	4639      	mov	r1, r7
  403fd0:	4f88      	ldr	r7, [pc, #544]	; (4041f4 <parse_serial_packet+0x908>)
  403fd2:	47b8      	blx	r7
  403fd4:	4888      	ldr	r0, [pc, #544]	; (4041f8 <parse_serial_packet+0x90c>)
  403fd6:	47b8      	blx	r7
  403fd8:	4b81      	ldr	r3, [pc, #516]	; (4041e0 <parse_serial_packet+0x8f4>)
  403fda:	6818      	ldr	r0, [r3, #0]
  403fdc:	2100      	movs	r1, #0
  403fde:	460a      	mov	r2, r1
  403fe0:	460b      	mov	r3, r1
  403fe2:	4f86      	ldr	r7, [pc, #536]	; (4041fc <parse_serial_packet+0x910>)
  403fe4:	47b8      	blx	r7
  403fe6:	f000 bc2a 	b.w	40483e <parse_serial_packet+0xf52>
  403fea:	4883      	ldr	r0, [pc, #524]	; (4041f8 <parse_serial_packet+0x90c>)
  403fec:	4b81      	ldr	r3, [pc, #516]	; (4041f4 <parse_serial_packet+0x908>)
  403fee:	4798      	blx	r3
  403ff0:	f000 bc25 	b.w	40483e <parse_serial_packet+0xf52>
  403ff4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403ff8:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
		break;
		
		case CUSTOMIZE_CMD_FACTORY_RESET_RESP:
		{
			LED_On(LED0);
			led_state = ON;
  403ffc:	2201      	movs	r2, #1
  403ffe:	4b80      	ldr	r3, [pc, #512]	; (404200 <parse_serial_packet+0x914>)
  404000:	701a      	strb	r2, [r3, #0]
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Reset to FactoryNew OK.\r\n"));
  404002:	4b77      	ldr	r3, [pc, #476]	; (4041e0 <parse_serial_packet+0x8f4>)
  404004:	6818      	ldr	r0, [r3, #0]
  404006:	b1d0      	cbz	r0, 40403e <parse_serial_packet+0x752>
  404008:	2100      	movs	r1, #0
  40400a:	f04f 32ff 	mov.w	r2, #4294967295
  40400e:	460b      	mov	r3, r1
  404010:	4f74      	ldr	r7, [pc, #464]	; (4041e4 <parse_serial_packet+0x8f8>)
  404012:	47b8      	blx	r7
  404014:	4b74      	ldr	r3, [pc, #464]	; (4041e8 <parse_serial_packet+0x8fc>)
  404016:	4798      	blx	r3
  404018:	4607      	mov	r7, r0
  40401a:	2000      	movs	r0, #0
  40401c:	4b73      	ldr	r3, [pc, #460]	; (4041ec <parse_serial_packet+0x900>)
  40401e:	4798      	blx	r3
  404020:	4602      	mov	r2, r0
  404022:	4873      	ldr	r0, [pc, #460]	; (4041f0 <parse_serial_packet+0x904>)
  404024:	4639      	mov	r1, r7
  404026:	4f73      	ldr	r7, [pc, #460]	; (4041f4 <parse_serial_packet+0x908>)
  404028:	47b8      	blx	r7
  40402a:	4876      	ldr	r0, [pc, #472]	; (404204 <parse_serial_packet+0x918>)
  40402c:	47b8      	blx	r7
  40402e:	4b6c      	ldr	r3, [pc, #432]	; (4041e0 <parse_serial_packet+0x8f4>)
  404030:	6818      	ldr	r0, [r3, #0]
  404032:	2100      	movs	r1, #0
  404034:	460a      	mov	r2, r1
  404036:	460b      	mov	r3, r1
  404038:	4f70      	ldr	r7, [pc, #448]	; (4041fc <parse_serial_packet+0x910>)
  40403a:	47b8      	blx	r7
  40403c:	e3ff      	b.n	40483e <parse_serial_packet+0xf52>
  40403e:	4871      	ldr	r0, [pc, #452]	; (404204 <parse_serial_packet+0x918>)
  404040:	4b6c      	ldr	r3, [pc, #432]	; (4041f4 <parse_serial_packet+0x908>)
  404042:	4798      	blx	r3
  404044:	e3fb      	b.n	40483e <parse_serial_packet+0xf52>
			//winc1500_module_reset();
		}
		break;
		
		case CMD_DEVICE_UUID_RESP:
			if(*data == CMD_SUCCESS) {
  404046:	7923      	ldrb	r3, [r4, #4]
  404048:	bb0b      	cbnz	r3, 40408e <parse_serial_packet+0x7a2>
				//Wi-Fi module will connect the remote server automatically after it gets the UUID.
				//start_wifi_connect();
				//config_wifi_app_otau_url();
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UUID RESP OK.\r\n"));
  40404a:	4b65      	ldr	r3, [pc, #404]	; (4041e0 <parse_serial_packet+0x8f4>)
  40404c:	6818      	ldr	r0, [r3, #0]
  40404e:	b1d0      	cbz	r0, 404086 <parse_serial_packet+0x79a>
  404050:	2100      	movs	r1, #0
  404052:	f04f 32ff 	mov.w	r2, #4294967295
  404056:	460b      	mov	r3, r1
  404058:	4f62      	ldr	r7, [pc, #392]	; (4041e4 <parse_serial_packet+0x8f8>)
  40405a:	47b8      	blx	r7
  40405c:	4b62      	ldr	r3, [pc, #392]	; (4041e8 <parse_serial_packet+0x8fc>)
  40405e:	4798      	blx	r3
  404060:	4607      	mov	r7, r0
  404062:	2000      	movs	r0, #0
  404064:	4b61      	ldr	r3, [pc, #388]	; (4041ec <parse_serial_packet+0x900>)
  404066:	4798      	blx	r3
  404068:	4602      	mov	r2, r0
  40406a:	4861      	ldr	r0, [pc, #388]	; (4041f0 <parse_serial_packet+0x904>)
  40406c:	4639      	mov	r1, r7
  40406e:	4f61      	ldr	r7, [pc, #388]	; (4041f4 <parse_serial_packet+0x908>)
  404070:	47b8      	blx	r7
  404072:	4865      	ldr	r0, [pc, #404]	; (404208 <parse_serial_packet+0x91c>)
  404074:	47b8      	blx	r7
  404076:	4b5a      	ldr	r3, [pc, #360]	; (4041e0 <parse_serial_packet+0x8f4>)
  404078:	6818      	ldr	r0, [r3, #0]
  40407a:	2100      	movs	r1, #0
  40407c:	460a      	mov	r2, r1
  40407e:	460b      	mov	r3, r1
  404080:	4f5e      	ldr	r7, [pc, #376]	; (4041fc <parse_serial_packet+0x910>)
  404082:	47b8      	blx	r7
  404084:	e3db      	b.n	40483e <parse_serial_packet+0xf52>
  404086:	4860      	ldr	r0, [pc, #384]	; (404208 <parse_serial_packet+0x91c>)
  404088:	4b5a      	ldr	r3, [pc, #360]	; (4041f4 <parse_serial_packet+0x908>)
  40408a:	4798      	blx	r3
  40408c:	e3d7      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UUID RESP Error.\r\n"));
  40408e:	4b54      	ldr	r3, [pc, #336]	; (4041e0 <parse_serial_packet+0x8f4>)
  404090:	6818      	ldr	r0, [r3, #0]
  404092:	b1d0      	cbz	r0, 4040ca <parse_serial_packet+0x7de>
  404094:	2100      	movs	r1, #0
  404096:	f04f 32ff 	mov.w	r2, #4294967295
  40409a:	460b      	mov	r3, r1
  40409c:	4f51      	ldr	r7, [pc, #324]	; (4041e4 <parse_serial_packet+0x8f8>)
  40409e:	47b8      	blx	r7
  4040a0:	4b51      	ldr	r3, [pc, #324]	; (4041e8 <parse_serial_packet+0x8fc>)
  4040a2:	4798      	blx	r3
  4040a4:	4607      	mov	r7, r0
  4040a6:	2000      	movs	r0, #0
  4040a8:	4b50      	ldr	r3, [pc, #320]	; (4041ec <parse_serial_packet+0x900>)
  4040aa:	4798      	blx	r3
  4040ac:	4602      	mov	r2, r0
  4040ae:	4850      	ldr	r0, [pc, #320]	; (4041f0 <parse_serial_packet+0x904>)
  4040b0:	4639      	mov	r1, r7
  4040b2:	4f50      	ldr	r7, [pc, #320]	; (4041f4 <parse_serial_packet+0x908>)
  4040b4:	47b8      	blx	r7
  4040b6:	4855      	ldr	r0, [pc, #340]	; (40420c <parse_serial_packet+0x920>)
  4040b8:	47b8      	blx	r7
  4040ba:	4b49      	ldr	r3, [pc, #292]	; (4041e0 <parse_serial_packet+0x8f4>)
  4040bc:	6818      	ldr	r0, [r3, #0]
  4040be:	2100      	movs	r1, #0
  4040c0:	460a      	mov	r2, r1
  4040c2:	460b      	mov	r3, r1
  4040c4:	4f4d      	ldr	r7, [pc, #308]	; (4041fc <parse_serial_packet+0x910>)
  4040c6:	47b8      	blx	r7
  4040c8:	e3b9      	b.n	40483e <parse_serial_packet+0xf52>
  4040ca:	4850      	ldr	r0, [pc, #320]	; (40420c <parse_serial_packet+0x920>)
  4040cc:	4b49      	ldr	r3, [pc, #292]	; (4041f4 <parse_serial_packet+0x908>)
  4040ce:	4798      	blx	r3
  4040d0:	e3b5      	b.n	40483e <parse_serial_packet+0xf52>
			}
		break;
		
		case CMD_START_SNIFFER_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Start sniffer mode...\r\n"));
  4040d2:	4b43      	ldr	r3, [pc, #268]	; (4041e0 <parse_serial_packet+0x8f4>)
  4040d4:	6818      	ldr	r0, [r3, #0]
  4040d6:	b1d0      	cbz	r0, 40410e <parse_serial_packet+0x822>
  4040d8:	2100      	movs	r1, #0
  4040da:	f04f 32ff 	mov.w	r2, #4294967295
  4040de:	460b      	mov	r3, r1
  4040e0:	4f40      	ldr	r7, [pc, #256]	; (4041e4 <parse_serial_packet+0x8f8>)
  4040e2:	47b8      	blx	r7
  4040e4:	4b40      	ldr	r3, [pc, #256]	; (4041e8 <parse_serial_packet+0x8fc>)
  4040e6:	4798      	blx	r3
  4040e8:	4607      	mov	r7, r0
  4040ea:	2000      	movs	r0, #0
  4040ec:	4b3f      	ldr	r3, [pc, #252]	; (4041ec <parse_serial_packet+0x900>)
  4040ee:	4798      	blx	r3
  4040f0:	4602      	mov	r2, r0
  4040f2:	483f      	ldr	r0, [pc, #252]	; (4041f0 <parse_serial_packet+0x904>)
  4040f4:	4639      	mov	r1, r7
  4040f6:	4f3f      	ldr	r7, [pc, #252]	; (4041f4 <parse_serial_packet+0x908>)
  4040f8:	47b8      	blx	r7
  4040fa:	4845      	ldr	r0, [pc, #276]	; (404210 <parse_serial_packet+0x924>)
  4040fc:	47b8      	blx	r7
  4040fe:	4b38      	ldr	r3, [pc, #224]	; (4041e0 <parse_serial_packet+0x8f4>)
  404100:	6818      	ldr	r0, [r3, #0]
  404102:	2100      	movs	r1, #0
  404104:	460a      	mov	r2, r1
  404106:	460b      	mov	r3, r1
  404108:	4f3c      	ldr	r7, [pc, #240]	; (4041fc <parse_serial_packet+0x910>)
  40410a:	47b8      	blx	r7
  40410c:	e397      	b.n	40483e <parse_serial_packet+0xf52>
  40410e:	4840      	ldr	r0, [pc, #256]	; (404210 <parse_serial_packet+0x924>)
  404110:	4b38      	ldr	r3, [pc, #224]	; (4041f4 <parse_serial_packet+0x908>)
  404112:	4798      	blx	r3
  404114:	e393      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_GOT_SSID_PSK_RESP:
		{
			p = data + 1;
  404116:	f104 0805 	add.w	r8, r4, #5
			len = strlen(p);
  40411a:	4640      	mov	r0, r8
  40411c:	4b3d      	ldr	r3, [pc, #244]	; (404214 <parse_serial_packet+0x928>)
  40411e:	4798      	blx	r3
  404120:	4683      	mov	fp, r0
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Got wifi ssid: %s, psk: %s\r\n", p, p + len + 1));
  404122:	4b2f      	ldr	r3, [pc, #188]	; (4041e0 <parse_serial_packet+0x8f4>)
  404124:	6818      	ldr	r0, [r3, #0]
  404126:	b1f8      	cbz	r0, 404168 <parse_serial_packet+0x87c>
  404128:	2100      	movs	r1, #0
  40412a:	f04f 32ff 	mov.w	r2, #4294967295
  40412e:	460b      	mov	r3, r1
  404130:	4f2c      	ldr	r7, [pc, #176]	; (4041e4 <parse_serial_packet+0x8f8>)
  404132:	47b8      	blx	r7
  404134:	4b2c      	ldr	r3, [pc, #176]	; (4041e8 <parse_serial_packet+0x8fc>)
  404136:	4798      	blx	r3
  404138:	4681      	mov	r9, r0
  40413a:	2000      	movs	r0, #0
  40413c:	4b2b      	ldr	r3, [pc, #172]	; (4041ec <parse_serial_packet+0x900>)
  40413e:	4798      	blx	r3
  404140:	4602      	mov	r2, r0
  404142:	482b      	ldr	r0, [pc, #172]	; (4041f0 <parse_serial_packet+0x904>)
  404144:	4649      	mov	r1, r9
  404146:	4f2b      	ldr	r7, [pc, #172]	; (4041f4 <parse_serial_packet+0x908>)
  404148:	47b8      	blx	r7
  40414a:	fa1f f28b 	uxth.w	r2, fp
  40414e:	3201      	adds	r2, #1
  404150:	4831      	ldr	r0, [pc, #196]	; (404218 <parse_serial_packet+0x92c>)
  404152:	4641      	mov	r1, r8
  404154:	4442      	add	r2, r8
  404156:	47b8      	blx	r7
  404158:	4b21      	ldr	r3, [pc, #132]	; (4041e0 <parse_serial_packet+0x8f4>)
  40415a:	6818      	ldr	r0, [r3, #0]
  40415c:	2100      	movs	r1, #0
  40415e:	460a      	mov	r2, r1
  404160:	460b      	mov	r3, r1
  404162:	4f26      	ldr	r7, [pc, #152]	; (4041fc <parse_serial_packet+0x910>)
  404164:	47b8      	blx	r7
  404166:	e36a      	b.n	40483e <parse_serial_packet+0xf52>
  404168:	fa1f f28b 	uxth.w	r2, fp
  40416c:	3201      	adds	r2, #1
  40416e:	482a      	ldr	r0, [pc, #168]	; (404218 <parse_serial_packet+0x92c>)
  404170:	4641      	mov	r1, r8
  404172:	4442      	add	r2, r8
  404174:	4b1f      	ldr	r3, [pc, #124]	; (4041f4 <parse_serial_packet+0x908>)
  404176:	4798      	blx	r3
  404178:	e361      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_START_WIFI_CONNECT_RESP:
		{
			p = data + 1;
  40417a:	f104 0805 	add.w	r8, r4, #5
			len = strlen(p);
  40417e:	4640      	mov	r0, r8
  404180:	4b24      	ldr	r3, [pc, #144]	; (404214 <parse_serial_packet+0x928>)
  404182:	4798      	blx	r3
  404184:	4683      	mov	fp, r0
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Start wifi connect ssid(%s), psk(%s).\r\n", p, p + len + 1));
  404186:	4b16      	ldr	r3, [pc, #88]	; (4041e0 <parse_serial_packet+0x8f4>)
  404188:	6818      	ldr	r0, [r3, #0]
  40418a:	b1f8      	cbz	r0, 4041cc <parse_serial_packet+0x8e0>
  40418c:	2100      	movs	r1, #0
  40418e:	f04f 32ff 	mov.w	r2, #4294967295
  404192:	460b      	mov	r3, r1
  404194:	4f13      	ldr	r7, [pc, #76]	; (4041e4 <parse_serial_packet+0x8f8>)
  404196:	47b8      	blx	r7
  404198:	4b13      	ldr	r3, [pc, #76]	; (4041e8 <parse_serial_packet+0x8fc>)
  40419a:	4798      	blx	r3
  40419c:	4681      	mov	r9, r0
  40419e:	2000      	movs	r0, #0
  4041a0:	4b12      	ldr	r3, [pc, #72]	; (4041ec <parse_serial_packet+0x900>)
  4041a2:	4798      	blx	r3
  4041a4:	4602      	mov	r2, r0
  4041a6:	4812      	ldr	r0, [pc, #72]	; (4041f0 <parse_serial_packet+0x904>)
  4041a8:	4649      	mov	r1, r9
  4041aa:	4f12      	ldr	r7, [pc, #72]	; (4041f4 <parse_serial_packet+0x908>)
  4041ac:	47b8      	blx	r7
  4041ae:	fa1f f28b 	uxth.w	r2, fp
  4041b2:	3201      	adds	r2, #1
  4041b4:	4819      	ldr	r0, [pc, #100]	; (40421c <parse_serial_packet+0x930>)
  4041b6:	4641      	mov	r1, r8
  4041b8:	4442      	add	r2, r8
  4041ba:	47b8      	blx	r7
  4041bc:	4b08      	ldr	r3, [pc, #32]	; (4041e0 <parse_serial_packet+0x8f4>)
  4041be:	6818      	ldr	r0, [r3, #0]
  4041c0:	2100      	movs	r1, #0
  4041c2:	460a      	mov	r2, r1
  4041c4:	460b      	mov	r3, r1
  4041c6:	4f0d      	ldr	r7, [pc, #52]	; (4041fc <parse_serial_packet+0x910>)
  4041c8:	47b8      	blx	r7
  4041ca:	e338      	b.n	40483e <parse_serial_packet+0xf52>
  4041cc:	fa1f f28b 	uxth.w	r2, fp
  4041d0:	3201      	adds	r2, #1
  4041d2:	4812      	ldr	r0, [pc, #72]	; (40421c <parse_serial_packet+0x930>)
  4041d4:	4641      	mov	r1, r8
  4041d6:	4442      	add	r2, r8
  4041d8:	4b06      	ldr	r3, [pc, #24]	; (4041f4 <parse_serial_packet+0x908>)
  4041da:	4798      	blx	r3
  4041dc:	e32f      	b.n	40483e <parse_serial_packet+0xf52>
  4041de:	bf00      	nop
  4041e0:	2001c748 	.word	0x2001c748
  4041e4:	0040204d 	.word	0x0040204d
  4041e8:	004024e5 	.word	0x004024e5
  4041ec:	00402525 	.word	0x00402525
  4041f0:	00408378 	.word	0x00408378
  4041f4:	004050a1 	.word	0x004050a1
  4041f8:	00408570 	.word	0x00408570
  4041fc:	00401e81 	.word	0x00401e81
  404200:	2001bb08 	.word	0x2001bb08
  404204:	00408584 	.word	0x00408584
  404208:	004085a0 	.word	0x004085a0
  40420c:	004085b0 	.word	0x004085b0
  404210:	004085c4 	.word	0x004085c4
  404214:	004059d1 	.word	0x004059d1
  404218:	004085dc 	.word	0x004085dc
  40421c:	004085fc 	.word	0x004085fc
		}
		
		
		case CMD_REQ_APP_OTAU_RESP:
		{
			if(*data == CMD_SUCCESS) {
  404220:	7923      	ldrb	r3, [r4, #4]
  404222:	bb23      	cbnz	r3, 40426e <parse_serial_packet+0x982>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Cortus APP update OK.\r\n"));
  404224:	4b94      	ldr	r3, [pc, #592]	; (404478 <parse_serial_packet+0xb8c>)
  404226:	6818      	ldr	r0, [r3, #0]
  404228:	b1d0      	cbz	r0, 404260 <parse_serial_packet+0x974>
  40422a:	2100      	movs	r1, #0
  40422c:	f04f 32ff 	mov.w	r2, #4294967295
  404230:	460b      	mov	r3, r1
  404232:	4f92      	ldr	r7, [pc, #584]	; (40447c <parse_serial_packet+0xb90>)
  404234:	47b8      	blx	r7
  404236:	4b92      	ldr	r3, [pc, #584]	; (404480 <parse_serial_packet+0xb94>)
  404238:	4798      	blx	r3
  40423a:	4607      	mov	r7, r0
  40423c:	2000      	movs	r0, #0
  40423e:	4b91      	ldr	r3, [pc, #580]	; (404484 <parse_serial_packet+0xb98>)
  404240:	4798      	blx	r3
  404242:	4602      	mov	r2, r0
  404244:	4890      	ldr	r0, [pc, #576]	; (404488 <parse_serial_packet+0xb9c>)
  404246:	4639      	mov	r1, r7
  404248:	4f90      	ldr	r7, [pc, #576]	; (40448c <parse_serial_packet+0xba0>)
  40424a:	47b8      	blx	r7
  40424c:	4890      	ldr	r0, [pc, #576]	; (404490 <parse_serial_packet+0xba4>)
  40424e:	47b8      	blx	r7
  404250:	4b89      	ldr	r3, [pc, #548]	; (404478 <parse_serial_packet+0xb8c>)
  404252:	6818      	ldr	r0, [r3, #0]
  404254:	2100      	movs	r1, #0
  404256:	460a      	mov	r2, r1
  404258:	460b      	mov	r3, r1
  40425a:	4f8e      	ldr	r7, [pc, #568]	; (404494 <parse_serial_packet+0xba8>)
  40425c:	47b8      	blx	r7
  40425e:	e002      	b.n	404266 <parse_serial_packet+0x97a>
  404260:	488b      	ldr	r0, [pc, #556]	; (404490 <parse_serial_packet+0xba4>)
  404262:	4b8a      	ldr	r3, [pc, #552]	; (40448c <parse_serial_packet+0xba0>)
  404264:	4798      	blx	r3
				led_blinking_mode = LED_MODE_OFF;
  404266:	2202      	movs	r2, #2
  404268:	4b8b      	ldr	r3, [pc, #556]	; (404498 <parse_serial_packet+0xbac>)
  40426a:	701a      	strb	r2, [r3, #0]
  40426c:	e2e7      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_INVALID_URL) {
  40426e:	2b07      	cmp	r3, #7
  404270:	d124      	bne.n	4042bc <parse_serial_packet+0x9d0>
				led_blinking_mode = LED_MODE_ON;
  404272:	2203      	movs	r2, #3
  404274:	4b88      	ldr	r3, [pc, #544]	; (404498 <parse_serial_packet+0xbac>)
  404276:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU invalid url.\r\n"));
  404278:	4b7f      	ldr	r3, [pc, #508]	; (404478 <parse_serial_packet+0xb8c>)
  40427a:	6818      	ldr	r0, [r3, #0]
  40427c:	b1d0      	cbz	r0, 4042b4 <parse_serial_packet+0x9c8>
  40427e:	2100      	movs	r1, #0
  404280:	f04f 32ff 	mov.w	r2, #4294967295
  404284:	460b      	mov	r3, r1
  404286:	4f7d      	ldr	r7, [pc, #500]	; (40447c <parse_serial_packet+0xb90>)
  404288:	47b8      	blx	r7
  40428a:	4b7d      	ldr	r3, [pc, #500]	; (404480 <parse_serial_packet+0xb94>)
  40428c:	4798      	blx	r3
  40428e:	4607      	mov	r7, r0
  404290:	2000      	movs	r0, #0
  404292:	4b7c      	ldr	r3, [pc, #496]	; (404484 <parse_serial_packet+0xb98>)
  404294:	4798      	blx	r3
  404296:	4602      	mov	r2, r0
  404298:	487b      	ldr	r0, [pc, #492]	; (404488 <parse_serial_packet+0xb9c>)
  40429a:	4639      	mov	r1, r7
  40429c:	4f7b      	ldr	r7, [pc, #492]	; (40448c <parse_serial_packet+0xba0>)
  40429e:	47b8      	blx	r7
  4042a0:	487e      	ldr	r0, [pc, #504]	; (40449c <parse_serial_packet+0xbb0>)
  4042a2:	47b8      	blx	r7
  4042a4:	4b74      	ldr	r3, [pc, #464]	; (404478 <parse_serial_packet+0xb8c>)
  4042a6:	6818      	ldr	r0, [r3, #0]
  4042a8:	2100      	movs	r1, #0
  4042aa:	460a      	mov	r2, r1
  4042ac:	460b      	mov	r3, r1
  4042ae:	4f79      	ldr	r7, [pc, #484]	; (404494 <parse_serial_packet+0xba8>)
  4042b0:	47b8      	blx	r7
  4042b2:	e2c4      	b.n	40483e <parse_serial_packet+0xf52>
  4042b4:	4879      	ldr	r0, [pc, #484]	; (40449c <parse_serial_packet+0xbb0>)
  4042b6:	4b75      	ldr	r3, [pc, #468]	; (40448c <parse_serial_packet+0xba0>)
  4042b8:	4798      	blx	r3
  4042ba:	e2c0      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_OTAU_DL_FAILED) {
  4042bc:	2b08      	cmp	r3, #8
  4042be:	d124      	bne.n	40430a <parse_serial_packet+0xa1e>
				led_blinking_mode = LED_MODE_ON;
  4042c0:	2203      	movs	r2, #3
  4042c2:	4b75      	ldr	r3, [pc, #468]	; (404498 <parse_serial_packet+0xbac>)
  4042c4:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU download failed.\r\n"));
  4042c6:	4b6c      	ldr	r3, [pc, #432]	; (404478 <parse_serial_packet+0xb8c>)
  4042c8:	6818      	ldr	r0, [r3, #0]
  4042ca:	b1d0      	cbz	r0, 404302 <parse_serial_packet+0xa16>
  4042cc:	2100      	movs	r1, #0
  4042ce:	f04f 32ff 	mov.w	r2, #4294967295
  4042d2:	460b      	mov	r3, r1
  4042d4:	4f69      	ldr	r7, [pc, #420]	; (40447c <parse_serial_packet+0xb90>)
  4042d6:	47b8      	blx	r7
  4042d8:	4b69      	ldr	r3, [pc, #420]	; (404480 <parse_serial_packet+0xb94>)
  4042da:	4798      	blx	r3
  4042dc:	4607      	mov	r7, r0
  4042de:	2000      	movs	r0, #0
  4042e0:	4b68      	ldr	r3, [pc, #416]	; (404484 <parse_serial_packet+0xb98>)
  4042e2:	4798      	blx	r3
  4042e4:	4602      	mov	r2, r0
  4042e6:	4868      	ldr	r0, [pc, #416]	; (404488 <parse_serial_packet+0xb9c>)
  4042e8:	4639      	mov	r1, r7
  4042ea:	4f68      	ldr	r7, [pc, #416]	; (40448c <parse_serial_packet+0xba0>)
  4042ec:	47b8      	blx	r7
  4042ee:	486c      	ldr	r0, [pc, #432]	; (4044a0 <parse_serial_packet+0xbb4>)
  4042f0:	47b8      	blx	r7
  4042f2:	4b61      	ldr	r3, [pc, #388]	; (404478 <parse_serial_packet+0xb8c>)
  4042f4:	6818      	ldr	r0, [r3, #0]
  4042f6:	2100      	movs	r1, #0
  4042f8:	460a      	mov	r2, r1
  4042fa:	460b      	mov	r3, r1
  4042fc:	4f65      	ldr	r7, [pc, #404]	; (404494 <parse_serial_packet+0xba8>)
  4042fe:	47b8      	blx	r7
  404300:	e29d      	b.n	40483e <parse_serial_packet+0xf52>
  404302:	4867      	ldr	r0, [pc, #412]	; (4044a0 <parse_serial_packet+0xbb4>)
  404304:	4b61      	ldr	r3, [pc, #388]	; (40448c <parse_serial_packet+0xba0>)
  404306:	4798      	blx	r3
  404308:	e299      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_OTAU_SW_FAILED) {
  40430a:	2b09      	cmp	r3, #9
  40430c:	f040 8297 	bne.w	40483e <parse_serial_packet+0xf52>
				led_blinking_mode = LED_MODE_ON;
  404310:	2203      	movs	r2, #3
  404312:	4b61      	ldr	r3, [pc, #388]	; (404498 <parse_serial_packet+0xbac>)
  404314:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: Switch OTAU image failed.\r\n"));
  404316:	4b58      	ldr	r3, [pc, #352]	; (404478 <parse_serial_packet+0xb8c>)
  404318:	6818      	ldr	r0, [r3, #0]
  40431a:	b1d0      	cbz	r0, 404352 <parse_serial_packet+0xa66>
  40431c:	2100      	movs	r1, #0
  40431e:	f04f 32ff 	mov.w	r2, #4294967295
  404322:	460b      	mov	r3, r1
  404324:	4f55      	ldr	r7, [pc, #340]	; (40447c <parse_serial_packet+0xb90>)
  404326:	47b8      	blx	r7
  404328:	4b55      	ldr	r3, [pc, #340]	; (404480 <parse_serial_packet+0xb94>)
  40432a:	4798      	blx	r3
  40432c:	4607      	mov	r7, r0
  40432e:	2000      	movs	r0, #0
  404330:	4b54      	ldr	r3, [pc, #336]	; (404484 <parse_serial_packet+0xb98>)
  404332:	4798      	blx	r3
  404334:	4602      	mov	r2, r0
  404336:	4854      	ldr	r0, [pc, #336]	; (404488 <parse_serial_packet+0xb9c>)
  404338:	4639      	mov	r1, r7
  40433a:	4f54      	ldr	r7, [pc, #336]	; (40448c <parse_serial_packet+0xba0>)
  40433c:	47b8      	blx	r7
  40433e:	4859      	ldr	r0, [pc, #356]	; (4044a4 <parse_serial_packet+0xbb8>)
  404340:	47b8      	blx	r7
  404342:	4b4d      	ldr	r3, [pc, #308]	; (404478 <parse_serial_packet+0xb8c>)
  404344:	6818      	ldr	r0, [r3, #0]
  404346:	2100      	movs	r1, #0
  404348:	460a      	mov	r2, r1
  40434a:	460b      	mov	r3, r1
  40434c:	4f51      	ldr	r7, [pc, #324]	; (404494 <parse_serial_packet+0xba8>)
  40434e:	47b8      	blx	r7
  404350:	e275      	b.n	40483e <parse_serial_packet+0xf52>
  404352:	4854      	ldr	r0, [pc, #336]	; (4044a4 <parse_serial_packet+0xbb8>)
  404354:	4b4d      	ldr	r3, [pc, #308]	; (40448c <parse_serial_packet+0xba0>)
  404356:	4798      	blx	r3
  404358:	e271      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_REQ_WIFI_FW_OTAU_RESP:
		{
			if(*data == CMD_SUCCESS) {
  40435a:	7923      	ldrb	r3, [r4, #4]
  40435c:	bb0b      	cbnz	r3, 4043a2 <parse_serial_packet+0xab6>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("WiFi firmware update OK.\r\n"));
  40435e:	4b46      	ldr	r3, [pc, #280]	; (404478 <parse_serial_packet+0xb8c>)
  404360:	6818      	ldr	r0, [r3, #0]
  404362:	b1d0      	cbz	r0, 40439a <parse_serial_packet+0xaae>
  404364:	2100      	movs	r1, #0
  404366:	f04f 32ff 	mov.w	r2, #4294967295
  40436a:	460b      	mov	r3, r1
  40436c:	4f43      	ldr	r7, [pc, #268]	; (40447c <parse_serial_packet+0xb90>)
  40436e:	47b8      	blx	r7
  404370:	4b43      	ldr	r3, [pc, #268]	; (404480 <parse_serial_packet+0xb94>)
  404372:	4798      	blx	r3
  404374:	4607      	mov	r7, r0
  404376:	2000      	movs	r0, #0
  404378:	4b42      	ldr	r3, [pc, #264]	; (404484 <parse_serial_packet+0xb98>)
  40437a:	4798      	blx	r3
  40437c:	4602      	mov	r2, r0
  40437e:	4842      	ldr	r0, [pc, #264]	; (404488 <parse_serial_packet+0xb9c>)
  404380:	4639      	mov	r1, r7
  404382:	4f42      	ldr	r7, [pc, #264]	; (40448c <parse_serial_packet+0xba0>)
  404384:	47b8      	blx	r7
  404386:	4848      	ldr	r0, [pc, #288]	; (4044a8 <parse_serial_packet+0xbbc>)
  404388:	47b8      	blx	r7
  40438a:	4b3b      	ldr	r3, [pc, #236]	; (404478 <parse_serial_packet+0xb8c>)
  40438c:	6818      	ldr	r0, [r3, #0]
  40438e:	2100      	movs	r1, #0
  404390:	460a      	mov	r2, r1
  404392:	460b      	mov	r3, r1
  404394:	4f3f      	ldr	r7, [pc, #252]	; (404494 <parse_serial_packet+0xba8>)
  404396:	47b8      	blx	r7
  404398:	e251      	b.n	40483e <parse_serial_packet+0xf52>
  40439a:	4843      	ldr	r0, [pc, #268]	; (4044a8 <parse_serial_packet+0xbbc>)
  40439c:	4b3b      	ldr	r3, [pc, #236]	; (40448c <parse_serial_packet+0xba0>)
  40439e:	4798      	blx	r3
  4043a0:	e24d      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_INVALID_URL) {
  4043a2:	2b07      	cmp	r3, #7
  4043a4:	d121      	bne.n	4043ea <parse_serial_packet+0xafe>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU invalid url.\r\n"));
  4043a6:	4b34      	ldr	r3, [pc, #208]	; (404478 <parse_serial_packet+0xb8c>)
  4043a8:	6818      	ldr	r0, [r3, #0]
  4043aa:	b1d0      	cbz	r0, 4043e2 <parse_serial_packet+0xaf6>
  4043ac:	2100      	movs	r1, #0
  4043ae:	f04f 32ff 	mov.w	r2, #4294967295
  4043b2:	460b      	mov	r3, r1
  4043b4:	4f31      	ldr	r7, [pc, #196]	; (40447c <parse_serial_packet+0xb90>)
  4043b6:	47b8      	blx	r7
  4043b8:	4b31      	ldr	r3, [pc, #196]	; (404480 <parse_serial_packet+0xb94>)
  4043ba:	4798      	blx	r3
  4043bc:	4607      	mov	r7, r0
  4043be:	2000      	movs	r0, #0
  4043c0:	4b30      	ldr	r3, [pc, #192]	; (404484 <parse_serial_packet+0xb98>)
  4043c2:	4798      	blx	r3
  4043c4:	4602      	mov	r2, r0
  4043c6:	4830      	ldr	r0, [pc, #192]	; (404488 <parse_serial_packet+0xb9c>)
  4043c8:	4639      	mov	r1, r7
  4043ca:	4f30      	ldr	r7, [pc, #192]	; (40448c <parse_serial_packet+0xba0>)
  4043cc:	47b8      	blx	r7
  4043ce:	4833      	ldr	r0, [pc, #204]	; (40449c <parse_serial_packet+0xbb0>)
  4043d0:	47b8      	blx	r7
  4043d2:	4b29      	ldr	r3, [pc, #164]	; (404478 <parse_serial_packet+0xb8c>)
  4043d4:	6818      	ldr	r0, [r3, #0]
  4043d6:	2100      	movs	r1, #0
  4043d8:	460a      	mov	r2, r1
  4043da:	460b      	mov	r3, r1
  4043dc:	4f2d      	ldr	r7, [pc, #180]	; (404494 <parse_serial_packet+0xba8>)
  4043de:	47b8      	blx	r7
  4043e0:	e22d      	b.n	40483e <parse_serial_packet+0xf52>
  4043e2:	482e      	ldr	r0, [pc, #184]	; (40449c <parse_serial_packet+0xbb0>)
  4043e4:	4b29      	ldr	r3, [pc, #164]	; (40448c <parse_serial_packet+0xba0>)
  4043e6:	4798      	blx	r3
  4043e8:	e229      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_OTAU_DL_FAILED) {
  4043ea:	2b08      	cmp	r3, #8
  4043ec:	d121      	bne.n	404432 <parse_serial_packet+0xb46>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU download failed.\r\n"));
  4043ee:	4b22      	ldr	r3, [pc, #136]	; (404478 <parse_serial_packet+0xb8c>)
  4043f0:	6818      	ldr	r0, [r3, #0]
  4043f2:	b1d0      	cbz	r0, 40442a <parse_serial_packet+0xb3e>
  4043f4:	2100      	movs	r1, #0
  4043f6:	f04f 32ff 	mov.w	r2, #4294967295
  4043fa:	460b      	mov	r3, r1
  4043fc:	4f1f      	ldr	r7, [pc, #124]	; (40447c <parse_serial_packet+0xb90>)
  4043fe:	47b8      	blx	r7
  404400:	4b1f      	ldr	r3, [pc, #124]	; (404480 <parse_serial_packet+0xb94>)
  404402:	4798      	blx	r3
  404404:	4607      	mov	r7, r0
  404406:	2000      	movs	r0, #0
  404408:	4b1e      	ldr	r3, [pc, #120]	; (404484 <parse_serial_packet+0xb98>)
  40440a:	4798      	blx	r3
  40440c:	4602      	mov	r2, r0
  40440e:	481e      	ldr	r0, [pc, #120]	; (404488 <parse_serial_packet+0xb9c>)
  404410:	4639      	mov	r1, r7
  404412:	4f1e      	ldr	r7, [pc, #120]	; (40448c <parse_serial_packet+0xba0>)
  404414:	47b8      	blx	r7
  404416:	4822      	ldr	r0, [pc, #136]	; (4044a0 <parse_serial_packet+0xbb4>)
  404418:	47b8      	blx	r7
  40441a:	4b17      	ldr	r3, [pc, #92]	; (404478 <parse_serial_packet+0xb8c>)
  40441c:	6818      	ldr	r0, [r3, #0]
  40441e:	2100      	movs	r1, #0
  404420:	460a      	mov	r2, r1
  404422:	460b      	mov	r3, r1
  404424:	4f1b      	ldr	r7, [pc, #108]	; (404494 <parse_serial_packet+0xba8>)
  404426:	47b8      	blx	r7
  404428:	e209      	b.n	40483e <parse_serial_packet+0xf52>
  40442a:	481d      	ldr	r0, [pc, #116]	; (4044a0 <parse_serial_packet+0xbb4>)
  40442c:	4b17      	ldr	r3, [pc, #92]	; (40448c <parse_serial_packet+0xba0>)
  40442e:	4798      	blx	r3
  404430:	e205      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else if(*data == CMD_OTAU_SW_FAILED) {
  404432:	2b09      	cmp	r3, #9
  404434:	f040 8203 	bne.w	40483e <parse_serial_packet+0xf52>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: Switch OTAU image failed.\r\n"));
  404438:	4b0f      	ldr	r3, [pc, #60]	; (404478 <parse_serial_packet+0xb8c>)
  40443a:	6818      	ldr	r0, [r3, #0]
  40443c:	2800      	cmp	r0, #0
  40443e:	d035      	beq.n	4044ac <parse_serial_packet+0xbc0>
  404440:	2100      	movs	r1, #0
  404442:	f04f 32ff 	mov.w	r2, #4294967295
  404446:	460b      	mov	r3, r1
  404448:	4f0c      	ldr	r7, [pc, #48]	; (40447c <parse_serial_packet+0xb90>)
  40444a:	47b8      	blx	r7
  40444c:	4b0c      	ldr	r3, [pc, #48]	; (404480 <parse_serial_packet+0xb94>)
  40444e:	4798      	blx	r3
  404450:	4607      	mov	r7, r0
  404452:	2000      	movs	r0, #0
  404454:	4b0b      	ldr	r3, [pc, #44]	; (404484 <parse_serial_packet+0xb98>)
  404456:	4798      	blx	r3
  404458:	4602      	mov	r2, r0
  40445a:	480b      	ldr	r0, [pc, #44]	; (404488 <parse_serial_packet+0xb9c>)
  40445c:	4639      	mov	r1, r7
  40445e:	4f0b      	ldr	r7, [pc, #44]	; (40448c <parse_serial_packet+0xba0>)
  404460:	47b8      	blx	r7
  404462:	4810      	ldr	r0, [pc, #64]	; (4044a4 <parse_serial_packet+0xbb8>)
  404464:	47b8      	blx	r7
  404466:	4b04      	ldr	r3, [pc, #16]	; (404478 <parse_serial_packet+0xb8c>)
  404468:	6818      	ldr	r0, [r3, #0]
  40446a:	2100      	movs	r1, #0
  40446c:	460a      	mov	r2, r1
  40446e:	460b      	mov	r3, r1
  404470:	4f08      	ldr	r7, [pc, #32]	; (404494 <parse_serial_packet+0xba8>)
  404472:	47b8      	blx	r7
  404474:	e1e3      	b.n	40483e <parse_serial_packet+0xf52>
  404476:	bf00      	nop
  404478:	2001c748 	.word	0x2001c748
  40447c:	0040204d 	.word	0x0040204d
  404480:	004024e5 	.word	0x004024e5
  404484:	00402525 	.word	0x00402525
  404488:	00408378 	.word	0x00408378
  40448c:	004050a1 	.word	0x004050a1
  404490:	00408624 	.word	0x00408624
  404494:	00401e81 	.word	0x00401e81
  404498:	20000029 	.word	0x20000029
  40449c:	0040863c 	.word	0x0040863c
  4044a0:	00408658 	.word	0x00408658
  4044a4:	00408678 	.word	0x00408678
  4044a8:	0040869c 	.word	0x0040869c
  4044ac:	488a      	ldr	r0, [pc, #552]	; (4046d8 <parse_serial_packet+0xdec>)
  4044ae:	4b8b      	ldr	r3, [pc, #556]	; (4046dc <parse_serial_packet+0xdf0>)
  4044b0:	4798      	blx	r3
  4044b2:	e1c4      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_REQ_SET_APP_OTAU_URL_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Set app otau url OK.\r\n"));
  4044b4:	4b8a      	ldr	r3, [pc, #552]	; (4046e0 <parse_serial_packet+0xdf4>)
  4044b6:	6818      	ldr	r0, [r3, #0]
  4044b8:	b1d0      	cbz	r0, 4044f0 <parse_serial_packet+0xc04>
  4044ba:	2100      	movs	r1, #0
  4044bc:	f04f 32ff 	mov.w	r2, #4294967295
  4044c0:	460b      	mov	r3, r1
  4044c2:	4f88      	ldr	r7, [pc, #544]	; (4046e4 <parse_serial_packet+0xdf8>)
  4044c4:	47b8      	blx	r7
  4044c6:	4b88      	ldr	r3, [pc, #544]	; (4046e8 <parse_serial_packet+0xdfc>)
  4044c8:	4798      	blx	r3
  4044ca:	4607      	mov	r7, r0
  4044cc:	2000      	movs	r0, #0
  4044ce:	4b87      	ldr	r3, [pc, #540]	; (4046ec <parse_serial_packet+0xe00>)
  4044d0:	4798      	blx	r3
  4044d2:	4602      	mov	r2, r0
  4044d4:	4886      	ldr	r0, [pc, #536]	; (4046f0 <parse_serial_packet+0xe04>)
  4044d6:	4639      	mov	r1, r7
  4044d8:	4f80      	ldr	r7, [pc, #512]	; (4046dc <parse_serial_packet+0xdf0>)
  4044da:	47b8      	blx	r7
  4044dc:	4885      	ldr	r0, [pc, #532]	; (4046f4 <parse_serial_packet+0xe08>)
  4044de:	47b8      	blx	r7
  4044e0:	4b7f      	ldr	r3, [pc, #508]	; (4046e0 <parse_serial_packet+0xdf4>)
  4044e2:	6818      	ldr	r0, [r3, #0]
  4044e4:	2100      	movs	r1, #0
  4044e6:	460a      	mov	r2, r1
  4044e8:	460b      	mov	r3, r1
  4044ea:	4f83      	ldr	r7, [pc, #524]	; (4046f8 <parse_serial_packet+0xe0c>)
  4044ec:	47b8      	blx	r7
  4044ee:	e002      	b.n	4044f6 <parse_serial_packet+0xc0a>
  4044f0:	4880      	ldr	r0, [pc, #512]	; (4046f4 <parse_serial_packet+0xe08>)
  4044f2:	4b7a      	ldr	r3, [pc, #488]	; (4046dc <parse_serial_packet+0xdf0>)
  4044f4:	4798      	blx	r3
			config_wifi_fw_otau_url();
  4044f6:	4b81      	ldr	r3, [pc, #516]	; (4046fc <parse_serial_packet+0xe10>)
  4044f8:	4798      	blx	r3
  4044fa:	e1a0      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_REQ_SET_WIFI_FW_OTAU_URL_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Set wifi firmware otau url OK.\r\n"));
  4044fc:	4b78      	ldr	r3, [pc, #480]	; (4046e0 <parse_serial_packet+0xdf4>)
  4044fe:	6818      	ldr	r0, [r3, #0]
  404500:	b1d0      	cbz	r0, 404538 <parse_serial_packet+0xc4c>
  404502:	2100      	movs	r1, #0
  404504:	f04f 32ff 	mov.w	r2, #4294967295
  404508:	460b      	mov	r3, r1
  40450a:	4f76      	ldr	r7, [pc, #472]	; (4046e4 <parse_serial_packet+0xdf8>)
  40450c:	47b8      	blx	r7
  40450e:	4b76      	ldr	r3, [pc, #472]	; (4046e8 <parse_serial_packet+0xdfc>)
  404510:	4798      	blx	r3
  404512:	4607      	mov	r7, r0
  404514:	2000      	movs	r0, #0
  404516:	4b75      	ldr	r3, [pc, #468]	; (4046ec <parse_serial_packet+0xe00>)
  404518:	4798      	blx	r3
  40451a:	4602      	mov	r2, r0
  40451c:	4874      	ldr	r0, [pc, #464]	; (4046f0 <parse_serial_packet+0xe04>)
  40451e:	4639      	mov	r1, r7
  404520:	4f6e      	ldr	r7, [pc, #440]	; (4046dc <parse_serial_packet+0xdf0>)
  404522:	47b8      	blx	r7
  404524:	4876      	ldr	r0, [pc, #472]	; (404700 <parse_serial_packet+0xe14>)
  404526:	47b8      	blx	r7
  404528:	4b6d      	ldr	r3, [pc, #436]	; (4046e0 <parse_serial_packet+0xdf4>)
  40452a:	6818      	ldr	r0, [r3, #0]
  40452c:	2100      	movs	r1, #0
  40452e:	460a      	mov	r2, r1
  404530:	460b      	mov	r3, r1
  404532:	4f71      	ldr	r7, [pc, #452]	; (4046f8 <parse_serial_packet+0xe0c>)
  404534:	47b8      	blx	r7
  404536:	e002      	b.n	40453e <parse_serial_packet+0xc52>
  404538:	4871      	ldr	r0, [pc, #452]	; (404700 <parse_serial_packet+0xe14>)
  40453a:	4b68      	ldr	r3, [pc, #416]	; (4046dc <parse_serial_packet+0xdf0>)
  40453c:	4798      	blx	r3

/* Send connect command to start server connecting */
static void start_wifi_connect(void)
{
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  40453e:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 404720 <parse_serial_packet+0xe34>
  404542:	f10d 0818 	add.w	r8, sp, #24
  404546:	f848 9d14 	str.w	r9, [r8, #-20]!

static uint16_t form_serial_packet(uint8_t cmdid, uint8_t *data, uint8_t datalen, uint8_t *buf)
{
	uint8_t *p = buf;

	*p++ = SERIAL_SOF;
  40454a:	4f6e      	ldr	r7, [pc, #440]	; (404704 <parse_serial_packet+0xe18>)
  40454c:	237e      	movs	r3, #126	; 0x7e
  40454e:	703b      	strb	r3, [r7, #0]
	*p++ = ENCRYPT_MODE;
  404550:	f04f 0b00 	mov.w	fp, #0
  404554:	f887 b001 	strb.w	fp, [r7, #1]
	*p++ = datalen + 1;
  404558:	2301      	movs	r3, #1
  40455a:	70bb      	strb	r3, [r7, #2]
	*p++ = cmdid;
  40455c:	2321      	movs	r3, #33	; 0x21
  40455e:	70fb      	strb	r3, [r7, #3]
	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
		p = p + datalen;
	}
	*p = sum8(buf, (p - buf));
  404560:	4638      	mov	r0, r7
  404562:	2104      	movs	r1, #4
  404564:	47b0      	blx	r6
  404566:	7138      	strb	r0, [r7, #4]
	serial_out_pk_t *out_data = &send_packet;
	static uint8_t pkt_buf[16];
	uint16_t pkt_len;
	
	pkt_len = form_serial_packet(CMD_CONNECT, NULL, 0, pkt_buf);
	out_data->buf = pkt_buf;
  404568:	f8c9 7000 	str.w	r7, [r9]
	out_data->len = pkt_len;
  40456c:	2305      	movs	r3, #5
  40456e:	f8c9 3004 	str.w	r3, [r9, #4]
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
  404572:	4b65      	ldr	r3, [pc, #404]	; (404708 <parse_serial_packet+0xe1c>)
  404574:	6818      	ldr	r0, [r3, #0]
  404576:	4641      	mov	r1, r8
  404578:	f04f 32ff 	mov.w	r2, #4294967295
  40457c:	465b      	mov	r3, fp
  40457e:	4f5e      	ldr	r7, [pc, #376]	; (4046f8 <parse_serial_packet+0xe0c>)
  404580:	47b8      	blx	r7
  404582:	e15c      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		
		case CMD_WIFI_CLOUD_READY:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi connect to Cloud OK\r\n"));
  404584:	4b56      	ldr	r3, [pc, #344]	; (4046e0 <parse_serial_packet+0xdf4>)
  404586:	6818      	ldr	r0, [r3, #0]
  404588:	b1d0      	cbz	r0, 4045c0 <parse_serial_packet+0xcd4>
  40458a:	2100      	movs	r1, #0
  40458c:	f04f 32ff 	mov.w	r2, #4294967295
  404590:	460b      	mov	r3, r1
  404592:	4f54      	ldr	r7, [pc, #336]	; (4046e4 <parse_serial_packet+0xdf8>)
  404594:	47b8      	blx	r7
  404596:	4b54      	ldr	r3, [pc, #336]	; (4046e8 <parse_serial_packet+0xdfc>)
  404598:	4798      	blx	r3
  40459a:	4607      	mov	r7, r0
  40459c:	2000      	movs	r0, #0
  40459e:	4b53      	ldr	r3, [pc, #332]	; (4046ec <parse_serial_packet+0xe00>)
  4045a0:	4798      	blx	r3
  4045a2:	4602      	mov	r2, r0
  4045a4:	4852      	ldr	r0, [pc, #328]	; (4046f0 <parse_serial_packet+0xe04>)
  4045a6:	4639      	mov	r1, r7
  4045a8:	4f4c      	ldr	r7, [pc, #304]	; (4046dc <parse_serial_packet+0xdf0>)
  4045aa:	47b8      	blx	r7
  4045ac:	4857      	ldr	r0, [pc, #348]	; (40470c <parse_serial_packet+0xe20>)
  4045ae:	47b8      	blx	r7
  4045b0:	4b4b      	ldr	r3, [pc, #300]	; (4046e0 <parse_serial_packet+0xdf4>)
  4045b2:	6818      	ldr	r0, [r3, #0]
  4045b4:	2100      	movs	r1, #0
  4045b6:	460a      	mov	r2, r1
  4045b8:	460b      	mov	r3, r1
  4045ba:	4f4f      	ldr	r7, [pc, #316]	; (4046f8 <parse_serial_packet+0xe0c>)
  4045bc:	47b8      	blx	r7
  4045be:	e13e      	b.n	40483e <parse_serial_packet+0xf52>
  4045c0:	4852      	ldr	r0, [pc, #328]	; (40470c <parse_serial_packet+0xe20>)
  4045c2:	4b46      	ldr	r3, [pc, #280]	; (4046dc <parse_serial_packet+0xdf0>)
  4045c4:	4798      	blx	r3
  4045c6:	e13a      	b.n	40483e <parse_serial_packet+0xf52>
			break;
		}
		case CUSTOMIZE_CMD_CHANGE_UART_CFG_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi return get uart cfg OK\r\n"));
  4045c8:	4b45      	ldr	r3, [pc, #276]	; (4046e0 <parse_serial_packet+0xdf4>)
  4045ca:	6818      	ldr	r0, [r3, #0]
  4045cc:	b1d0      	cbz	r0, 404604 <parse_serial_packet+0xd18>
  4045ce:	2100      	movs	r1, #0
  4045d0:	f04f 32ff 	mov.w	r2, #4294967295
  4045d4:	460b      	mov	r3, r1
  4045d6:	4f43      	ldr	r7, [pc, #268]	; (4046e4 <parse_serial_packet+0xdf8>)
  4045d8:	47b8      	blx	r7
  4045da:	4b43      	ldr	r3, [pc, #268]	; (4046e8 <parse_serial_packet+0xdfc>)
  4045dc:	4798      	blx	r3
  4045de:	4607      	mov	r7, r0
  4045e0:	2000      	movs	r0, #0
  4045e2:	4b42      	ldr	r3, [pc, #264]	; (4046ec <parse_serial_packet+0xe00>)
  4045e4:	4798      	blx	r3
  4045e6:	4602      	mov	r2, r0
  4045e8:	4841      	ldr	r0, [pc, #260]	; (4046f0 <parse_serial_packet+0xe04>)
  4045ea:	4639      	mov	r1, r7
  4045ec:	4f3b      	ldr	r7, [pc, #236]	; (4046dc <parse_serial_packet+0xdf0>)
  4045ee:	47b8      	blx	r7
  4045f0:	4847      	ldr	r0, [pc, #284]	; (404710 <parse_serial_packet+0xe24>)
  4045f2:	47b8      	blx	r7
  4045f4:	4b3a      	ldr	r3, [pc, #232]	; (4046e0 <parse_serial_packet+0xdf4>)
  4045f6:	6818      	ldr	r0, [r3, #0]
  4045f8:	2100      	movs	r1, #0
  4045fa:	460a      	mov	r2, r1
  4045fc:	460b      	mov	r3, r1
  4045fe:	4f3e      	ldr	r7, [pc, #248]	; (4046f8 <parse_serial_packet+0xe0c>)
  404600:	47b8      	blx	r7
  404602:	e11c      	b.n	40483e <parse_serial_packet+0xf52>
  404604:	4842      	ldr	r0, [pc, #264]	; (404710 <parse_serial_packet+0xe24>)
  404606:	4b35      	ldr	r3, [pc, #212]	; (4046dc <parse_serial_packet+0xdf0>)
  404608:	4798      	blx	r3
  40460a:	e118      	b.n	40483e <parse_serial_packet+0xf52>
			}
			break;
		}

		case CMD_UDP_PACKET_JSONCONTROL_PACKET:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UDP packet jsoncontrol packet.\r\n"));
  40460c:	4b34      	ldr	r3, [pc, #208]	; (4046e0 <parse_serial_packet+0xdf4>)
  40460e:	6818      	ldr	r0, [r3, #0]
  404610:	b1d0      	cbz	r0, 404648 <parse_serial_packet+0xd5c>
  404612:	2100      	movs	r1, #0
  404614:	f04f 32ff 	mov.w	r2, #4294967295
  404618:	460b      	mov	r3, r1
  40461a:	4f32      	ldr	r7, [pc, #200]	; (4046e4 <parse_serial_packet+0xdf8>)
  40461c:	47b8      	blx	r7
  40461e:	4b32      	ldr	r3, [pc, #200]	; (4046e8 <parse_serial_packet+0xdfc>)
  404620:	4798      	blx	r3
  404622:	4607      	mov	r7, r0
  404624:	2000      	movs	r0, #0
  404626:	4b31      	ldr	r3, [pc, #196]	; (4046ec <parse_serial_packet+0xe00>)
  404628:	4798      	blx	r3
  40462a:	4602      	mov	r2, r0
  40462c:	4830      	ldr	r0, [pc, #192]	; (4046f0 <parse_serial_packet+0xe04>)
  40462e:	4639      	mov	r1, r7
  404630:	4f2a      	ldr	r7, [pc, #168]	; (4046dc <parse_serial_packet+0xdf0>)
  404632:	47b8      	blx	r7
  404634:	4837      	ldr	r0, [pc, #220]	; (404714 <parse_serial_packet+0xe28>)
  404636:	47b8      	blx	r7
  404638:	4b29      	ldr	r3, [pc, #164]	; (4046e0 <parse_serial_packet+0xdf4>)
  40463a:	6818      	ldr	r0, [r3, #0]
  40463c:	2100      	movs	r1, #0
  40463e:	460a      	mov	r2, r1
  404640:	460b      	mov	r3, r1
  404642:	4f2d      	ldr	r7, [pc, #180]	; (4046f8 <parse_serial_packet+0xe0c>)
  404644:	47b8      	blx	r7
  404646:	e0fa      	b.n	40483e <parse_serial_packet+0xf52>
  404648:	4832      	ldr	r0, [pc, #200]	; (404714 <parse_serial_packet+0xe28>)
  40464a:	4b24      	ldr	r3, [pc, #144]	; (4046dc <parse_serial_packet+0xdf0>)
  40464c:	4798      	blx	r3
  40464e:	e0f6      	b.n	40483e <parse_serial_packet+0xf52>
		break;
		
		case CMD_UDP_PACKET_UNKNOWN_PACKET:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UDP packet unknown packet.\r\n"));
  404650:	4b23      	ldr	r3, [pc, #140]	; (4046e0 <parse_serial_packet+0xdf4>)
  404652:	6818      	ldr	r0, [r3, #0]
  404654:	b1d0      	cbz	r0, 40468c <parse_serial_packet+0xda0>
  404656:	2100      	movs	r1, #0
  404658:	f04f 32ff 	mov.w	r2, #4294967295
  40465c:	460b      	mov	r3, r1
  40465e:	4f21      	ldr	r7, [pc, #132]	; (4046e4 <parse_serial_packet+0xdf8>)
  404660:	47b8      	blx	r7
  404662:	4b21      	ldr	r3, [pc, #132]	; (4046e8 <parse_serial_packet+0xdfc>)
  404664:	4798      	blx	r3
  404666:	4607      	mov	r7, r0
  404668:	2000      	movs	r0, #0
  40466a:	4b20      	ldr	r3, [pc, #128]	; (4046ec <parse_serial_packet+0xe00>)
  40466c:	4798      	blx	r3
  40466e:	4602      	mov	r2, r0
  404670:	481f      	ldr	r0, [pc, #124]	; (4046f0 <parse_serial_packet+0xe04>)
  404672:	4639      	mov	r1, r7
  404674:	4f19      	ldr	r7, [pc, #100]	; (4046dc <parse_serial_packet+0xdf0>)
  404676:	47b8      	blx	r7
  404678:	4827      	ldr	r0, [pc, #156]	; (404718 <parse_serial_packet+0xe2c>)
  40467a:	47b8      	blx	r7
  40467c:	4b18      	ldr	r3, [pc, #96]	; (4046e0 <parse_serial_packet+0xdf4>)
  40467e:	6818      	ldr	r0, [r3, #0]
  404680:	2100      	movs	r1, #0
  404682:	460a      	mov	r2, r1
  404684:	460b      	mov	r3, r1
  404686:	4f1c      	ldr	r7, [pc, #112]	; (4046f8 <parse_serial_packet+0xe0c>)
  404688:	47b8      	blx	r7
  40468a:	e0d8      	b.n	40483e <parse_serial_packet+0xf52>
  40468c:	4822      	ldr	r0, [pc, #136]	; (404718 <parse_serial_packet+0xe2c>)
  40468e:	4b13      	ldr	r3, [pc, #76]	; (4046dc <parse_serial_packet+0xdf0>)
  404690:	4798      	blx	r3
  404692:	e0d4      	b.n	40483e <parse_serial_packet+0xf52>
		break;
		
		case CMD_OUT_OF_MEMORY:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: out of memory.\r\n"));
  404694:	4b12      	ldr	r3, [pc, #72]	; (4046e0 <parse_serial_packet+0xdf4>)
  404696:	6818      	ldr	r0, [r3, #0]
  404698:	b1d0      	cbz	r0, 4046d0 <parse_serial_packet+0xde4>
  40469a:	2100      	movs	r1, #0
  40469c:	f04f 32ff 	mov.w	r2, #4294967295
  4046a0:	460b      	mov	r3, r1
  4046a2:	4f10      	ldr	r7, [pc, #64]	; (4046e4 <parse_serial_packet+0xdf8>)
  4046a4:	47b8      	blx	r7
  4046a6:	4b10      	ldr	r3, [pc, #64]	; (4046e8 <parse_serial_packet+0xdfc>)
  4046a8:	4798      	blx	r3
  4046aa:	4607      	mov	r7, r0
  4046ac:	2000      	movs	r0, #0
  4046ae:	4b0f      	ldr	r3, [pc, #60]	; (4046ec <parse_serial_packet+0xe00>)
  4046b0:	4798      	blx	r3
  4046b2:	4602      	mov	r2, r0
  4046b4:	480e      	ldr	r0, [pc, #56]	; (4046f0 <parse_serial_packet+0xe04>)
  4046b6:	4639      	mov	r1, r7
  4046b8:	4f08      	ldr	r7, [pc, #32]	; (4046dc <parse_serial_packet+0xdf0>)
  4046ba:	47b8      	blx	r7
  4046bc:	4817      	ldr	r0, [pc, #92]	; (40471c <parse_serial_packet+0xe30>)
  4046be:	47b8      	blx	r7
  4046c0:	4b07      	ldr	r3, [pc, #28]	; (4046e0 <parse_serial_packet+0xdf4>)
  4046c2:	6818      	ldr	r0, [r3, #0]
  4046c4:	2100      	movs	r1, #0
  4046c6:	460a      	mov	r2, r1
  4046c8:	460b      	mov	r3, r1
  4046ca:	4f0b      	ldr	r7, [pc, #44]	; (4046f8 <parse_serial_packet+0xe0c>)
  4046cc:	47b8      	blx	r7
  4046ce:	e0b6      	b.n	40483e <parse_serial_packet+0xf52>
  4046d0:	4812      	ldr	r0, [pc, #72]	; (40471c <parse_serial_packet+0xe30>)
  4046d2:	4b02      	ldr	r3, [pc, #8]	; (4046dc <parse_serial_packet+0xdf0>)
  4046d4:	4798      	blx	r3
  4046d6:	e0b2      	b.n	40483e <parse_serial_packet+0xf52>
  4046d8:	00408678 	.word	0x00408678
  4046dc:	004050a1 	.word	0x004050a1
  4046e0:	2001c748 	.word	0x2001c748
  4046e4:	0040204d 	.word	0x0040204d
  4046e8:	004024e5 	.word	0x004024e5
  4046ec:	00402525 	.word	0x00402525
  4046f0:	00408378 	.word	0x00408378
  4046f4:	004086b8 	.word	0x004086b8
  4046f8:	00401e81 	.word	0x00401e81
  4046fc:	0040386d 	.word	0x0040386d
  404700:	004086d0 	.word	0x004086d0
  404704:	2001bf0c 	.word	0x2001bf0c
  404708:	2001c738 	.word	0x2001c738
  40470c:	004086f4 	.word	0x004086f4
  404710:	00408710 	.word	0x00408710
  404714:	00408730 	.word	0x00408730
  404718:	00408754 	.word	0x00408754
  40471c:	00408774 	.word	0x00408774
  404720:	2001bafc 	.word	0x2001bafc
		break;
		
		case CUSTOMIZE_CMD_FACTORY_TEST_RESP:
			if(*data == 0x0) {
  404724:	7923      	ldrb	r3, [r4, #4]
  404726:	bb0b      	cbnz	r3, 40476c <parse_serial_packet+0xe80>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("AP can Found.\r\n"));
  404728:	4b4b      	ldr	r3, [pc, #300]	; (404858 <parse_serial_packet+0xf6c>)
  40472a:	6818      	ldr	r0, [r3, #0]
  40472c:	b1d0      	cbz	r0, 404764 <parse_serial_packet+0xe78>
  40472e:	2100      	movs	r1, #0
  404730:	f04f 32ff 	mov.w	r2, #4294967295
  404734:	460b      	mov	r3, r1
  404736:	4f49      	ldr	r7, [pc, #292]	; (40485c <parse_serial_packet+0xf70>)
  404738:	47b8      	blx	r7
  40473a:	4b49      	ldr	r3, [pc, #292]	; (404860 <parse_serial_packet+0xf74>)
  40473c:	4798      	blx	r3
  40473e:	4607      	mov	r7, r0
  404740:	2000      	movs	r0, #0
  404742:	4b48      	ldr	r3, [pc, #288]	; (404864 <parse_serial_packet+0xf78>)
  404744:	4798      	blx	r3
  404746:	4602      	mov	r2, r0
  404748:	4847      	ldr	r0, [pc, #284]	; (404868 <parse_serial_packet+0xf7c>)
  40474a:	4639      	mov	r1, r7
  40474c:	4f47      	ldr	r7, [pc, #284]	; (40486c <parse_serial_packet+0xf80>)
  40474e:	47b8      	blx	r7
  404750:	4847      	ldr	r0, [pc, #284]	; (404870 <parse_serial_packet+0xf84>)
  404752:	47b8      	blx	r7
  404754:	4b40      	ldr	r3, [pc, #256]	; (404858 <parse_serial_packet+0xf6c>)
  404756:	6818      	ldr	r0, [r3, #0]
  404758:	2100      	movs	r1, #0
  40475a:	460a      	mov	r2, r1
  40475c:	460b      	mov	r3, r1
  40475e:	4f45      	ldr	r7, [pc, #276]	; (404874 <parse_serial_packet+0xf88>)
  404760:	47b8      	blx	r7
  404762:	e06c      	b.n	40483e <parse_serial_packet+0xf52>
  404764:	4842      	ldr	r0, [pc, #264]	; (404870 <parse_serial_packet+0xf84>)
  404766:	4b41      	ldr	r3, [pc, #260]	; (40486c <parse_serial_packet+0xf80>)
  404768:	4798      	blx	r3
  40476a:	e068      	b.n	40483e <parse_serial_packet+0xf52>
			}
			else {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("AP not Found.\r\n"));
  40476c:	4b3a      	ldr	r3, [pc, #232]	; (404858 <parse_serial_packet+0xf6c>)
  40476e:	6818      	ldr	r0, [r3, #0]
  404770:	b1d0      	cbz	r0, 4047a8 <parse_serial_packet+0xebc>
  404772:	2100      	movs	r1, #0
  404774:	f04f 32ff 	mov.w	r2, #4294967295
  404778:	460b      	mov	r3, r1
  40477a:	4f38      	ldr	r7, [pc, #224]	; (40485c <parse_serial_packet+0xf70>)
  40477c:	47b8      	blx	r7
  40477e:	4b38      	ldr	r3, [pc, #224]	; (404860 <parse_serial_packet+0xf74>)
  404780:	4798      	blx	r3
  404782:	4607      	mov	r7, r0
  404784:	2000      	movs	r0, #0
  404786:	4b37      	ldr	r3, [pc, #220]	; (404864 <parse_serial_packet+0xf78>)
  404788:	4798      	blx	r3
  40478a:	4602      	mov	r2, r0
  40478c:	4836      	ldr	r0, [pc, #216]	; (404868 <parse_serial_packet+0xf7c>)
  40478e:	4639      	mov	r1, r7
  404790:	4f36      	ldr	r7, [pc, #216]	; (40486c <parse_serial_packet+0xf80>)
  404792:	47b8      	blx	r7
  404794:	4838      	ldr	r0, [pc, #224]	; (404878 <parse_serial_packet+0xf8c>)
  404796:	47b8      	blx	r7
  404798:	4b2f      	ldr	r3, [pc, #188]	; (404858 <parse_serial_packet+0xf6c>)
  40479a:	6818      	ldr	r0, [r3, #0]
  40479c:	2100      	movs	r1, #0
  40479e:	460a      	mov	r2, r1
  4047a0:	460b      	mov	r3, r1
  4047a2:	4f34      	ldr	r7, [pc, #208]	; (404874 <parse_serial_packet+0xf88>)
  4047a4:	47b8      	blx	r7
  4047a6:	e04a      	b.n	40483e <parse_serial_packet+0xf52>
  4047a8:	4833      	ldr	r0, [pc, #204]	; (404878 <parse_serial_packet+0xf8c>)
  4047aa:	4b30      	ldr	r3, [pc, #192]	; (40486c <parse_serial_packet+0xf80>)
  4047ac:	4798      	blx	r3
  4047ae:	e046      	b.n	40483e <parse_serial_packet+0xf52>
			}
		break;
		
		case CMD_UART_TIMEOUT:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: UART timeout.\r\n"));
  4047b0:	4b29      	ldr	r3, [pc, #164]	; (404858 <parse_serial_packet+0xf6c>)
  4047b2:	6818      	ldr	r0, [r3, #0]
  4047b4:	b1d0      	cbz	r0, 4047ec <parse_serial_packet+0xf00>
  4047b6:	2100      	movs	r1, #0
  4047b8:	f04f 32ff 	mov.w	r2, #4294967295
  4047bc:	460b      	mov	r3, r1
  4047be:	4f27      	ldr	r7, [pc, #156]	; (40485c <parse_serial_packet+0xf70>)
  4047c0:	47b8      	blx	r7
  4047c2:	4b27      	ldr	r3, [pc, #156]	; (404860 <parse_serial_packet+0xf74>)
  4047c4:	4798      	blx	r3
  4047c6:	4607      	mov	r7, r0
  4047c8:	2000      	movs	r0, #0
  4047ca:	4b26      	ldr	r3, [pc, #152]	; (404864 <parse_serial_packet+0xf78>)
  4047cc:	4798      	blx	r3
  4047ce:	4602      	mov	r2, r0
  4047d0:	4825      	ldr	r0, [pc, #148]	; (404868 <parse_serial_packet+0xf7c>)
  4047d2:	4639      	mov	r1, r7
  4047d4:	4f25      	ldr	r7, [pc, #148]	; (40486c <parse_serial_packet+0xf80>)
  4047d6:	47b8      	blx	r7
  4047d8:	4828      	ldr	r0, [pc, #160]	; (40487c <parse_serial_packet+0xf90>)
  4047da:	47b8      	blx	r7
  4047dc:	4b1e      	ldr	r3, [pc, #120]	; (404858 <parse_serial_packet+0xf6c>)
  4047de:	6818      	ldr	r0, [r3, #0]
  4047e0:	2100      	movs	r1, #0
  4047e2:	460a      	mov	r2, r1
  4047e4:	460b      	mov	r3, r1
  4047e6:	4f23      	ldr	r7, [pc, #140]	; (404874 <parse_serial_packet+0xf88>)
  4047e8:	47b8      	blx	r7
  4047ea:	e028      	b.n	40483e <parse_serial_packet+0xf52>
  4047ec:	4823      	ldr	r0, [pc, #140]	; (40487c <parse_serial_packet+0xf90>)
  4047ee:	4b1f      	ldr	r3, [pc, #124]	; (40486c <parse_serial_packet+0xf80>)
  4047f0:	4798      	blx	r3
  4047f2:	e024      	b.n	40483e <parse_serial_packet+0xf52>
		break;
		
		default:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Unsupported command(%d).\r\n", cmdid));
  4047f4:	4b18      	ldr	r3, [pc, #96]	; (404858 <parse_serial_packet+0xf6c>)
  4047f6:	6818      	ldr	r0, [r3, #0]
  4047f8:	b1e8      	cbz	r0, 404836 <parse_serial_packet+0xf4a>
  4047fa:	2100      	movs	r1, #0
  4047fc:	f04f 32ff 	mov.w	r2, #4294967295
  404800:	460b      	mov	r3, r1
  404802:	f8df c058 	ldr.w	ip, [pc, #88]	; 40485c <parse_serial_packet+0xf70>
  404806:	47e0      	blx	ip
  404808:	4b15      	ldr	r3, [pc, #84]	; (404860 <parse_serial_packet+0xf74>)
  40480a:	4798      	blx	r3
  40480c:	4680      	mov	r8, r0
  40480e:	2000      	movs	r0, #0
  404810:	4b14      	ldr	r3, [pc, #80]	; (404864 <parse_serial_packet+0xf78>)
  404812:	4798      	blx	r3
  404814:	4602      	mov	r2, r0
  404816:	4814      	ldr	r0, [pc, #80]	; (404868 <parse_serial_packet+0xf7c>)
  404818:	4641      	mov	r1, r8
  40481a:	f8df 8050 	ldr.w	r8, [pc, #80]	; 40486c <parse_serial_packet+0xf80>
  40481e:	47c0      	blx	r8
  404820:	4817      	ldr	r0, [pc, #92]	; (404880 <parse_serial_packet+0xf94>)
  404822:	4639      	mov	r1, r7
  404824:	47c0      	blx	r8
  404826:	4b0c      	ldr	r3, [pc, #48]	; (404858 <parse_serial_packet+0xf6c>)
  404828:	6818      	ldr	r0, [r3, #0]
  40482a:	2100      	movs	r1, #0
  40482c:	460a      	mov	r2, r1
  40482e:	460b      	mov	r3, r1
  404830:	4f10      	ldr	r7, [pc, #64]	; (404874 <parse_serial_packet+0xf88>)
  404832:	47b8      	blx	r7
  404834:	e003      	b.n	40483e <parse_serial_packet+0xf52>
  404836:	4812      	ldr	r0, [pc, #72]	; (404880 <parse_serial_packet+0xf94>)
  404838:	4639      	mov	r1, r7
  40483a:	4b0c      	ldr	r3, [pc, #48]	; (40486c <parse_serial_packet+0xf80>)
  40483c:	4798      	blx	r3
		cmdid = *(p + 3);
		data = p + 4;
		len = *(p + 1 + 1) - 1;
		execute_serial_cmd(cmdid, data, len);
		//in case two packet coming together
		len = *(p + 1 + 1) + 4;
  40483e:	78a3      	ldrb	r3, [r4, #2]
  404840:	3304      	adds	r3, #4
  404842:	b2db      	uxtb	r3, r3
		p = p + len;
  404844:	441c      	add	r4, r3
		buflen = buflen - len;
  404846:	1aed      	subs	r5, r5, r3
  404848:	b2ed      	uxtb	r5, r5
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
	
	while(buflen > 3) {
  40484a:	2d03      	cmp	r5, #3
  40484c:	f63f a8b7 	bhi.w	4039be <parse_serial_packet+0xd2>
		len = *(p + 1 + 1) + 4;
		p = p + len;
		buflen = buflen - len;
	}
	return;
}
  404850:	b007      	add	sp, #28
  404852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404856:	bf00      	nop
  404858:	2001c748 	.word	0x2001c748
  40485c:	0040204d 	.word	0x0040204d
  404860:	004024e5 	.word	0x004024e5
  404864:	00402525 	.word	0x00402525
  404868:	00408378 	.word	0x00408378
  40486c:	004050a1 	.word	0x004050a1
  404870:	0040878c 	.word	0x0040878c
  404874:	00401e81 	.word	0x00401e81
  404878:	0040879c 	.word	0x0040879c
  40487c:	004087ac 	.word	0x004087ac
  404880:	004087c4 	.word	0x004087c4

00404884 <wifi_in>:

void wifi_in(void *parameter)
{
  404884:	b570      	push	{r4, r5, r6, lr}
  404886:	b082      	sub	sp, #8
		Pdc *p_pdc = NULL;
	serial_in_pk_t *in_data = NULL;
  404888:	2300      	movs	r3, #0
  40488a:	9301      	str	r3, [sp, #4]
	wifi_module_reset();
  40488c:	4b18      	ldr	r3, [pc, #96]	; (4048f0 <wifi_in+0x6c>)
  40488e:	4798      	blx	r3
	IoT_DEBUG(SERIAL_DBG|IoT_DBG_SERIOUS, ("wifi_in task started\r\n"));
  404890:	4b18      	ldr	r3, [pc, #96]	; (4048f4 <wifi_in+0x70>)
  404892:	6818      	ldr	r0, [r3, #0]
  404894:	b1d0      	cbz	r0, 4048cc <wifi_in+0x48>
  404896:	2100      	movs	r1, #0
  404898:	f04f 32ff 	mov.w	r2, #4294967295
  40489c:	460b      	mov	r3, r1
  40489e:	4c16      	ldr	r4, [pc, #88]	; (4048f8 <wifi_in+0x74>)
  4048a0:	47a0      	blx	r4
  4048a2:	4b16      	ldr	r3, [pc, #88]	; (4048fc <wifi_in+0x78>)
  4048a4:	4798      	blx	r3
  4048a6:	4604      	mov	r4, r0
  4048a8:	2000      	movs	r0, #0
  4048aa:	4b15      	ldr	r3, [pc, #84]	; (404900 <wifi_in+0x7c>)
  4048ac:	4798      	blx	r3
  4048ae:	4602      	mov	r2, r0
  4048b0:	4814      	ldr	r0, [pc, #80]	; (404904 <wifi_in+0x80>)
  4048b2:	4621      	mov	r1, r4
  4048b4:	4c14      	ldr	r4, [pc, #80]	; (404908 <wifi_in+0x84>)
  4048b6:	47a0      	blx	r4
  4048b8:	4814      	ldr	r0, [pc, #80]	; (40490c <wifi_in+0x88>)
  4048ba:	47a0      	blx	r4
  4048bc:	4b0d      	ldr	r3, [pc, #52]	; (4048f4 <wifi_in+0x70>)
  4048be:	6818      	ldr	r0, [r3, #0]
  4048c0:	2100      	movs	r1, #0
  4048c2:	460a      	mov	r2, r1
  4048c4:	460b      	mov	r3, r1
  4048c6:	4c12      	ldr	r4, [pc, #72]	; (404910 <wifi_in+0x8c>)
  4048c8:	47a0      	blx	r4
  4048ca:	e002      	b.n	4048d2 <wifi_in+0x4e>
  4048cc:	480f      	ldr	r0, [pc, #60]	; (40490c <wifi_in+0x88>)
  4048ce:	4b0e      	ldr	r3, [pc, #56]	; (404908 <wifi_in+0x84>)
  4048d0:	4798      	blx	r3

	for(;;) {
		IoT_xQueueReceive(serial_in_queue, &in_data, portMAX_DELAY);
  4048d2:	4e10      	ldr	r6, [pc, #64]	; (404914 <wifi_in+0x90>)
  4048d4:	4d08      	ldr	r5, [pc, #32]	; (4048f8 <wifi_in+0x74>)
		parse_serial_packet(in_data->buf, in_data->len);
  4048d6:	4c10      	ldr	r4, [pc, #64]	; (404918 <wifi_in+0x94>)
	serial_in_pk_t *in_data = NULL;
	wifi_module_reset();
	IoT_DEBUG(SERIAL_DBG|IoT_DBG_SERIOUS, ("wifi_in task started\r\n"));

	for(;;) {
		IoT_xQueueReceive(serial_in_queue, &in_data, portMAX_DELAY);
  4048d8:	6830      	ldr	r0, [r6, #0]
  4048da:	a901      	add	r1, sp, #4
  4048dc:	f04f 32ff 	mov.w	r2, #4294967295
  4048e0:	2300      	movs	r3, #0
  4048e2:	47a8      	blx	r5
		parse_serial_packet(in_data->buf, in_data->len);
  4048e4:	9b01      	ldr	r3, [sp, #4]
  4048e6:	4618      	mov	r0, r3
  4048e8:	f893 1400 	ldrb.w	r1, [r3, #1024]	; 0x400
  4048ec:	47a0      	blx	r4
	}
  4048ee:	e7f3      	b.n	4048d8 <wifi_in+0x54>
  4048f0:	004033a9 	.word	0x004033a9
  4048f4:	2001c748 	.word	0x2001c748
  4048f8:	0040204d 	.word	0x0040204d
  4048fc:	004024e5 	.word	0x004024e5
  404900:	00402525 	.word	0x00402525
  404904:	00408378 	.word	0x00408378
  404908:	004050a1 	.word	0x004050a1
  40490c:	004087f4 	.word	0x004087f4
  404910:	00401e81 	.word	0x00401e81
  404914:	2001b9a0 	.word	0x2001b9a0
  404918:	004038ed 	.word	0x004038ed

0040491c <wifi_task>:
		xTimerStop(xConfigTimer, 0);
	}
}

void wifi_task(void *parameter)
{
  40491c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404920:	b088      	sub	sp, #32
	(void) parameter;
	Pdc *p_pdc = NULL;
	pdc_packet_t packet;
	serial_out_pk_t *out_data = NULL;
  404922:	2300      	movs	r3, #0
  404924:	9305      	str	r3, [sp, #20]

	
	xConfigTimer = xTimerCreate("xConfigTimer", 1000 , pdTRUE, ( void * ) 0, vConfigModeCallback);
  404926:	4a89      	ldr	r2, [pc, #548]	; (404b4c <wifi_task+0x230>)
  404928:	9200      	str	r2, [sp, #0]
  40492a:	4889      	ldr	r0, [pc, #548]	; (404b50 <wifi_task+0x234>)
  40492c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  404930:	2201      	movs	r2, #1
  404932:	4c88      	ldr	r4, [pc, #544]	; (404b54 <wifi_task+0x238>)
  404934:	47a0      	blx	r4
  404936:	4b88      	ldr	r3, [pc, #544]	; (404b58 <wifi_task+0x23c>)
  404938:	6018      	str	r0, [r3, #0]
	if(xConfigTimer == NULL ){
  40493a:	bb00      	cbnz	r0, 40497e <wifi_task+0x62>
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_SERIOUS, ("xConfigTimer create failed.\r\n"));
  40493c:	4b87      	ldr	r3, [pc, #540]	; (404b5c <wifi_task+0x240>)
  40493e:	6818      	ldr	r0, [r3, #0]
  404940:	b1d0      	cbz	r0, 404978 <wifi_task+0x5c>
  404942:	2100      	movs	r1, #0
  404944:	f04f 32ff 	mov.w	r2, #4294967295
  404948:	460b      	mov	r3, r1
  40494a:	4c85      	ldr	r4, [pc, #532]	; (404b60 <wifi_task+0x244>)
  40494c:	47a0      	blx	r4
  40494e:	4b85      	ldr	r3, [pc, #532]	; (404b64 <wifi_task+0x248>)
  404950:	4798      	blx	r3
  404952:	4604      	mov	r4, r0
  404954:	2000      	movs	r0, #0
  404956:	4b84      	ldr	r3, [pc, #528]	; (404b68 <wifi_task+0x24c>)
  404958:	4798      	blx	r3
  40495a:	4602      	mov	r2, r0
  40495c:	4883      	ldr	r0, [pc, #524]	; (404b6c <wifi_task+0x250>)
  40495e:	4621      	mov	r1, r4
  404960:	4c83      	ldr	r4, [pc, #524]	; (404b70 <wifi_task+0x254>)
  404962:	47a0      	blx	r4
  404964:	4883      	ldr	r0, [pc, #524]	; (404b74 <wifi_task+0x258>)
  404966:	47a0      	blx	r4
  404968:	4b7c      	ldr	r3, [pc, #496]	; (404b5c <wifi_task+0x240>)
  40496a:	6818      	ldr	r0, [r3, #0]
  40496c:	2100      	movs	r1, #0
  40496e:	460a      	mov	r2, r1
  404970:	460b      	mov	r3, r1
  404972:	4c81      	ldr	r4, [pc, #516]	; (404b78 <wifi_task+0x25c>)
  404974:	47a0      	blx	r4
  404976:	e002      	b.n	40497e <wifi_task+0x62>
  404978:	487e      	ldr	r0, [pc, #504]	; (404b74 <wifi_task+0x258>)
  40497a:	4b7d      	ldr	r3, [pc, #500]	; (404b70 <wifi_task+0x254>)
  40497c:	4798      	blx	r3
	}
	
	xLedModeTimer = xTimerCreate("xLedTimer", 2500 , pdTRUE, ( void * ) 0, vLedModeCallback);
  40497e:	4b7f      	ldr	r3, [pc, #508]	; (404b7c <wifi_task+0x260>)
  404980:	9300      	str	r3, [sp, #0]
  404982:	487f      	ldr	r0, [pc, #508]	; (404b80 <wifi_task+0x264>)
  404984:	f640 11c4 	movw	r1, #2500	; 0x9c4
  404988:	2201      	movs	r2, #1
  40498a:	2300      	movs	r3, #0
  40498c:	4c71      	ldr	r4, [pc, #452]	; (404b54 <wifi_task+0x238>)
  40498e:	47a0      	blx	r4
  404990:	4604      	mov	r4, r0
  404992:	4b7c      	ldr	r3, [pc, #496]	; (404b84 <wifi_task+0x268>)
  404994:	6018      	str	r0, [r3, #0]
	if(xLedModeTimer != NULL ){
  404996:	b148      	cbz	r0, 4049ac <wifi_task+0x90>
		xTimerStart(xLedModeTimer, 0 );
  404998:	4b72      	ldr	r3, [pc, #456]	; (404b64 <wifi_task+0x248>)
  40499a:	4798      	blx	r3
  40499c:	4602      	mov	r2, r0
  40499e:	2300      	movs	r3, #0
  4049a0:	9300      	str	r3, [sp, #0]
  4049a2:	4620      	mov	r0, r4
  4049a4:	4619      	mov	r1, r3
  4049a6:	4c78      	ldr	r4, [pc, #480]	; (404b88 <wifi_task+0x26c>)
  4049a8:	47a0      	blx	r4
  4049aa:	e020      	b.n	4049ee <wifi_task+0xd2>
		// The timer was not created.
	}
	else{
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_SERIOUS, ("xLedModeTimer create failed.\r\n"));
  4049ac:	4b6b      	ldr	r3, [pc, #428]	; (404b5c <wifi_task+0x240>)
  4049ae:	6818      	ldr	r0, [r3, #0]
  4049b0:	b1d0      	cbz	r0, 4049e8 <wifi_task+0xcc>
  4049b2:	2100      	movs	r1, #0
  4049b4:	f04f 32ff 	mov.w	r2, #4294967295
  4049b8:	460b      	mov	r3, r1
  4049ba:	4c69      	ldr	r4, [pc, #420]	; (404b60 <wifi_task+0x244>)
  4049bc:	47a0      	blx	r4
  4049be:	4b69      	ldr	r3, [pc, #420]	; (404b64 <wifi_task+0x248>)
  4049c0:	4798      	blx	r3
  4049c2:	4604      	mov	r4, r0
  4049c4:	2000      	movs	r0, #0
  4049c6:	4b68      	ldr	r3, [pc, #416]	; (404b68 <wifi_task+0x24c>)
  4049c8:	4798      	blx	r3
  4049ca:	4602      	mov	r2, r0
  4049cc:	4867      	ldr	r0, [pc, #412]	; (404b6c <wifi_task+0x250>)
  4049ce:	4621      	mov	r1, r4
  4049d0:	4c67      	ldr	r4, [pc, #412]	; (404b70 <wifi_task+0x254>)
  4049d2:	47a0      	blx	r4
  4049d4:	486d      	ldr	r0, [pc, #436]	; (404b8c <wifi_task+0x270>)
  4049d6:	47a0      	blx	r4
  4049d8:	4b60      	ldr	r3, [pc, #384]	; (404b5c <wifi_task+0x240>)
  4049da:	6818      	ldr	r0, [r3, #0]
  4049dc:	2100      	movs	r1, #0
  4049de:	460a      	mov	r2, r1
  4049e0:	460b      	mov	r3, r1
  4049e2:	4c65      	ldr	r4, [pc, #404]	; (404b78 <wifi_task+0x25c>)
  4049e4:	47a0      	blx	r4
  4049e6:	e002      	b.n	4049ee <wifi_task+0xd2>
  4049e8:	4868      	ldr	r0, [pc, #416]	; (404b8c <wifi_task+0x270>)
  4049ea:	4b61      	ldr	r3, [pc, #388]	; (404b70 <wifi_task+0x254>)
  4049ec:	4798      	blx	r3
	}

	IoT_DEBUG(GENERIC_DBG | IoT_DBG_SERIOUS, ("serial_out task started\r\n"));
  4049ee:	4b5b      	ldr	r3, [pc, #364]	; (404b5c <wifi_task+0x240>)
  4049f0:	6818      	ldr	r0, [r3, #0]
  4049f2:	b1d0      	cbz	r0, 404a2a <wifi_task+0x10e>
  4049f4:	2100      	movs	r1, #0
  4049f6:	f04f 32ff 	mov.w	r2, #4294967295
  4049fa:	460b      	mov	r3, r1
  4049fc:	4c58      	ldr	r4, [pc, #352]	; (404b60 <wifi_task+0x244>)
  4049fe:	47a0      	blx	r4
  404a00:	4b58      	ldr	r3, [pc, #352]	; (404b64 <wifi_task+0x248>)
  404a02:	4798      	blx	r3
  404a04:	4604      	mov	r4, r0
  404a06:	2000      	movs	r0, #0
  404a08:	4b57      	ldr	r3, [pc, #348]	; (404b68 <wifi_task+0x24c>)
  404a0a:	4798      	blx	r3
  404a0c:	4602      	mov	r2, r0
  404a0e:	4857      	ldr	r0, [pc, #348]	; (404b6c <wifi_task+0x250>)
  404a10:	4621      	mov	r1, r4
  404a12:	4c57      	ldr	r4, [pc, #348]	; (404b70 <wifi_task+0x254>)
  404a14:	47a0      	blx	r4
  404a16:	485e      	ldr	r0, [pc, #376]	; (404b90 <wifi_task+0x274>)
  404a18:	47a0      	blx	r4
  404a1a:	4b50      	ldr	r3, [pc, #320]	; (404b5c <wifi_task+0x240>)
  404a1c:	6818      	ldr	r0, [r3, #0]
  404a1e:	2100      	movs	r1, #0
  404a20:	460a      	mov	r2, r1
  404a22:	460b      	mov	r3, r1
  404a24:	4c54      	ldr	r4, [pc, #336]	; (404b78 <wifi_task+0x25c>)
  404a26:	47a0      	blx	r4
  404a28:	e002      	b.n	404a30 <wifi_task+0x114>
  404a2a:	4859      	ldr	r0, [pc, #356]	; (404b90 <wifi_task+0x274>)
  404a2c:	4b50      	ldr	r3, [pc, #320]	; (404b70 <wifi_task+0x254>)
  404a2e:	4798      	blx	r3
	
	//uint8_t test_len = sizeof(dataupload_t);
	//IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("test len: %d\r\n", test_len));

	serial_in_queue = IoT_xQueueCreate(SERIAL_IN_QUEUE_LEN, sizeof(void *));
  404a30:	2001      	movs	r0, #1
  404a32:	2104      	movs	r1, #4
  404a34:	2200      	movs	r2, #0
  404a36:	4b57      	ldr	r3, [pc, #348]	; (404b94 <wifi_task+0x278>)
  404a38:	4798      	blx	r3
  404a3a:	4b57      	ldr	r3, [pc, #348]	; (404b98 <wifi_task+0x27c>)
  404a3c:	6018      	str	r0, [r3, #0]
	if(serial_in_queue == NULL) {
  404a3e:	bb08      	cbnz	r0, 404a84 <wifi_task+0x168>
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Serial Queue In create failed\r\n"));
  404a40:	4b46      	ldr	r3, [pc, #280]	; (404b5c <wifi_task+0x240>)
  404a42:	6818      	ldr	r0, [r3, #0]
  404a44:	b1d0      	cbz	r0, 404a7c <wifi_task+0x160>
  404a46:	2100      	movs	r1, #0
  404a48:	f04f 32ff 	mov.w	r2, #4294967295
  404a4c:	460b      	mov	r3, r1
  404a4e:	4c44      	ldr	r4, [pc, #272]	; (404b60 <wifi_task+0x244>)
  404a50:	47a0      	blx	r4
  404a52:	4b44      	ldr	r3, [pc, #272]	; (404b64 <wifi_task+0x248>)
  404a54:	4798      	blx	r3
  404a56:	4604      	mov	r4, r0
  404a58:	2000      	movs	r0, #0
  404a5a:	4b43      	ldr	r3, [pc, #268]	; (404b68 <wifi_task+0x24c>)
  404a5c:	4798      	blx	r3
  404a5e:	4602      	mov	r2, r0
  404a60:	4842      	ldr	r0, [pc, #264]	; (404b6c <wifi_task+0x250>)
  404a62:	4621      	mov	r1, r4
  404a64:	4c42      	ldr	r4, [pc, #264]	; (404b70 <wifi_task+0x254>)
  404a66:	47a0      	blx	r4
  404a68:	484c      	ldr	r0, [pc, #304]	; (404b9c <wifi_task+0x280>)
  404a6a:	47a0      	blx	r4
  404a6c:	4b3b      	ldr	r3, [pc, #236]	; (404b5c <wifi_task+0x240>)
  404a6e:	6818      	ldr	r0, [r3, #0]
  404a70:	2100      	movs	r1, #0
  404a72:	460a      	mov	r2, r1
  404a74:	460b      	mov	r3, r1
  404a76:	4c40      	ldr	r4, [pc, #256]	; (404b78 <wifi_task+0x25c>)
  404a78:	47a0      	blx	r4
  404a7a:	e002      	b.n	404a82 <wifi_task+0x166>
  404a7c:	4847      	ldr	r0, [pc, #284]	; (404b9c <wifi_task+0x280>)
  404a7e:	4b3c      	ldr	r3, [pc, #240]	; (404b70 <wifi_task+0x254>)
  404a80:	4798      	blx	r3
		while(true);
  404a82:	e7fe      	b.n	404a82 <wifi_task+0x166>
	}
	serial_out_queue = IoT_xQueueCreate(SERIAL_OUT_QUEUE_LEN, sizeof(void *));
  404a84:	2001      	movs	r0, #1
  404a86:	2104      	movs	r1, #4
  404a88:	2200      	movs	r2, #0
  404a8a:	4b42      	ldr	r3, [pc, #264]	; (404b94 <wifi_task+0x278>)
  404a8c:	4798      	blx	r3
  404a8e:	4b44      	ldr	r3, [pc, #272]	; (404ba0 <wifi_task+0x284>)
  404a90:	6018      	str	r0, [r3, #0]
	if(serial_out_queue == NULL) {
  404a92:	bb08      	cbnz	r0, 404ad8 <wifi_task+0x1bc>
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Serial Queue Out create failed\r\n"));
  404a94:	4b31      	ldr	r3, [pc, #196]	; (404b5c <wifi_task+0x240>)
  404a96:	6818      	ldr	r0, [r3, #0]
  404a98:	b1d0      	cbz	r0, 404ad0 <wifi_task+0x1b4>
  404a9a:	2100      	movs	r1, #0
  404a9c:	f04f 32ff 	mov.w	r2, #4294967295
  404aa0:	460b      	mov	r3, r1
  404aa2:	4c2f      	ldr	r4, [pc, #188]	; (404b60 <wifi_task+0x244>)
  404aa4:	47a0      	blx	r4
  404aa6:	4b2f      	ldr	r3, [pc, #188]	; (404b64 <wifi_task+0x248>)
  404aa8:	4798      	blx	r3
  404aaa:	4604      	mov	r4, r0
  404aac:	2000      	movs	r0, #0
  404aae:	4b2e      	ldr	r3, [pc, #184]	; (404b68 <wifi_task+0x24c>)
  404ab0:	4798      	blx	r3
  404ab2:	4602      	mov	r2, r0
  404ab4:	482d      	ldr	r0, [pc, #180]	; (404b6c <wifi_task+0x250>)
  404ab6:	4621      	mov	r1, r4
  404ab8:	4c2d      	ldr	r4, [pc, #180]	; (404b70 <wifi_task+0x254>)
  404aba:	47a0      	blx	r4
  404abc:	4839      	ldr	r0, [pc, #228]	; (404ba4 <wifi_task+0x288>)
  404abe:	47a0      	blx	r4
  404ac0:	4b26      	ldr	r3, [pc, #152]	; (404b5c <wifi_task+0x240>)
  404ac2:	6818      	ldr	r0, [r3, #0]
  404ac4:	2100      	movs	r1, #0
  404ac6:	460a      	mov	r2, r1
  404ac8:	460b      	mov	r3, r1
  404aca:	4c2b      	ldr	r4, [pc, #172]	; (404b78 <wifi_task+0x25c>)
  404acc:	47a0      	blx	r4
  404ace:	e002      	b.n	404ad6 <wifi_task+0x1ba>
  404ad0:	4834      	ldr	r0, [pc, #208]	; (404ba4 <wifi_task+0x288>)
  404ad2:	4b27      	ldr	r3, [pc, #156]	; (404b70 <wifi_task+0x254>)
  404ad4:	4798      	blx	r3
		while(true);
  404ad6:	e7fe      	b.n	404ad6 <wifi_task+0x1ba>
	}
	
	IoT_xTaskCreate(wifi_in, "wifi_in", WIFI_RECV_TASK_STACK_SIZE, NULL, WIFI_RECV_TASK_PRIORITY, NULL);
  404ad8:	2305      	movs	r3, #5
  404ada:	9300      	str	r3, [sp, #0]
  404adc:	2300      	movs	r3, #0
  404ade:	9301      	str	r3, [sp, #4]
  404ae0:	9302      	str	r3, [sp, #8]
  404ae2:	9303      	str	r3, [sp, #12]
  404ae4:	4830      	ldr	r0, [pc, #192]	; (404ba8 <wifi_task+0x28c>)
  404ae6:	4931      	ldr	r1, [pc, #196]	; (404bac <wifi_task+0x290>)
  404ae8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404aec:	4c30      	ldr	r4, [pc, #192]	; (404bb0 <wifi_task+0x294>)
  404aee:	47a0      	blx	r4

	for(;;) {

		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  404af0:	4e30      	ldr	r6, [pc, #192]	; (404bb4 <wifi_task+0x298>)
  404af2:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 404bbc <wifi_task+0x2a0>
		
		/* Pended here if no message received */
		IoT_xQueueReceive(serial_out_queue, &out_data, portMAX_DELAY);
  404af6:	4f2a      	ldr	r7, [pc, #168]	; (404ba0 <wifi_task+0x284>)
	
	IoT_xTaskCreate(wifi_in, "wifi_in", WIFI_RECV_TASK_STACK_SIZE, NULL, WIFI_RECV_TASK_PRIORITY, NULL);

	for(;;) {

		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  404af8:	4630      	mov	r0, r6
  404afa:	47c0      	blx	r8
  404afc:	4604      	mov	r4, r0
		
		/* Pended here if no message received */
		IoT_xQueueReceive(serial_out_queue, &out_data, portMAX_DELAY);
  404afe:	6838      	ldr	r0, [r7, #0]
  404b00:	a905      	add	r1, sp, #20
  404b02:	f04f 32ff 	mov.w	r2, #4294967295
  404b06:	2300      	movs	r3, #0
  404b08:	4d15      	ldr	r5, [pc, #84]	; (404b60 <wifi_task+0x244>)
  404b0a:	47a8      	blx	r5
		
		uint8_t rbuf[128];
		//byte2hexstrstr(out_data->buf, out_data->len, rbuf, 128);
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial OUT(%d)\r\n", out_data->len));
  404b0c:	4b13      	ldr	r3, [pc, #76]	; (404b5c <wifi_task+0x240>)
  404b0e:	6818      	ldr	r0, [r3, #0]
  404b10:	2800      	cmp	r0, #0
  404b12:	d055      	beq.n	404bc0 <wifi_task+0x2a4>
  404b14:	2100      	movs	r1, #0
  404b16:	f04f 32ff 	mov.w	r2, #4294967295
  404b1a:	460b      	mov	r3, r1
  404b1c:	47a8      	blx	r5
  404b1e:	4b11      	ldr	r3, [pc, #68]	; (404b64 <wifi_task+0x248>)
  404b20:	4798      	blx	r3
  404b22:	4605      	mov	r5, r0
  404b24:	2000      	movs	r0, #0
  404b26:	4b10      	ldr	r3, [pc, #64]	; (404b68 <wifi_task+0x24c>)
  404b28:	4798      	blx	r3
  404b2a:	4602      	mov	r2, r0
  404b2c:	480f      	ldr	r0, [pc, #60]	; (404b6c <wifi_task+0x250>)
  404b2e:	4629      	mov	r1, r5
  404b30:	4d0f      	ldr	r5, [pc, #60]	; (404b70 <wifi_task+0x254>)
  404b32:	47a8      	blx	r5
  404b34:	4820      	ldr	r0, [pc, #128]	; (404bb8 <wifi_task+0x29c>)
  404b36:	9b05      	ldr	r3, [sp, #20]
  404b38:	6859      	ldr	r1, [r3, #4]
  404b3a:	47a8      	blx	r5
  404b3c:	4b07      	ldr	r3, [pc, #28]	; (404b5c <wifi_task+0x240>)
  404b3e:	6818      	ldr	r0, [r3, #0]
  404b40:	2100      	movs	r1, #0
  404b42:	460a      	mov	r2, r1
  404b44:	460b      	mov	r3, r1
  404b46:	4d0c      	ldr	r5, [pc, #48]	; (404b78 <wifi_task+0x25c>)
  404b48:	47a8      	blx	r5
  404b4a:	e03e      	b.n	404bca <wifi_task+0x2ae>
  404b4c:	00403599 	.word	0x00403599
  404b50:	0040880c 	.word	0x0040880c
  404b54:	00402d65 	.word	0x00402d65
  404b58:	2001bae8 	.word	0x2001bae8
  404b5c:	2001c748 	.word	0x2001c748
  404b60:	0040204d 	.word	0x0040204d
  404b64:	004024e5 	.word	0x004024e5
  404b68:	00402525 	.word	0x00402525
  404b6c:	00408378 	.word	0x00408378
  404b70:	004050a1 	.word	0x004050a1
  404b74:	0040881c 	.word	0x0040881c
  404b78:	00401e81 	.word	0x00401e81
  404b7c:	00403321 	.word	0x00403321
  404b80:	0040883c 	.word	0x0040883c
  404b84:	2001b9a4 	.word	0x2001b9a4
  404b88:	00402dbd 	.word	0x00402dbd
  404b8c:	00408848 	.word	0x00408848
  404b90:	00408868 	.word	0x00408868
  404b94:	00401e21 	.word	0x00401e21
  404b98:	2001b9a0 	.word	0x2001b9a0
  404b9c:	00408884 	.word	0x00408884
  404ba0:	2001c738 	.word	0x2001c738
  404ba4:	004088a4 	.word	0x004088a4
  404ba8:	00404885 	.word	0x00404885
  404bac:	004088c8 	.word	0x004088c8
  404bb0:	00402255 	.word	0x00402255
  404bb4:	4000c200 	.word	0x4000c200
  404bb8:	004088d0 	.word	0x004088d0
  404bbc:	0040156d 	.word	0x0040156d
  404bc0:	480c      	ldr	r0, [pc, #48]	; (404bf4 <wifi_task+0x2d8>)
  404bc2:	9b05      	ldr	r3, [sp, #20]
  404bc4:	6859      	ldr	r1, [r3, #4]
  404bc6:	4b0c      	ldr	r3, [pc, #48]	; (404bf8 <wifi_task+0x2dc>)
  404bc8:	4798      	blx	r3

		packet.ul_addr = (uint32_t)out_data->buf;
  404bca:	9b05      	ldr	r3, [sp, #20]
  404bcc:	681a      	ldr	r2, [r3, #0]
  404bce:	9206      	str	r2, [sp, #24]
		packet.ul_size = out_data->len;
  404bd0:	685b      	ldr	r3, [r3, #4]
  404bd2:	9307      	str	r3, [sp, #28]
		
		pdc_tx_init(p_pdc, &packet, NULL);
  404bd4:	4620      	mov	r0, r4
  404bd6:	a906      	add	r1, sp, #24
  404bd8:	2200      	movs	r2, #0
  404bda:	4b08      	ldr	r3, [pc, #32]	; (404bfc <wifi_task+0x2e0>)
  404bdc:	4798      	blx	r3
		pdc_enable_transfer(p_pdc, PERIPH_PTCR_TXTEN);
  404bde:	4620      	mov	r0, r4
  404be0:	f44f 7180 	mov.w	r1, #256	; 0x100
  404be4:	4b06      	ldr	r3, [pc, #24]	; (404c00 <wifi_task+0x2e4>)
  404be6:	4798      	blx	r3
		usart_enable_interrupt(WIFI_SERIAL_PORT, US_IER_ENDTX);
  404be8:	4630      	mov	r0, r6
  404bea:	2110      	movs	r1, #16
  404bec:	4b05      	ldr	r3, [pc, #20]	; (404c04 <wifi_task+0x2e8>)
  404bee:	4798      	blx	r3

	}
  404bf0:	e782      	b.n	404af8 <wifi_task+0x1dc>
  404bf2:	bf00      	nop
  404bf4:	004088d0 	.word	0x004088d0
  404bf8:	004050a1 	.word	0x004050a1
  404bfc:	004010b9 	.word	0x004010b9
  404c00:	004010d1 	.word	0x004010d1
  404c04:	0040152d 	.word	0x0040152d

00404c08 <vFNBtton_Click_Hook>:
}

void vFNBtton_Click_Hook( void )
{
  404c08:	b570      	push	{r4, r5, r6, lr}
  404c0a:	b084      	sub	sp, #16
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  404c0c:	2500      	movs	r5, #0
  404c0e:	ac04      	add	r4, sp, #16
  404c10:	f844 5d04 	str.w	r5, [r4, #-4]!
	
	xTimerStartFromISR(xConfigTimer, &xHigherPriorityTaskWoken );
  404c14:	4b08      	ldr	r3, [pc, #32]	; (404c38 <vFNBtton_Click_Hook+0x30>)
  404c16:	681e      	ldr	r6, [r3, #0]
  404c18:	4b08      	ldr	r3, [pc, #32]	; (404c3c <vFNBtton_Click_Hook+0x34>)
  404c1a:	4798      	blx	r3
  404c1c:	4602      	mov	r2, r0
  404c1e:	9500      	str	r5, [sp, #0]
  404c20:	4630      	mov	r0, r6
  404c22:	4629      	mov	r1, r5
  404c24:	4623      	mov	r3, r4
  404c26:	4c06      	ldr	r4, [pc, #24]	; (404c40 <vFNBtton_Click_Hook+0x38>)
  404c28:	47a0      	blx	r4
	if(xHigherPriorityTaskWoken != pdFALSE) {
  404c2a:	9b03      	ldr	r3, [sp, #12]
  404c2c:	b10b      	cbz	r3, 404c32 <vFNBtton_Click_Hook+0x2a>
		IoT_vPortYieldFromISR();
  404c2e:	4b05      	ldr	r3, [pc, #20]	; (404c44 <vFNBtton_Click_Hook+0x3c>)
  404c30:	4798      	blx	r3
	}
	
  404c32:	b004      	add	sp, #16
  404c34:	bd70      	pop	{r4, r5, r6, pc}
  404c36:	bf00      	nop
  404c38:	2001bae8 	.word	0x2001bae8
  404c3c:	00402505 	.word	0x00402505
  404c40:	00402dbd 	.word	0x00402dbd
  404c44:	004019d5 	.word	0x004019d5

00404c48 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  404c48:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c4a:	b083      	sub	sp, #12
  404c4c:	4604      	mov	r4, r0
  404c4e:	460e      	mov	r6, r1
	uint32_t val = 0;
  404c50:	2300      	movs	r3, #0
  404c52:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404c54:	4b34      	ldr	r3, [pc, #208]	; (404d28 <usart_serial_getchar+0xe0>)
  404c56:	4298      	cmp	r0, r3
  404c58:	d109      	bne.n	404c6e <usart_serial_getchar+0x26>
		while (usart_read(p_usart, &val));
  404c5a:	461f      	mov	r7, r3
  404c5c:	4d33      	ldr	r5, [pc, #204]	; (404d2c <usart_serial_getchar+0xe4>)
  404c5e:	4638      	mov	r0, r7
  404c60:	a901      	add	r1, sp, #4
  404c62:	47a8      	blx	r5
  404c64:	2800      	cmp	r0, #0
  404c66:	d1fa      	bne.n	404c5e <usart_serial_getchar+0x16>
		*data = (uint8_t)(val & 0xFF);
  404c68:	9b01      	ldr	r3, [sp, #4]
  404c6a:	7033      	strb	r3, [r6, #0]
  404c6c:	e019      	b.n	404ca2 <usart_serial_getchar+0x5a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404c6e:	4b30      	ldr	r3, [pc, #192]	; (404d30 <usart_serial_getchar+0xe8>)
  404c70:	4298      	cmp	r0, r3
  404c72:	d109      	bne.n	404c88 <usart_serial_getchar+0x40>
		while (usart_read(p_usart, &val));
  404c74:	461f      	mov	r7, r3
  404c76:	4d2d      	ldr	r5, [pc, #180]	; (404d2c <usart_serial_getchar+0xe4>)
  404c78:	4638      	mov	r0, r7
  404c7a:	a901      	add	r1, sp, #4
  404c7c:	47a8      	blx	r5
  404c7e:	2800      	cmp	r0, #0
  404c80:	d1fa      	bne.n	404c78 <usart_serial_getchar+0x30>
		*data = (uint8_t)(val & 0xFF);
  404c82:	9b01      	ldr	r3, [sp, #4]
  404c84:	7033      	strb	r3, [r6, #0]
  404c86:	e019      	b.n	404cbc <usart_serial_getchar+0x74>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404c88:	4b2a      	ldr	r3, [pc, #168]	; (404d34 <usart_serial_getchar+0xec>)
  404c8a:	4298      	cmp	r0, r3
  404c8c:	d109      	bne.n	404ca2 <usart_serial_getchar+0x5a>
		while (usart_read(p_usart, &val));
  404c8e:	461f      	mov	r7, r3
  404c90:	4d26      	ldr	r5, [pc, #152]	; (404d2c <usart_serial_getchar+0xe4>)
  404c92:	4638      	mov	r0, r7
  404c94:	a901      	add	r1, sp, #4
  404c96:	47a8      	blx	r5
  404c98:	2800      	cmp	r0, #0
  404c9a:	d1fa      	bne.n	404c92 <usart_serial_getchar+0x4a>
		*data = (uint8_t)(val & 0xFF);
  404c9c:	9b01      	ldr	r3, [sp, #4]
  404c9e:	7033      	strb	r3, [r6, #0]
  404ca0:	e019      	b.n	404cd6 <usart_serial_getchar+0x8e>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  404ca2:	4b25      	ldr	r3, [pc, #148]	; (404d38 <usart_serial_getchar+0xf0>)
  404ca4:	429c      	cmp	r4, r3
  404ca6:	d109      	bne.n	404cbc <usart_serial_getchar+0x74>
		while (usart_read(p_usart, &val));
  404ca8:	461f      	mov	r7, r3
  404caa:	4d20      	ldr	r5, [pc, #128]	; (404d2c <usart_serial_getchar+0xe4>)
  404cac:	4638      	mov	r0, r7
  404cae:	a901      	add	r1, sp, #4
  404cb0:	47a8      	blx	r5
  404cb2:	2800      	cmp	r0, #0
  404cb4:	d1fa      	bne.n	404cac <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
  404cb6:	9b01      	ldr	r3, [sp, #4]
  404cb8:	7033      	strb	r3, [r6, #0]
  404cba:	e019      	b.n	404cf0 <usart_serial_getchar+0xa8>
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  404cbc:	4b1f      	ldr	r3, [pc, #124]	; (404d3c <usart_serial_getchar+0xf4>)
  404cbe:	429c      	cmp	r4, r3
  404cc0:	d109      	bne.n	404cd6 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
  404cc2:	461f      	mov	r7, r3
  404cc4:	4d19      	ldr	r5, [pc, #100]	; (404d2c <usart_serial_getchar+0xe4>)
  404cc6:	4638      	mov	r0, r7
  404cc8:	a901      	add	r1, sp, #4
  404cca:	47a8      	blx	r5
  404ccc:	2800      	cmp	r0, #0
  404cce:	d1fa      	bne.n	404cc6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  404cd0:	9b01      	ldr	r3, [sp, #4]
  404cd2:	7033      	strb	r3, [r6, #0]
  404cd4:	e019      	b.n	404d0a <usart_serial_getchar+0xc2>
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  404cd6:	4b1a      	ldr	r3, [pc, #104]	; (404d40 <usart_serial_getchar+0xf8>)
  404cd8:	429c      	cmp	r4, r3
  404cda:	d109      	bne.n	404cf0 <usart_serial_getchar+0xa8>
		while (usart_read(p_usart, &val));
  404cdc:	461d      	mov	r5, r3
  404cde:	4c13      	ldr	r4, [pc, #76]	; (404d2c <usart_serial_getchar+0xe4>)
  404ce0:	4628      	mov	r0, r5
  404ce2:	a901      	add	r1, sp, #4
  404ce4:	47a0      	blx	r4
  404ce6:	2800      	cmp	r0, #0
  404ce8:	d1fa      	bne.n	404ce0 <usart_serial_getchar+0x98>
		*data = (uint8_t)(val & 0xFF);
  404cea:	9b01      	ldr	r3, [sp, #4]
  404cec:	7033      	strb	r3, [r6, #0]
  404cee:	e018      	b.n	404d22 <usart_serial_getchar+0xda>
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  404cf0:	4b14      	ldr	r3, [pc, #80]	; (404d44 <usart_serial_getchar+0xfc>)
  404cf2:	429c      	cmp	r4, r3
  404cf4:	d109      	bne.n	404d0a <usart_serial_getchar+0xc2>
		while (usart_read(p_usart, &val));
  404cf6:	461d      	mov	r5, r3
  404cf8:	4c0c      	ldr	r4, [pc, #48]	; (404d2c <usart_serial_getchar+0xe4>)
  404cfa:	4628      	mov	r0, r5
  404cfc:	a901      	add	r1, sp, #4
  404cfe:	47a0      	blx	r4
  404d00:	2800      	cmp	r0, #0
  404d02:	d1fa      	bne.n	404cfa <usart_serial_getchar+0xb2>
		*data = (uint8_t)(val & 0xFF);
  404d04:	9b01      	ldr	r3, [sp, #4]
  404d06:	7033      	strb	r3, [r6, #0]
  404d08:	e00b      	b.n	404d22 <usart_serial_getchar+0xda>
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  404d0a:	4b0f      	ldr	r3, [pc, #60]	; (404d48 <usart_serial_getchar+0x100>)
  404d0c:	429c      	cmp	r4, r3
  404d0e:	d108      	bne.n	404d22 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  404d10:	461d      	mov	r5, r3
  404d12:	4c06      	ldr	r4, [pc, #24]	; (404d2c <usart_serial_getchar+0xe4>)
  404d14:	4628      	mov	r0, r5
  404d16:	a901      	add	r1, sp, #4
  404d18:	47a0      	blx	r4
  404d1a:	2800      	cmp	r0, #0
  404d1c:	d1fa      	bne.n	404d14 <usart_serial_getchar+0xcc>
		*data = (uint8_t)(val & 0xFF);
  404d1e:	9b01      	ldr	r3, [sp, #4]
  404d20:	7033      	strb	r3, [r6, #0]
	}
# endif
#endif /* ifdef USART */

}
  404d22:	b003      	add	sp, #12
  404d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d26:	bf00      	nop
  404d28:	4000c200 	.word	0x4000c200
  404d2c:	00401555 	.word	0x00401555
  404d30:	40020200 	.word	0x40020200
  404d34:	40024200 	.word	0x40024200
  404d38:	40018200 	.word	0x40018200
  404d3c:	4001c200 	.word	0x4001c200
  404d40:	40008200 	.word	0x40008200
  404d44:	40040200 	.word	0x40040200
  404d48:	40034200 	.word	0x40034200

00404d4c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  404d4c:	b570      	push	{r4, r5, r6, lr}
  404d4e:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404d50:	4b30      	ldr	r3, [pc, #192]	; (404e14 <usart_serial_putchar+0xc8>)
  404d52:	4298      	cmp	r0, r3
  404d54:	d108      	bne.n	404d68 <usart_serial_putchar+0x1c>
		while (usart_write(p_usart, c)!=0);
  404d56:	461e      	mov	r6, r3
  404d58:	4d2f      	ldr	r5, [pc, #188]	; (404e18 <usart_serial_putchar+0xcc>)
  404d5a:	4630      	mov	r0, r6
  404d5c:	4621      	mov	r1, r4
  404d5e:	47a8      	blx	r5
  404d60:	2800      	cmp	r0, #0
  404d62:	d1fa      	bne.n	404d5a <usart_serial_putchar+0xe>
		return 1;
  404d64:	2001      	movs	r0, #1
  404d66:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404d68:	4b2c      	ldr	r3, [pc, #176]	; (404e1c <usart_serial_putchar+0xd0>)
  404d6a:	4298      	cmp	r0, r3
  404d6c:	d108      	bne.n	404d80 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
  404d6e:	461e      	mov	r6, r3
  404d70:	4d29      	ldr	r5, [pc, #164]	; (404e18 <usart_serial_putchar+0xcc>)
  404d72:	4630      	mov	r0, r6
  404d74:	4621      	mov	r1, r4
  404d76:	47a8      	blx	r5
  404d78:	2800      	cmp	r0, #0
  404d7a:	d1fa      	bne.n	404d72 <usart_serial_putchar+0x26>
		return 1;
  404d7c:	2001      	movs	r0, #1
  404d7e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404d80:	4b27      	ldr	r3, [pc, #156]	; (404e20 <usart_serial_putchar+0xd4>)
  404d82:	4298      	cmp	r0, r3
  404d84:	d108      	bne.n	404d98 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  404d86:	461e      	mov	r6, r3
  404d88:	4d23      	ldr	r5, [pc, #140]	; (404e18 <usart_serial_putchar+0xcc>)
  404d8a:	4630      	mov	r0, r6
  404d8c:	4621      	mov	r1, r4
  404d8e:	47a8      	blx	r5
  404d90:	2800      	cmp	r0, #0
  404d92:	d1fa      	bne.n	404d8a <usart_serial_putchar+0x3e>
		return 1;
  404d94:	2001      	movs	r0, #1
  404d96:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  404d98:	4b22      	ldr	r3, [pc, #136]	; (404e24 <usart_serial_putchar+0xd8>)
  404d9a:	4298      	cmp	r0, r3
  404d9c:	d108      	bne.n	404db0 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  404d9e:	461e      	mov	r6, r3
  404da0:	4d1d      	ldr	r5, [pc, #116]	; (404e18 <usart_serial_putchar+0xcc>)
  404da2:	4630      	mov	r0, r6
  404da4:	4621      	mov	r1, r4
  404da6:	47a8      	blx	r5
  404da8:	2800      	cmp	r0, #0
  404daa:	d1fa      	bne.n	404da2 <usart_serial_putchar+0x56>
		return 1;
  404dac:	2001      	movs	r0, #1
  404dae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  404db0:	4b1d      	ldr	r3, [pc, #116]	; (404e28 <usart_serial_putchar+0xdc>)
  404db2:	4298      	cmp	r0, r3
  404db4:	d108      	bne.n	404dc8 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  404db6:	461e      	mov	r6, r3
  404db8:	4d17      	ldr	r5, [pc, #92]	; (404e18 <usart_serial_putchar+0xcc>)
  404dba:	4630      	mov	r0, r6
  404dbc:	4621      	mov	r1, r4
  404dbe:	47a8      	blx	r5
  404dc0:	2800      	cmp	r0, #0
  404dc2:	d1fa      	bne.n	404dba <usart_serial_putchar+0x6e>
		return 1;
  404dc4:	2001      	movs	r0, #1
  404dc6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  404dc8:	4b18      	ldr	r3, [pc, #96]	; (404e2c <usart_serial_putchar+0xe0>)
  404dca:	4298      	cmp	r0, r3
  404dcc:	d108      	bne.n	404de0 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  404dce:	461e      	mov	r6, r3
  404dd0:	4d11      	ldr	r5, [pc, #68]	; (404e18 <usart_serial_putchar+0xcc>)
  404dd2:	4630      	mov	r0, r6
  404dd4:	4621      	mov	r1, r4
  404dd6:	47a8      	blx	r5
  404dd8:	2800      	cmp	r0, #0
  404dda:	d1fa      	bne.n	404dd2 <usart_serial_putchar+0x86>
		return 1;
  404ddc:	2001      	movs	r0, #1
  404dde:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  404de0:	4b13      	ldr	r3, [pc, #76]	; (404e30 <usart_serial_putchar+0xe4>)
  404de2:	4298      	cmp	r0, r3
  404de4:	d108      	bne.n	404df8 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  404de6:	461e      	mov	r6, r3
  404de8:	4d0b      	ldr	r5, [pc, #44]	; (404e18 <usart_serial_putchar+0xcc>)
  404dea:	4630      	mov	r0, r6
  404dec:	4621      	mov	r1, r4
  404dee:	47a8      	blx	r5
  404df0:	2800      	cmp	r0, #0
  404df2:	d1fa      	bne.n	404dea <usart_serial_putchar+0x9e>
		return 1;
  404df4:	2001      	movs	r0, #1
  404df6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  404df8:	4b0e      	ldr	r3, [pc, #56]	; (404e34 <usart_serial_putchar+0xe8>)
  404dfa:	4298      	cmp	r0, r3
  404dfc:	d108      	bne.n	404e10 <usart_serial_putchar+0xc4>
		while (usart_write(p_usart, c)!=0);
  404dfe:	461e      	mov	r6, r3
  404e00:	4d05      	ldr	r5, [pc, #20]	; (404e18 <usart_serial_putchar+0xcc>)
  404e02:	4630      	mov	r0, r6
  404e04:	4621      	mov	r1, r4
  404e06:	47a8      	blx	r5
  404e08:	2800      	cmp	r0, #0
  404e0a:	d1fa      	bne.n	404e02 <usart_serial_putchar+0xb6>
		return 1;
  404e0c:	2001      	movs	r0, #1
  404e0e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
#endif /* ifdef USART */

	return 0;
  404e10:	2000      	movs	r0, #0
}
  404e12:	bd70      	pop	{r4, r5, r6, pc}
  404e14:	4000c200 	.word	0x4000c200
  404e18:	00401541 	.word	0x00401541
  404e1c:	40020200 	.word	0x40020200
  404e20:	40024200 	.word	0x40024200
  404e24:	40018200 	.word	0x40018200
  404e28:	4001c200 	.word	0x4001c200
  404e2c:	40008200 	.word	0x40008200
  404e30:	40040200 	.word	0x40040200
  404e34:	40034200 	.word	0x40034200

00404e38 <main>:
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART_CONSOLE, &uart_serial_options);
}

int main(void){
  404e38:	b580      	push	{r7, lr}
  404e3a:	b08a      	sub	sp, #40	; 0x28
/*-----------------------------------------------------------*/

static void prvSetupHardware(void)
{
	/* ASF function to setup clocking. */
	sysclk_init();
  404e3c:	4b32      	ldr	r3, [pc, #200]	; (404f08 <main+0xd0>)
  404e3e:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  404e40:	4a32      	ldr	r2, [pc, #200]	; (404f0c <main+0xd4>)
  404e42:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  404e44:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  404e48:	041b      	lsls	r3, r3, #16
  404e4a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
  404e4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  404e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  404e54:	60d3      	str	r3, [r2, #12]
	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();	
  404e56:	4b2e      	ldr	r3, [pc, #184]	; (404f10 <main+0xd8>)
  404e58:	4798      	blx	r3
  404e5a:	2014      	movs	r0, #20
  404e5c:	4b2d      	ldr	r3, [pc, #180]	; (404f14 <main+0xdc>)
  404e5e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  404e60:	4d2d      	ldr	r5, [pc, #180]	; (404f18 <main+0xe0>)
  404e62:	4b2e      	ldr	r3, [pc, #184]	; (404f1c <main+0xe4>)
  404e64:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404e66:	4a2e      	ldr	r2, [pc, #184]	; (404f20 <main+0xe8>)
  404e68:	4b2e      	ldr	r3, [pc, #184]	; (404f24 <main+0xec>)
  404e6a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  404e6c:	4a2e      	ldr	r2, [pc, #184]	; (404f28 <main+0xf0>)
  404e6e:	4b2f      	ldr	r3, [pc, #188]	; (404f2c <main+0xf4>)
  404e70:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  404e72:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404e76:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  404e78:	23c0      	movs	r3, #192	; 0xc0
  404e7a:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  404e7c:	f44f 6600 	mov.w	r6, #2048	; 0x800
  404e80:	9606      	str	r6, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  404e82:	2400      	movs	r4, #0
  404e84:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404e86:	9408      	str	r4, [sp, #32]
# endif
# ifdef USART4
	if (USART4 == p_usart) {
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM4);
  404e88:	4f29      	ldr	r7, [pc, #164]	; (404f30 <main+0xf8>)
  404e8a:	4638      	mov	r0, r7
  404e8c:	4b29      	ldr	r3, [pc, #164]	; (404f34 <main+0xfc>)
  404e8e:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM4, FLEXCOM_USART);
  404e90:	4638      	mov	r0, r7
  404e92:	2101      	movs	r1, #1
  404e94:	4b28      	ldr	r3, [pc, #160]	; (404f38 <main+0x100>)
  404e96:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART4);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  404e98:	4628      	mov	r0, r5
  404e9a:	a904      	add	r1, sp, #16
  404e9c:	4a27      	ldr	r2, [pc, #156]	; (404f3c <main+0x104>)
  404e9e:	4b28      	ldr	r3, [pc, #160]	; (404f40 <main+0x108>)
  404ea0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  404ea2:	4628      	mov	r0, r5
  404ea4:	4b27      	ldr	r3, [pc, #156]	; (404f44 <main+0x10c>)
  404ea6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  404ea8:	4628      	mov	r0, r5
  404eaa:	4b27      	ldr	r3, [pc, #156]	; (404f48 <main+0x110>)
  404eac:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  404eae:	4f27      	ldr	r7, [pc, #156]	; (404f4c <main+0x114>)
  404eb0:	683b      	ldr	r3, [r7, #0]
  404eb2:	6898      	ldr	r0, [r3, #8]
  404eb4:	4621      	mov	r1, r4
  404eb6:	4d26      	ldr	r5, [pc, #152]	; (404f50 <main+0x118>)
  404eb8:	47a8      	blx	r5
	setbuf(stdin, NULL);
  404eba:	683b      	ldr	r3, [r7, #0]
  404ebc:	6858      	ldr	r0, [r3, #4]
  404ebe:	4621      	mov	r1, r4
  404ec0:	47a8      	blx	r5
	/* Prepare the console*/
	configure_console();
	
	//For thhermal board, no flow control so just 115200
	tSensor_serial_init();
  404ec2:	4b24      	ldr	r3, [pc, #144]	; (404f54 <main+0x11c>)
  404ec4:	4798      	blx	r3
	//wifi_serial_init(BIT_RATE_230400);
	wifi_serial_init(BIT_RATE_3686400);
  404ec6:	f44f 1061 	mov.w	r0, #3686400	; 0x384000
  404eca:	4b23      	ldr	r3, [pc, #140]	; (404f58 <main+0x120>)
  404ecc:	4798      	blx	r3
	/* Initialize the user interface */
	//ui_init();
	/* Start USB host stack */
	//uhc_start();

	puts(STRING_HEADER);
  404ece:	4823      	ldr	r0, [pc, #140]	; (404f5c <main+0x124>)
  404ed0:	4b23      	ldr	r3, [pc, #140]	; (404f60 <main+0x128>)
  404ed2:	4798      	blx	r3
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
	
#ifdef __IoT_DEBUG__
	//void create_dbg_sem();
	create_dbg_sem();
  404ed4:	4b23      	ldr	r3, [pc, #140]	; (404f64 <main+0x12c>)
  404ed6:	4798      	blx	r3
#endif

	if(xTaskCreate(wifi_task, "wifi_task", WIFI_SERIAL_TASK_STACK_SIZE, NULL, WIFI_SERIAL_TASK_PRIORITY, NULL) != pdPASS)
  404ed8:	2304      	movs	r3, #4
  404eda:	9300      	str	r3, [sp, #0]
  404edc:	9401      	str	r4, [sp, #4]
  404ede:	9402      	str	r4, [sp, #8]
  404ee0:	9403      	str	r4, [sp, #12]
  404ee2:	4821      	ldr	r0, [pc, #132]	; (404f68 <main+0x130>)
  404ee4:	4921      	ldr	r1, [pc, #132]	; (404f6c <main+0x134>)
  404ee6:	4632      	mov	r2, r6
  404ee8:	4623      	mov	r3, r4
  404eea:	4d21      	ldr	r5, [pc, #132]	; (404f70 <main+0x138>)
  404eec:	47a8      	blx	r5
	{
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_WARNING, ("wifi task create failed\r\n"));
	}
	
	//task for processing temperature module data
	if (xTaskCreate(sensor_task, "sensor_task", TSENSOR_TASK_STACK_SIZE, NULL, TSENSOR_TASK_PRIORITY, NULL)!=pdPASS)
  404eee:	2301      	movs	r3, #1
  404ef0:	9300      	str	r3, [sp, #0]
  404ef2:	9401      	str	r4, [sp, #4]
  404ef4:	9402      	str	r4, [sp, #8]
  404ef6:	9403      	str	r4, [sp, #12]
  404ef8:	481e      	ldr	r0, [pc, #120]	; (404f74 <main+0x13c>)
  404efa:	491f      	ldr	r1, [pc, #124]	; (404f78 <main+0x140>)
  404efc:	4632      	mov	r2, r6
  404efe:	4623      	mov	r3, r4
  404f00:	47a8      	blx	r5
	{
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_WARNING, ("camera task create failed\r\n"));
	}*/
	
	/* Start the RTOS scheduler. */
	vTaskStartScheduler();
  404f02:	4b1e      	ldr	r3, [pc, #120]	; (404f7c <main+0x144>)
  404f04:	4798      	blx	r3
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for (;;) {
	}
  404f06:	e7fe      	b.n	404f06 <main+0xce>
  404f08:	00400c45 	.word	0x00400c45
  404f0c:	e000ed00 	.word	0xe000ed00
  404f10:	00400d51 	.word	0x00400d51
  404f14:	0040134d 	.word	0x0040134d
  404f18:	4001c200 	.word	0x4001c200
  404f1c:	2001c794 	.word	0x2001c794
  404f20:	00404d4d 	.word	0x00404d4d
  404f24:	2001c790 	.word	0x2001c790
  404f28:	00404c49 	.word	0x00404c49
  404f2c:	2001c78c 	.word	0x2001c78c
  404f30:	4001c000 	.word	0x4001c000
  404f34:	00400f45 	.word	0x00400f45
  404f38:	004010b5 	.word	0x004010b5
  404f3c:	07270000 	.word	0x07270000
  404f40:	00401491 	.word	0x00401491
  404f44:	00401509 	.word	0x00401509
  404f48:	00401519 	.word	0x00401519
  404f4c:	20000458 	.word	0x20000458
  404f50:	004058c9 	.word	0x004058c9
  404f54:	0040304d 	.word	0x0040304d
  404f58:	004033d1 	.word	0x004033d1
  404f5c:	004088e4 	.word	0x004088e4
  404f60:	00405895 	.word	0x00405895
  404f64:	00404fc1 	.word	0x00404fc1
  404f68:	0040491d 	.word	0x0040491d
  404f6c:	0040893c 	.word	0x0040893c
  404f70:	00402255 	.word	0x00402255
  404f74:	004032c5 	.word	0x004032c5
  404f78:	00408948 	.word	0x00408948
  404f7c:	00402459 	.word	0x00402459

00404f80 <vApplicationMallocFailedHook>:
}

/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook(void)
{
  404f80:	b508      	push	{r3, lr}
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("vApplicationMallocFailedHook\r\n"));
	taskDISABLE_INTERRUPTS();
  404f82:	4b01      	ldr	r3, [pc, #4]	; (404f88 <vApplicationMallocFailedHook+0x8>)
  404f84:	4798      	blx	r3
	for (;;) {
	}
  404f86:	e7fe      	b.n	404f86 <vApplicationMallocFailedHook+0x6>
  404f88:	004019e5 	.word	0x004019e5

00404f8c <vApplicationStackOverflowHook>:

/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook(xTaskHandle pxTask,
		signed char *pcTaskName)
{
  404f8c:	b508      	push	{r3, lr}

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("vApplicationStackOverflowHook\r\n"));
	taskDISABLE_INTERRUPTS();
  404f8e:	4b01      	ldr	r3, [pc, #4]	; (404f94 <vApplicationStackOverflowHook+0x8>)
  404f90:	4798      	blx	r3
	for (;;) {
	}
  404f92:	e7fe      	b.n	404f92 <vApplicationStackOverflowHook+0x6>
  404f94:	004019e5 	.word	0x004019e5

00404f98 <assert_triggered>:
}

/*-----------------------------------------------------------*/

void assert_triggered(const char *file, uint32_t line)
{
  404f98:	b500      	push	{lr}
  404f9a:	b083      	sub	sp, #12
	volatile uint32_t block_var = 0, line_in;
  404f9c:	2300      	movs	r3, #0
  404f9e:	9301      	str	r3, [sp, #4]
	const char *file_in;

	/* These assignments are made to prevent the compiler optimizing the
	values away. */
	file_in = file;
	line_in = line;
  404fa0:	9100      	str	r1, [sp, #0]
	(void) file_in;
	(void) line_in;
  404fa2:	9b00      	ldr	r3, [sp, #0]

	taskENTER_CRITICAL();
  404fa4:	4b04      	ldr	r3, [pc, #16]	; (404fb8 <assert_triggered+0x20>)
  404fa6:	4798      	blx	r3
	{
		while (block_var == 0) {
  404fa8:	9b01      	ldr	r3, [sp, #4]
  404faa:	2b00      	cmp	r3, #0
  404fac:	d0fc      	beq.n	404fa8 <assert_triggered+0x10>
			/* Set block_var to a non-zero value in the debugger to
			step out of this function. */
		}
	}
	taskEXIT_CRITICAL();
  404fae:	4b03      	ldr	r3, [pc, #12]	; (404fbc <assert_triggered+0x24>)
  404fb0:	4798      	blx	r3
}
  404fb2:	b003      	add	sp, #12
  404fb4:	f85d fb04 	ldr.w	pc, [sp], #4
  404fb8:	004019f5 	.word	0x004019f5
  404fbc:	00401a15 	.word	0x00401a15

00404fc0 <create_dbg_sem>:

xSemaphoreHandle xsem_dbg = NULL;


void create_dbg_sem(void)
{
  404fc0:	b510      	push	{r4, lr}
	IoT_vSemaphoreCreateBinary(xsem_dbg);
  404fc2:	2001      	movs	r0, #1
  404fc4:	2100      	movs	r1, #0
  404fc6:	2203      	movs	r2, #3
  404fc8:	4b05      	ldr	r3, [pc, #20]	; (404fe0 <create_dbg_sem+0x20>)
  404fca:	4798      	blx	r3
  404fcc:	4b05      	ldr	r3, [pc, #20]	; (404fe4 <create_dbg_sem+0x24>)
  404fce:	6018      	str	r0, [r3, #0]
  404fd0:	b120      	cbz	r0, 404fdc <create_dbg_sem+0x1c>
  404fd2:	2100      	movs	r1, #0
  404fd4:	460a      	mov	r2, r1
  404fd6:	460b      	mov	r3, r1
  404fd8:	4c03      	ldr	r4, [pc, #12]	; (404fe8 <create_dbg_sem+0x28>)
  404fda:	47a0      	blx	r4
  404fdc:	bd10      	pop	{r4, pc}
  404fde:	bf00      	nop
  404fe0:	00401e21 	.word	0x00401e21
  404fe4:	2001c748 	.word	0x2001c748
  404fe8:	00401e81 	.word	0x00401e81

00404fec <configure_timer_for_run_time_stats>:
/*-----------------------------------------------------------*/

void configure_timer_for_run_time_stats(void)
{
	/* How many clocks are there per tenth of a millisecond? */
	clocks_per_10th_ms = configCPU_CLOCK_HZ / 10000UL;
  404fec:	f642 62df 	movw	r2, #11999	; 0x2edf
  404ff0:	4b01      	ldr	r3, [pc, #4]	; (404ff8 <configure_timer_for_run_time_stats+0xc>)
  404ff2:	601a      	str	r2, [r3, #0]
  404ff4:	4770      	bx	lr
  404ff6:	bf00      	nop
  404ff8:	2001c74c 	.word	0x2001c74c

00404ffc <get_run_time_counter_value>:
}

/*-----------------------------------------------------------*/

uint32_t get_run_time_counter_value(void)
{
  404ffc:	b538      	push	{r3, r4, r5, lr}
	used anyway to keep the examples simple, and to avoid reliance on a
	separate timer peripheral. */

	/* The SysTick is a down counter.  How many clocks have passed since it
	was last reloaded? */
	sys_tick_counts = sys_tick_reload_value - *current_sys_tick_count;
  404ffe:	4b0f      	ldr	r3, [pc, #60]	; (40503c <get_run_time_counter_value+0x40>)
  405000:	681c      	ldr	r4, [r3, #0]

	/* How many times has it overflowed? */
	tick_count = xTaskGetTickCountFromISR();
  405002:	4b0f      	ldr	r3, [pc, #60]	; (405040 <get_run_time_counter_value+0x44>)
  405004:	4798      	blx	r3
  405006:	4605      	mov	r5, r0

	/* This is called from the context switch, so will be called from a
	critical section.  xTaskGetTickCountFromISR() contains its own critical
	section, and the ISR safe critical sections are not designed to nest,
	so reset the critical section. */
	ulReturn = portSET_INTERRUPT_MASK_FROM_ISR();
  405008:	4b0e      	ldr	r3, [pc, #56]	; (405044 <get_run_time_counter_value+0x48>)
  40500a:	4798      	blx	r3
	(void) ulReturn;

	/* Is there a SysTick interrupt pending? */
	if ((*interrupt_ctrl_statee & sys_tick_pending_bit) != 0UL) {
  40500c:	4b0e      	ldr	r3, [pc, #56]	; (405048 <get_run_time_counter_value+0x4c>)
  40500e:	681b      	ldr	r3, [r3, #0]
  405010:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  405014:	d103      	bne.n	40501e <get_run_time_counter_value+0x22>
	used anyway to keep the examples simple, and to avoid reliance on a
	separate timer peripheral. */

	/* The SysTick is a down counter.  How many clocks have passed since it
	was last reloaded? */
	sys_tick_counts = sys_tick_reload_value - *current_sys_tick_count;
  405016:	f5c4 33ea 	rsb	r3, r4, #119808	; 0x1d400
  40501a:	33bb      	adds	r3, #187	; 0xbb
  40501c:	e005      	b.n	40502a <get_run_time_counter_value+0x2e>

	/* Is there a SysTick interrupt pending? */
	if ((*interrupt_ctrl_statee & sys_tick_pending_bit) != 0UL) {
		/* There is a SysTick interrupt pending, so the SysTick has overflowed
		but the tick count not yet incremented. */
		tick_count++;
  40501e:	3501      	adds	r5, #1

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
				*current_sys_tick_count;
  405020:	4b06      	ldr	r3, [pc, #24]	; (40503c <get_run_time_counter_value+0x40>)
  405022:	681b      	ldr	r3, [r3, #0]
		but the tick count not yet incremented. */
		tick_count++;

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
  405024:	f5c3 33ea 	rsb	r3, r3, #119808	; 0x1d400
  405028:	33bb      	adds	r3, #187	; 0xbb
				*current_sys_tick_count;
	}

	/* Convert the tick count into tenths of a millisecond.  THIS ASSUMES
	configTICK_RATE_HZ is 1000! */
	ulReturn = (tick_count * 10UL);
  40502a:	eb05 0585 	add.w	r5, r5, r5, lsl #2

	/* Add on the number of tenths of a millisecond that have passed since
	the tick count last got updated. */
	ulReturn += (sys_tick_counts / clocks_per_10th_ms);
  40502e:	4a07      	ldr	r2, [pc, #28]	; (40504c <get_run_time_counter_value+0x50>)
  405030:	6810      	ldr	r0, [r2, #0]
  405032:	fbb3 f0f0 	udiv	r0, r3, r0

	return ulReturn;
}
  405036:	eb00 0045 	add.w	r0, r0, r5, lsl #1
  40503a:	bd38      	pop	{r3, r4, r5, pc}
  40503c:	e000e018 	.word	0xe000e018
  405040:	00402505 	.word	0x00402505
  405044:	004019e5 	.word	0x004019e5
  405048:	e000ed04 	.word	0xe000ed04
  40504c:	2001c74c 	.word	0x2001c74c

00405050 <__libc_init_array>:
  405050:	b570      	push	{r4, r5, r6, lr}
  405052:	4e0f      	ldr	r6, [pc, #60]	; (405090 <__libc_init_array+0x40>)
  405054:	4d0f      	ldr	r5, [pc, #60]	; (405094 <__libc_init_array+0x44>)
  405056:	1b76      	subs	r6, r6, r5
  405058:	10b6      	asrs	r6, r6, #2
  40505a:	bf18      	it	ne
  40505c:	2400      	movne	r4, #0
  40505e:	d005      	beq.n	40506c <__libc_init_array+0x1c>
  405060:	3401      	adds	r4, #1
  405062:	f855 3b04 	ldr.w	r3, [r5], #4
  405066:	4798      	blx	r3
  405068:	42a6      	cmp	r6, r4
  40506a:	d1f9      	bne.n	405060 <__libc_init_array+0x10>
  40506c:	4e0a      	ldr	r6, [pc, #40]	; (405098 <__libc_init_array+0x48>)
  40506e:	4d0b      	ldr	r5, [pc, #44]	; (40509c <__libc_init_array+0x4c>)
  405070:	1b76      	subs	r6, r6, r5
  405072:	f003 fc91 	bl	408998 <_init>
  405076:	10b6      	asrs	r6, r6, #2
  405078:	bf18      	it	ne
  40507a:	2400      	movne	r4, #0
  40507c:	d006      	beq.n	40508c <__libc_init_array+0x3c>
  40507e:	3401      	adds	r4, #1
  405080:	f855 3b04 	ldr.w	r3, [r5], #4
  405084:	4798      	blx	r3
  405086:	42a6      	cmp	r6, r4
  405088:	d1f9      	bne.n	40507e <__libc_init_array+0x2e>
  40508a:	bd70      	pop	{r4, r5, r6, pc}
  40508c:	bd70      	pop	{r4, r5, r6, pc}
  40508e:	bf00      	nop
  405090:	004089a4 	.word	0x004089a4
  405094:	004089a4 	.word	0x004089a4
  405098:	004089ac 	.word	0x004089ac
  40509c:	004089a4 	.word	0x004089a4

004050a0 <iprintf>:
  4050a0:	b40f      	push	{r0, r1, r2, r3}
  4050a2:	b500      	push	{lr}
  4050a4:	4907      	ldr	r1, [pc, #28]	; (4050c4 <iprintf+0x24>)
  4050a6:	b083      	sub	sp, #12
  4050a8:	ab04      	add	r3, sp, #16
  4050aa:	6808      	ldr	r0, [r1, #0]
  4050ac:	f853 2b04 	ldr.w	r2, [r3], #4
  4050b0:	6881      	ldr	r1, [r0, #8]
  4050b2:	9301      	str	r3, [sp, #4]
  4050b4:	f000 fd2a 	bl	405b0c <_vfiprintf_r>
  4050b8:	b003      	add	sp, #12
  4050ba:	f85d eb04 	ldr.w	lr, [sp], #4
  4050be:	b004      	add	sp, #16
  4050c0:	4770      	bx	lr
  4050c2:	bf00      	nop
  4050c4:	20000458 	.word	0x20000458

004050c8 <malloc>:
  4050c8:	4b02      	ldr	r3, [pc, #8]	; (4050d4 <malloc+0xc>)
  4050ca:	4601      	mov	r1, r0
  4050cc:	6818      	ldr	r0, [r3, #0]
  4050ce:	f000 b803 	b.w	4050d8 <_malloc_r>
  4050d2:	bf00      	nop
  4050d4:	20000458 	.word	0x20000458

004050d8 <_malloc_r>:
  4050d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050dc:	f101 050b 	add.w	r5, r1, #11
  4050e0:	2d16      	cmp	r5, #22
  4050e2:	b083      	sub	sp, #12
  4050e4:	4606      	mov	r6, r0
  4050e6:	d927      	bls.n	405138 <_malloc_r+0x60>
  4050e8:	f035 0507 	bics.w	r5, r5, #7
  4050ec:	f100 80b6 	bmi.w	40525c <_malloc_r+0x184>
  4050f0:	42a9      	cmp	r1, r5
  4050f2:	f200 80b3 	bhi.w	40525c <_malloc_r+0x184>
  4050f6:	f000 fb9b 	bl	405830 <__malloc_lock>
  4050fa:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4050fe:	d222      	bcs.n	405146 <_malloc_r+0x6e>
  405100:	4fc2      	ldr	r7, [pc, #776]	; (40540c <_malloc_r+0x334>)
  405102:	08e8      	lsrs	r0, r5, #3
  405104:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  405108:	68dc      	ldr	r4, [r3, #12]
  40510a:	429c      	cmp	r4, r3
  40510c:	f000 81c8 	beq.w	4054a0 <_malloc_r+0x3c8>
  405110:	6863      	ldr	r3, [r4, #4]
  405112:	68e1      	ldr	r1, [r4, #12]
  405114:	68a5      	ldr	r5, [r4, #8]
  405116:	f023 0303 	bic.w	r3, r3, #3
  40511a:	4423      	add	r3, r4
  40511c:	4630      	mov	r0, r6
  40511e:	685a      	ldr	r2, [r3, #4]
  405120:	60e9      	str	r1, [r5, #12]
  405122:	f042 0201 	orr.w	r2, r2, #1
  405126:	608d      	str	r5, [r1, #8]
  405128:	605a      	str	r2, [r3, #4]
  40512a:	f000 fb83 	bl	405834 <__malloc_unlock>
  40512e:	3408      	adds	r4, #8
  405130:	4620      	mov	r0, r4
  405132:	b003      	add	sp, #12
  405134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405138:	2910      	cmp	r1, #16
  40513a:	f200 808f 	bhi.w	40525c <_malloc_r+0x184>
  40513e:	f000 fb77 	bl	405830 <__malloc_lock>
  405142:	2510      	movs	r5, #16
  405144:	e7dc      	b.n	405100 <_malloc_r+0x28>
  405146:	0a68      	lsrs	r0, r5, #9
  405148:	f000 808f 	beq.w	40526a <_malloc_r+0x192>
  40514c:	2804      	cmp	r0, #4
  40514e:	f200 8154 	bhi.w	4053fa <_malloc_r+0x322>
  405152:	09a8      	lsrs	r0, r5, #6
  405154:	3038      	adds	r0, #56	; 0x38
  405156:	0041      	lsls	r1, r0, #1
  405158:	4fac      	ldr	r7, [pc, #688]	; (40540c <_malloc_r+0x334>)
  40515a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40515e:	68cc      	ldr	r4, [r1, #12]
  405160:	42a1      	cmp	r1, r4
  405162:	d106      	bne.n	405172 <_malloc_r+0x9a>
  405164:	e00c      	b.n	405180 <_malloc_r+0xa8>
  405166:	2a00      	cmp	r2, #0
  405168:	f280 8082 	bge.w	405270 <_malloc_r+0x198>
  40516c:	68e4      	ldr	r4, [r4, #12]
  40516e:	42a1      	cmp	r1, r4
  405170:	d006      	beq.n	405180 <_malloc_r+0xa8>
  405172:	6863      	ldr	r3, [r4, #4]
  405174:	f023 0303 	bic.w	r3, r3, #3
  405178:	1b5a      	subs	r2, r3, r5
  40517a:	2a0f      	cmp	r2, #15
  40517c:	ddf3      	ble.n	405166 <_malloc_r+0x8e>
  40517e:	3801      	subs	r0, #1
  405180:	3001      	adds	r0, #1
  405182:	49a2      	ldr	r1, [pc, #648]	; (40540c <_malloc_r+0x334>)
  405184:	693c      	ldr	r4, [r7, #16]
  405186:	f101 0e08 	add.w	lr, r1, #8
  40518a:	4574      	cmp	r4, lr
  40518c:	f000 817d 	beq.w	40548a <_malloc_r+0x3b2>
  405190:	6863      	ldr	r3, [r4, #4]
  405192:	f023 0303 	bic.w	r3, r3, #3
  405196:	1b5a      	subs	r2, r3, r5
  405198:	2a0f      	cmp	r2, #15
  40519a:	f300 8163 	bgt.w	405464 <_malloc_r+0x38c>
  40519e:	2a00      	cmp	r2, #0
  4051a0:	f8c1 e014 	str.w	lr, [r1, #20]
  4051a4:	f8c1 e010 	str.w	lr, [r1, #16]
  4051a8:	da73      	bge.n	405292 <_malloc_r+0x1ba>
  4051aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051ae:	f080 8139 	bcs.w	405424 <_malloc_r+0x34c>
  4051b2:	08db      	lsrs	r3, r3, #3
  4051b4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4051b8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4051bc:	684a      	ldr	r2, [r1, #4]
  4051be:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4051c2:	f8c4 9008 	str.w	r9, [r4, #8]
  4051c6:	2301      	movs	r3, #1
  4051c8:	fa03 f30c 	lsl.w	r3, r3, ip
  4051cc:	4313      	orrs	r3, r2
  4051ce:	f8c4 800c 	str.w	r8, [r4, #12]
  4051d2:	604b      	str	r3, [r1, #4]
  4051d4:	f8c8 4008 	str.w	r4, [r8, #8]
  4051d8:	f8c9 400c 	str.w	r4, [r9, #12]
  4051dc:	1082      	asrs	r2, r0, #2
  4051de:	2401      	movs	r4, #1
  4051e0:	4094      	lsls	r4, r2
  4051e2:	429c      	cmp	r4, r3
  4051e4:	d862      	bhi.n	4052ac <_malloc_r+0x1d4>
  4051e6:	4223      	tst	r3, r4
  4051e8:	d106      	bne.n	4051f8 <_malloc_r+0x120>
  4051ea:	f020 0003 	bic.w	r0, r0, #3
  4051ee:	0064      	lsls	r4, r4, #1
  4051f0:	4223      	tst	r3, r4
  4051f2:	f100 0004 	add.w	r0, r0, #4
  4051f6:	d0fa      	beq.n	4051ee <_malloc_r+0x116>
  4051f8:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4051fc:	46c4      	mov	ip, r8
  4051fe:	4681      	mov	r9, r0
  405200:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405204:	459c      	cmp	ip, r3
  405206:	d107      	bne.n	405218 <_malloc_r+0x140>
  405208:	e141      	b.n	40548e <_malloc_r+0x3b6>
  40520a:	2900      	cmp	r1, #0
  40520c:	f280 8151 	bge.w	4054b2 <_malloc_r+0x3da>
  405210:	68db      	ldr	r3, [r3, #12]
  405212:	459c      	cmp	ip, r3
  405214:	f000 813b 	beq.w	40548e <_malloc_r+0x3b6>
  405218:	685a      	ldr	r2, [r3, #4]
  40521a:	f022 0203 	bic.w	r2, r2, #3
  40521e:	1b51      	subs	r1, r2, r5
  405220:	290f      	cmp	r1, #15
  405222:	ddf2      	ble.n	40520a <_malloc_r+0x132>
  405224:	461c      	mov	r4, r3
  405226:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40522a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40522e:	195a      	adds	r2, r3, r5
  405230:	f045 0901 	orr.w	r9, r5, #1
  405234:	f041 0501 	orr.w	r5, r1, #1
  405238:	f8c3 9004 	str.w	r9, [r3, #4]
  40523c:	4630      	mov	r0, r6
  40523e:	f8c8 c00c 	str.w	ip, [r8, #12]
  405242:	f8cc 8008 	str.w	r8, [ip, #8]
  405246:	617a      	str	r2, [r7, #20]
  405248:	613a      	str	r2, [r7, #16]
  40524a:	f8c2 e00c 	str.w	lr, [r2, #12]
  40524e:	f8c2 e008 	str.w	lr, [r2, #8]
  405252:	6055      	str	r5, [r2, #4]
  405254:	5051      	str	r1, [r2, r1]
  405256:	f000 faed 	bl	405834 <__malloc_unlock>
  40525a:	e769      	b.n	405130 <_malloc_r+0x58>
  40525c:	2400      	movs	r4, #0
  40525e:	230c      	movs	r3, #12
  405260:	4620      	mov	r0, r4
  405262:	6033      	str	r3, [r6, #0]
  405264:	b003      	add	sp, #12
  405266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40526a:	217e      	movs	r1, #126	; 0x7e
  40526c:	203f      	movs	r0, #63	; 0x3f
  40526e:	e773      	b.n	405158 <_malloc_r+0x80>
  405270:	4423      	add	r3, r4
  405272:	68e1      	ldr	r1, [r4, #12]
  405274:	685a      	ldr	r2, [r3, #4]
  405276:	68a5      	ldr	r5, [r4, #8]
  405278:	f042 0201 	orr.w	r2, r2, #1
  40527c:	60e9      	str	r1, [r5, #12]
  40527e:	4630      	mov	r0, r6
  405280:	608d      	str	r5, [r1, #8]
  405282:	605a      	str	r2, [r3, #4]
  405284:	f000 fad6 	bl	405834 <__malloc_unlock>
  405288:	3408      	adds	r4, #8
  40528a:	4620      	mov	r0, r4
  40528c:	b003      	add	sp, #12
  40528e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405292:	4423      	add	r3, r4
  405294:	4630      	mov	r0, r6
  405296:	685a      	ldr	r2, [r3, #4]
  405298:	f042 0201 	orr.w	r2, r2, #1
  40529c:	605a      	str	r2, [r3, #4]
  40529e:	f000 fac9 	bl	405834 <__malloc_unlock>
  4052a2:	3408      	adds	r4, #8
  4052a4:	4620      	mov	r0, r4
  4052a6:	b003      	add	sp, #12
  4052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052ac:	68bc      	ldr	r4, [r7, #8]
  4052ae:	6863      	ldr	r3, [r4, #4]
  4052b0:	f023 0803 	bic.w	r8, r3, #3
  4052b4:	4545      	cmp	r5, r8
  4052b6:	d804      	bhi.n	4052c2 <_malloc_r+0x1ea>
  4052b8:	ebc5 0308 	rsb	r3, r5, r8
  4052bc:	2b0f      	cmp	r3, #15
  4052be:	f300 808c 	bgt.w	4053da <_malloc_r+0x302>
  4052c2:	4b53      	ldr	r3, [pc, #332]	; (405410 <_malloc_r+0x338>)
  4052c4:	f8df a158 	ldr.w	sl, [pc, #344]	; 405420 <_malloc_r+0x348>
  4052c8:	681a      	ldr	r2, [r3, #0]
  4052ca:	f8da 3000 	ldr.w	r3, [sl]
  4052ce:	3301      	adds	r3, #1
  4052d0:	442a      	add	r2, r5
  4052d2:	eb04 0b08 	add.w	fp, r4, r8
  4052d6:	f000 8150 	beq.w	40557a <_malloc_r+0x4a2>
  4052da:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4052de:	320f      	adds	r2, #15
  4052e0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4052e4:	f022 020f 	bic.w	r2, r2, #15
  4052e8:	4611      	mov	r1, r2
  4052ea:	4630      	mov	r0, r6
  4052ec:	9201      	str	r2, [sp, #4]
  4052ee:	f000 fad9 	bl	4058a4 <_sbrk_r>
  4052f2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4052f6:	4681      	mov	r9, r0
  4052f8:	9a01      	ldr	r2, [sp, #4]
  4052fa:	f000 8147 	beq.w	40558c <_malloc_r+0x4b4>
  4052fe:	4583      	cmp	fp, r0
  405300:	f200 80ee 	bhi.w	4054e0 <_malloc_r+0x408>
  405304:	4b43      	ldr	r3, [pc, #268]	; (405414 <_malloc_r+0x33c>)
  405306:	6819      	ldr	r1, [r3, #0]
  405308:	45cb      	cmp	fp, r9
  40530a:	4411      	add	r1, r2
  40530c:	6019      	str	r1, [r3, #0]
  40530e:	f000 8142 	beq.w	405596 <_malloc_r+0x4be>
  405312:	f8da 0000 	ldr.w	r0, [sl]
  405316:	f8df e108 	ldr.w	lr, [pc, #264]	; 405420 <_malloc_r+0x348>
  40531a:	3001      	adds	r0, #1
  40531c:	bf1b      	ittet	ne
  40531e:	ebcb 0b09 	rsbne	fp, fp, r9
  405322:	4459      	addne	r1, fp
  405324:	f8ce 9000 	streq.w	r9, [lr]
  405328:	6019      	strne	r1, [r3, #0]
  40532a:	f019 0107 	ands.w	r1, r9, #7
  40532e:	f000 8107 	beq.w	405540 <_malloc_r+0x468>
  405332:	f1c1 0008 	rsb	r0, r1, #8
  405336:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40533a:	4481      	add	r9, r0
  40533c:	3108      	adds	r1, #8
  40533e:	444a      	add	r2, r9
  405340:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405344:	ebc2 0a01 	rsb	sl, r2, r1
  405348:	4651      	mov	r1, sl
  40534a:	4630      	mov	r0, r6
  40534c:	9301      	str	r3, [sp, #4]
  40534e:	f000 faa9 	bl	4058a4 <_sbrk_r>
  405352:	1c43      	adds	r3, r0, #1
  405354:	9b01      	ldr	r3, [sp, #4]
  405356:	f000 812c 	beq.w	4055b2 <_malloc_r+0x4da>
  40535a:	ebc9 0200 	rsb	r2, r9, r0
  40535e:	4452      	add	r2, sl
  405360:	f042 0201 	orr.w	r2, r2, #1
  405364:	6819      	ldr	r1, [r3, #0]
  405366:	f8c7 9008 	str.w	r9, [r7, #8]
  40536a:	4451      	add	r1, sl
  40536c:	42bc      	cmp	r4, r7
  40536e:	f8c9 2004 	str.w	r2, [r9, #4]
  405372:	6019      	str	r1, [r3, #0]
  405374:	f8df a09c 	ldr.w	sl, [pc, #156]	; 405414 <_malloc_r+0x33c>
  405378:	d016      	beq.n	4053a8 <_malloc_r+0x2d0>
  40537a:	f1b8 0f0f 	cmp.w	r8, #15
  40537e:	f240 80ee 	bls.w	40555e <_malloc_r+0x486>
  405382:	6862      	ldr	r2, [r4, #4]
  405384:	f1a8 030c 	sub.w	r3, r8, #12
  405388:	f023 0307 	bic.w	r3, r3, #7
  40538c:	18e0      	adds	r0, r4, r3
  40538e:	f002 0201 	and.w	r2, r2, #1
  405392:	f04f 0e05 	mov.w	lr, #5
  405396:	431a      	orrs	r2, r3
  405398:	2b0f      	cmp	r3, #15
  40539a:	6062      	str	r2, [r4, #4]
  40539c:	f8c0 e004 	str.w	lr, [r0, #4]
  4053a0:	f8c0 e008 	str.w	lr, [r0, #8]
  4053a4:	f200 8109 	bhi.w	4055ba <_malloc_r+0x4e2>
  4053a8:	4b1b      	ldr	r3, [pc, #108]	; (405418 <_malloc_r+0x340>)
  4053aa:	68bc      	ldr	r4, [r7, #8]
  4053ac:	681a      	ldr	r2, [r3, #0]
  4053ae:	4291      	cmp	r1, r2
  4053b0:	bf88      	it	hi
  4053b2:	6019      	strhi	r1, [r3, #0]
  4053b4:	4b19      	ldr	r3, [pc, #100]	; (40541c <_malloc_r+0x344>)
  4053b6:	681a      	ldr	r2, [r3, #0]
  4053b8:	4291      	cmp	r1, r2
  4053ba:	6862      	ldr	r2, [r4, #4]
  4053bc:	bf88      	it	hi
  4053be:	6019      	strhi	r1, [r3, #0]
  4053c0:	f022 0203 	bic.w	r2, r2, #3
  4053c4:	4295      	cmp	r5, r2
  4053c6:	eba2 0305 	sub.w	r3, r2, r5
  4053ca:	d801      	bhi.n	4053d0 <_malloc_r+0x2f8>
  4053cc:	2b0f      	cmp	r3, #15
  4053ce:	dc04      	bgt.n	4053da <_malloc_r+0x302>
  4053d0:	4630      	mov	r0, r6
  4053d2:	f000 fa2f 	bl	405834 <__malloc_unlock>
  4053d6:	2400      	movs	r4, #0
  4053d8:	e6aa      	b.n	405130 <_malloc_r+0x58>
  4053da:	1962      	adds	r2, r4, r5
  4053dc:	f043 0301 	orr.w	r3, r3, #1
  4053e0:	f045 0501 	orr.w	r5, r5, #1
  4053e4:	6065      	str	r5, [r4, #4]
  4053e6:	4630      	mov	r0, r6
  4053e8:	60ba      	str	r2, [r7, #8]
  4053ea:	6053      	str	r3, [r2, #4]
  4053ec:	f000 fa22 	bl	405834 <__malloc_unlock>
  4053f0:	3408      	adds	r4, #8
  4053f2:	4620      	mov	r0, r4
  4053f4:	b003      	add	sp, #12
  4053f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053fa:	2814      	cmp	r0, #20
  4053fc:	d968      	bls.n	4054d0 <_malloc_r+0x3f8>
  4053fe:	2854      	cmp	r0, #84	; 0x54
  405400:	f200 8097 	bhi.w	405532 <_malloc_r+0x45a>
  405404:	0b28      	lsrs	r0, r5, #12
  405406:	306e      	adds	r0, #110	; 0x6e
  405408:	0041      	lsls	r1, r0, #1
  40540a:	e6a5      	b.n	405158 <_malloc_r+0x80>
  40540c:	2000045c 	.word	0x2000045c
  405410:	2001c758 	.word	0x2001c758
  405414:	2001c75c 	.word	0x2001c75c
  405418:	2001c754 	.word	0x2001c754
  40541c:	2001c750 	.word	0x2001c750
  405420:	20000868 	.word	0x20000868
  405424:	0a5a      	lsrs	r2, r3, #9
  405426:	2a04      	cmp	r2, #4
  405428:	d955      	bls.n	4054d6 <_malloc_r+0x3fe>
  40542a:	2a14      	cmp	r2, #20
  40542c:	f200 80a7 	bhi.w	40557e <_malloc_r+0x4a6>
  405430:	325b      	adds	r2, #91	; 0x5b
  405432:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405436:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40543a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4055f8 <_malloc_r+0x520>
  40543e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405442:	4561      	cmp	r1, ip
  405444:	d07f      	beq.n	405546 <_malloc_r+0x46e>
  405446:	684a      	ldr	r2, [r1, #4]
  405448:	f022 0203 	bic.w	r2, r2, #3
  40544c:	4293      	cmp	r3, r2
  40544e:	d202      	bcs.n	405456 <_malloc_r+0x37e>
  405450:	6889      	ldr	r1, [r1, #8]
  405452:	458c      	cmp	ip, r1
  405454:	d1f7      	bne.n	405446 <_malloc_r+0x36e>
  405456:	68ca      	ldr	r2, [r1, #12]
  405458:	687b      	ldr	r3, [r7, #4]
  40545a:	60e2      	str	r2, [r4, #12]
  40545c:	60a1      	str	r1, [r4, #8]
  40545e:	6094      	str	r4, [r2, #8]
  405460:	60cc      	str	r4, [r1, #12]
  405462:	e6bb      	b.n	4051dc <_malloc_r+0x104>
  405464:	1963      	adds	r3, r4, r5
  405466:	f042 0701 	orr.w	r7, r2, #1
  40546a:	f045 0501 	orr.w	r5, r5, #1
  40546e:	6065      	str	r5, [r4, #4]
  405470:	4630      	mov	r0, r6
  405472:	614b      	str	r3, [r1, #20]
  405474:	610b      	str	r3, [r1, #16]
  405476:	f8c3 e00c 	str.w	lr, [r3, #12]
  40547a:	f8c3 e008 	str.w	lr, [r3, #8]
  40547e:	605f      	str	r7, [r3, #4]
  405480:	509a      	str	r2, [r3, r2]
  405482:	3408      	adds	r4, #8
  405484:	f000 f9d6 	bl	405834 <__malloc_unlock>
  405488:	e652      	b.n	405130 <_malloc_r+0x58>
  40548a:	684b      	ldr	r3, [r1, #4]
  40548c:	e6a6      	b.n	4051dc <_malloc_r+0x104>
  40548e:	f109 0901 	add.w	r9, r9, #1
  405492:	f019 0f03 	tst.w	r9, #3
  405496:	f10c 0c08 	add.w	ip, ip, #8
  40549a:	f47f aeb1 	bne.w	405200 <_malloc_r+0x128>
  40549e:	e02c      	b.n	4054fa <_malloc_r+0x422>
  4054a0:	f104 0308 	add.w	r3, r4, #8
  4054a4:	6964      	ldr	r4, [r4, #20]
  4054a6:	42a3      	cmp	r3, r4
  4054a8:	bf08      	it	eq
  4054aa:	3002      	addeq	r0, #2
  4054ac:	f43f ae69 	beq.w	405182 <_malloc_r+0xaa>
  4054b0:	e62e      	b.n	405110 <_malloc_r+0x38>
  4054b2:	441a      	add	r2, r3
  4054b4:	461c      	mov	r4, r3
  4054b6:	6851      	ldr	r1, [r2, #4]
  4054b8:	68db      	ldr	r3, [r3, #12]
  4054ba:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4054be:	f041 0101 	orr.w	r1, r1, #1
  4054c2:	6051      	str	r1, [r2, #4]
  4054c4:	4630      	mov	r0, r6
  4054c6:	60eb      	str	r3, [r5, #12]
  4054c8:	609d      	str	r5, [r3, #8]
  4054ca:	f000 f9b3 	bl	405834 <__malloc_unlock>
  4054ce:	e62f      	b.n	405130 <_malloc_r+0x58>
  4054d0:	305b      	adds	r0, #91	; 0x5b
  4054d2:	0041      	lsls	r1, r0, #1
  4054d4:	e640      	b.n	405158 <_malloc_r+0x80>
  4054d6:	099a      	lsrs	r2, r3, #6
  4054d8:	3238      	adds	r2, #56	; 0x38
  4054da:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4054de:	e7aa      	b.n	405436 <_malloc_r+0x35e>
  4054e0:	42bc      	cmp	r4, r7
  4054e2:	4b45      	ldr	r3, [pc, #276]	; (4055f8 <_malloc_r+0x520>)
  4054e4:	f43f af0e 	beq.w	405304 <_malloc_r+0x22c>
  4054e8:	689c      	ldr	r4, [r3, #8]
  4054ea:	6862      	ldr	r2, [r4, #4]
  4054ec:	f022 0203 	bic.w	r2, r2, #3
  4054f0:	e768      	b.n	4053c4 <_malloc_r+0x2ec>
  4054f2:	f8d8 8000 	ldr.w	r8, [r8]
  4054f6:	4598      	cmp	r8, r3
  4054f8:	d17c      	bne.n	4055f4 <_malloc_r+0x51c>
  4054fa:	f010 0f03 	tst.w	r0, #3
  4054fe:	f1a8 0308 	sub.w	r3, r8, #8
  405502:	f100 30ff 	add.w	r0, r0, #4294967295
  405506:	d1f4      	bne.n	4054f2 <_malloc_r+0x41a>
  405508:	687b      	ldr	r3, [r7, #4]
  40550a:	ea23 0304 	bic.w	r3, r3, r4
  40550e:	607b      	str	r3, [r7, #4]
  405510:	0064      	lsls	r4, r4, #1
  405512:	429c      	cmp	r4, r3
  405514:	f63f aeca 	bhi.w	4052ac <_malloc_r+0x1d4>
  405518:	2c00      	cmp	r4, #0
  40551a:	f43f aec7 	beq.w	4052ac <_malloc_r+0x1d4>
  40551e:	4223      	tst	r3, r4
  405520:	4648      	mov	r0, r9
  405522:	f47f ae69 	bne.w	4051f8 <_malloc_r+0x120>
  405526:	0064      	lsls	r4, r4, #1
  405528:	4223      	tst	r3, r4
  40552a:	f100 0004 	add.w	r0, r0, #4
  40552e:	d0fa      	beq.n	405526 <_malloc_r+0x44e>
  405530:	e662      	b.n	4051f8 <_malloc_r+0x120>
  405532:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  405536:	d818      	bhi.n	40556a <_malloc_r+0x492>
  405538:	0be8      	lsrs	r0, r5, #15
  40553a:	3077      	adds	r0, #119	; 0x77
  40553c:	0041      	lsls	r1, r0, #1
  40553e:	e60b      	b.n	405158 <_malloc_r+0x80>
  405540:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405544:	e6fb      	b.n	40533e <_malloc_r+0x266>
  405546:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40554a:	1092      	asrs	r2, r2, #2
  40554c:	f04f 0c01 	mov.w	ip, #1
  405550:	fa0c f202 	lsl.w	r2, ip, r2
  405554:	4313      	orrs	r3, r2
  405556:	f8c8 3004 	str.w	r3, [r8, #4]
  40555a:	460a      	mov	r2, r1
  40555c:	e77d      	b.n	40545a <_malloc_r+0x382>
  40555e:	2301      	movs	r3, #1
  405560:	f8c9 3004 	str.w	r3, [r9, #4]
  405564:	464c      	mov	r4, r9
  405566:	2200      	movs	r2, #0
  405568:	e72c      	b.n	4053c4 <_malloc_r+0x2ec>
  40556a:	f240 5354 	movw	r3, #1364	; 0x554
  40556e:	4298      	cmp	r0, r3
  405570:	d81c      	bhi.n	4055ac <_malloc_r+0x4d4>
  405572:	0ca8      	lsrs	r0, r5, #18
  405574:	307c      	adds	r0, #124	; 0x7c
  405576:	0041      	lsls	r1, r0, #1
  405578:	e5ee      	b.n	405158 <_malloc_r+0x80>
  40557a:	3210      	adds	r2, #16
  40557c:	e6b4      	b.n	4052e8 <_malloc_r+0x210>
  40557e:	2a54      	cmp	r2, #84	; 0x54
  405580:	d823      	bhi.n	4055ca <_malloc_r+0x4f2>
  405582:	0b1a      	lsrs	r2, r3, #12
  405584:	326e      	adds	r2, #110	; 0x6e
  405586:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40558a:	e754      	b.n	405436 <_malloc_r+0x35e>
  40558c:	68bc      	ldr	r4, [r7, #8]
  40558e:	6862      	ldr	r2, [r4, #4]
  405590:	f022 0203 	bic.w	r2, r2, #3
  405594:	e716      	b.n	4053c4 <_malloc_r+0x2ec>
  405596:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40559a:	2800      	cmp	r0, #0
  40559c:	f47f aeb9 	bne.w	405312 <_malloc_r+0x23a>
  4055a0:	4442      	add	r2, r8
  4055a2:	68bb      	ldr	r3, [r7, #8]
  4055a4:	f042 0201 	orr.w	r2, r2, #1
  4055a8:	605a      	str	r2, [r3, #4]
  4055aa:	e6fd      	b.n	4053a8 <_malloc_r+0x2d0>
  4055ac:	21fc      	movs	r1, #252	; 0xfc
  4055ae:	207e      	movs	r0, #126	; 0x7e
  4055b0:	e5d2      	b.n	405158 <_malloc_r+0x80>
  4055b2:	2201      	movs	r2, #1
  4055b4:	f04f 0a00 	mov.w	sl, #0
  4055b8:	e6d4      	b.n	405364 <_malloc_r+0x28c>
  4055ba:	f104 0108 	add.w	r1, r4, #8
  4055be:	4630      	mov	r0, r6
  4055c0:	f001 fb70 	bl	406ca4 <_free_r>
  4055c4:	f8da 1000 	ldr.w	r1, [sl]
  4055c8:	e6ee      	b.n	4053a8 <_malloc_r+0x2d0>
  4055ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4055ce:	d804      	bhi.n	4055da <_malloc_r+0x502>
  4055d0:	0bda      	lsrs	r2, r3, #15
  4055d2:	3277      	adds	r2, #119	; 0x77
  4055d4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4055d8:	e72d      	b.n	405436 <_malloc_r+0x35e>
  4055da:	f240 5154 	movw	r1, #1364	; 0x554
  4055de:	428a      	cmp	r2, r1
  4055e0:	d804      	bhi.n	4055ec <_malloc_r+0x514>
  4055e2:	0c9a      	lsrs	r2, r3, #18
  4055e4:	327c      	adds	r2, #124	; 0x7c
  4055e6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4055ea:	e724      	b.n	405436 <_malloc_r+0x35e>
  4055ec:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4055f0:	227e      	movs	r2, #126	; 0x7e
  4055f2:	e720      	b.n	405436 <_malloc_r+0x35e>
  4055f4:	687b      	ldr	r3, [r7, #4]
  4055f6:	e78b      	b.n	405510 <_malloc_r+0x438>
  4055f8:	2000045c 	.word	0x2000045c

004055fc <memcmp>:
  4055fc:	2a03      	cmp	r2, #3
  4055fe:	b470      	push	{r4, r5, r6}
  405600:	d926      	bls.n	405650 <memcmp+0x54>
  405602:	ea40 0301 	orr.w	r3, r0, r1
  405606:	079b      	lsls	r3, r3, #30
  405608:	d011      	beq.n	40562e <memcmp+0x32>
  40560a:	7804      	ldrb	r4, [r0, #0]
  40560c:	780d      	ldrb	r5, [r1, #0]
  40560e:	42ac      	cmp	r4, r5
  405610:	d122      	bne.n	405658 <memcmp+0x5c>
  405612:	4402      	add	r2, r0
  405614:	1c43      	adds	r3, r0, #1
  405616:	e005      	b.n	405624 <memcmp+0x28>
  405618:	f813 4b01 	ldrb.w	r4, [r3], #1
  40561c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  405620:	42ac      	cmp	r4, r5
  405622:	d119      	bne.n	405658 <memcmp+0x5c>
  405624:	4293      	cmp	r3, r2
  405626:	d1f7      	bne.n	405618 <memcmp+0x1c>
  405628:	2000      	movs	r0, #0
  40562a:	bc70      	pop	{r4, r5, r6}
  40562c:	4770      	bx	lr
  40562e:	460c      	mov	r4, r1
  405630:	4603      	mov	r3, r0
  405632:	681e      	ldr	r6, [r3, #0]
  405634:	6825      	ldr	r5, [r4, #0]
  405636:	42ae      	cmp	r6, r5
  405638:	4618      	mov	r0, r3
  40563a:	4621      	mov	r1, r4
  40563c:	f103 0304 	add.w	r3, r3, #4
  405640:	f104 0404 	add.w	r4, r4, #4
  405644:	d104      	bne.n	405650 <memcmp+0x54>
  405646:	3a04      	subs	r2, #4
  405648:	2a03      	cmp	r2, #3
  40564a:	4618      	mov	r0, r3
  40564c:	4621      	mov	r1, r4
  40564e:	d8f0      	bhi.n	405632 <memcmp+0x36>
  405650:	2a00      	cmp	r2, #0
  405652:	d1da      	bne.n	40560a <memcmp+0xe>
  405654:	4610      	mov	r0, r2
  405656:	e7e8      	b.n	40562a <memcmp+0x2e>
  405658:	1b60      	subs	r0, r4, r5
  40565a:	bc70      	pop	{r4, r5, r6}
  40565c:	4770      	bx	lr
  40565e:	bf00      	nop

00405660 <memcpy>:
  405660:	4684      	mov	ip, r0
  405662:	ea41 0300 	orr.w	r3, r1, r0
  405666:	f013 0303 	ands.w	r3, r3, #3
  40566a:	d16d      	bne.n	405748 <memcpy+0xe8>
  40566c:	3a40      	subs	r2, #64	; 0x40
  40566e:	d341      	bcc.n	4056f4 <memcpy+0x94>
  405670:	f851 3b04 	ldr.w	r3, [r1], #4
  405674:	f840 3b04 	str.w	r3, [r0], #4
  405678:	f851 3b04 	ldr.w	r3, [r1], #4
  40567c:	f840 3b04 	str.w	r3, [r0], #4
  405680:	f851 3b04 	ldr.w	r3, [r1], #4
  405684:	f840 3b04 	str.w	r3, [r0], #4
  405688:	f851 3b04 	ldr.w	r3, [r1], #4
  40568c:	f840 3b04 	str.w	r3, [r0], #4
  405690:	f851 3b04 	ldr.w	r3, [r1], #4
  405694:	f840 3b04 	str.w	r3, [r0], #4
  405698:	f851 3b04 	ldr.w	r3, [r1], #4
  40569c:	f840 3b04 	str.w	r3, [r0], #4
  4056a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056a4:	f840 3b04 	str.w	r3, [r0], #4
  4056a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056ac:	f840 3b04 	str.w	r3, [r0], #4
  4056b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056b4:	f840 3b04 	str.w	r3, [r0], #4
  4056b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056bc:	f840 3b04 	str.w	r3, [r0], #4
  4056c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056c4:	f840 3b04 	str.w	r3, [r0], #4
  4056c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056cc:	f840 3b04 	str.w	r3, [r0], #4
  4056d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056d4:	f840 3b04 	str.w	r3, [r0], #4
  4056d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056dc:	f840 3b04 	str.w	r3, [r0], #4
  4056e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056e4:	f840 3b04 	str.w	r3, [r0], #4
  4056e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056ec:	f840 3b04 	str.w	r3, [r0], #4
  4056f0:	3a40      	subs	r2, #64	; 0x40
  4056f2:	d2bd      	bcs.n	405670 <memcpy+0x10>
  4056f4:	3230      	adds	r2, #48	; 0x30
  4056f6:	d311      	bcc.n	40571c <memcpy+0xbc>
  4056f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056fc:	f840 3b04 	str.w	r3, [r0], #4
  405700:	f851 3b04 	ldr.w	r3, [r1], #4
  405704:	f840 3b04 	str.w	r3, [r0], #4
  405708:	f851 3b04 	ldr.w	r3, [r1], #4
  40570c:	f840 3b04 	str.w	r3, [r0], #4
  405710:	f851 3b04 	ldr.w	r3, [r1], #4
  405714:	f840 3b04 	str.w	r3, [r0], #4
  405718:	3a10      	subs	r2, #16
  40571a:	d2ed      	bcs.n	4056f8 <memcpy+0x98>
  40571c:	320c      	adds	r2, #12
  40571e:	d305      	bcc.n	40572c <memcpy+0xcc>
  405720:	f851 3b04 	ldr.w	r3, [r1], #4
  405724:	f840 3b04 	str.w	r3, [r0], #4
  405728:	3a04      	subs	r2, #4
  40572a:	d2f9      	bcs.n	405720 <memcpy+0xc0>
  40572c:	3204      	adds	r2, #4
  40572e:	d008      	beq.n	405742 <memcpy+0xe2>
  405730:	07d2      	lsls	r2, r2, #31
  405732:	bf1c      	itt	ne
  405734:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405738:	f800 3b01 	strbne.w	r3, [r0], #1
  40573c:	d301      	bcc.n	405742 <memcpy+0xe2>
  40573e:	880b      	ldrh	r3, [r1, #0]
  405740:	8003      	strh	r3, [r0, #0]
  405742:	4660      	mov	r0, ip
  405744:	4770      	bx	lr
  405746:	bf00      	nop
  405748:	2a08      	cmp	r2, #8
  40574a:	d313      	bcc.n	405774 <memcpy+0x114>
  40574c:	078b      	lsls	r3, r1, #30
  40574e:	d08d      	beq.n	40566c <memcpy+0xc>
  405750:	f010 0303 	ands.w	r3, r0, #3
  405754:	d08a      	beq.n	40566c <memcpy+0xc>
  405756:	f1c3 0304 	rsb	r3, r3, #4
  40575a:	1ad2      	subs	r2, r2, r3
  40575c:	07db      	lsls	r3, r3, #31
  40575e:	bf1c      	itt	ne
  405760:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405764:	f800 3b01 	strbne.w	r3, [r0], #1
  405768:	d380      	bcc.n	40566c <memcpy+0xc>
  40576a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40576e:	f820 3b02 	strh.w	r3, [r0], #2
  405772:	e77b      	b.n	40566c <memcpy+0xc>
  405774:	3a04      	subs	r2, #4
  405776:	d3d9      	bcc.n	40572c <memcpy+0xcc>
  405778:	3a01      	subs	r2, #1
  40577a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40577e:	f800 3b01 	strb.w	r3, [r0], #1
  405782:	d2f9      	bcs.n	405778 <memcpy+0x118>
  405784:	780b      	ldrb	r3, [r1, #0]
  405786:	7003      	strb	r3, [r0, #0]
  405788:	784b      	ldrb	r3, [r1, #1]
  40578a:	7043      	strb	r3, [r0, #1]
  40578c:	788b      	ldrb	r3, [r1, #2]
  40578e:	7083      	strb	r3, [r0, #2]
  405790:	4660      	mov	r0, ip
  405792:	4770      	bx	lr

00405794 <memset>:
  405794:	b470      	push	{r4, r5, r6}
  405796:	0784      	lsls	r4, r0, #30
  405798:	d046      	beq.n	405828 <memset+0x94>
  40579a:	1e54      	subs	r4, r2, #1
  40579c:	2a00      	cmp	r2, #0
  40579e:	d041      	beq.n	405824 <memset+0x90>
  4057a0:	b2cd      	uxtb	r5, r1
  4057a2:	4603      	mov	r3, r0
  4057a4:	e002      	b.n	4057ac <memset+0x18>
  4057a6:	1e62      	subs	r2, r4, #1
  4057a8:	b3e4      	cbz	r4, 405824 <memset+0x90>
  4057aa:	4614      	mov	r4, r2
  4057ac:	f803 5b01 	strb.w	r5, [r3], #1
  4057b0:	079a      	lsls	r2, r3, #30
  4057b2:	d1f8      	bne.n	4057a6 <memset+0x12>
  4057b4:	2c03      	cmp	r4, #3
  4057b6:	d92e      	bls.n	405816 <memset+0x82>
  4057b8:	b2cd      	uxtb	r5, r1
  4057ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4057be:	2c0f      	cmp	r4, #15
  4057c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4057c4:	d919      	bls.n	4057fa <memset+0x66>
  4057c6:	f103 0210 	add.w	r2, r3, #16
  4057ca:	4626      	mov	r6, r4
  4057cc:	3e10      	subs	r6, #16
  4057ce:	2e0f      	cmp	r6, #15
  4057d0:	f842 5c10 	str.w	r5, [r2, #-16]
  4057d4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4057d8:	f842 5c08 	str.w	r5, [r2, #-8]
  4057dc:	f842 5c04 	str.w	r5, [r2, #-4]
  4057e0:	f102 0210 	add.w	r2, r2, #16
  4057e4:	d8f2      	bhi.n	4057cc <memset+0x38>
  4057e6:	f1a4 0210 	sub.w	r2, r4, #16
  4057ea:	f022 020f 	bic.w	r2, r2, #15
  4057ee:	f004 040f 	and.w	r4, r4, #15
  4057f2:	3210      	adds	r2, #16
  4057f4:	2c03      	cmp	r4, #3
  4057f6:	4413      	add	r3, r2
  4057f8:	d90d      	bls.n	405816 <memset+0x82>
  4057fa:	461e      	mov	r6, r3
  4057fc:	4622      	mov	r2, r4
  4057fe:	3a04      	subs	r2, #4
  405800:	2a03      	cmp	r2, #3
  405802:	f846 5b04 	str.w	r5, [r6], #4
  405806:	d8fa      	bhi.n	4057fe <memset+0x6a>
  405808:	1f22      	subs	r2, r4, #4
  40580a:	f022 0203 	bic.w	r2, r2, #3
  40580e:	3204      	adds	r2, #4
  405810:	4413      	add	r3, r2
  405812:	f004 0403 	and.w	r4, r4, #3
  405816:	b12c      	cbz	r4, 405824 <memset+0x90>
  405818:	b2c9      	uxtb	r1, r1
  40581a:	441c      	add	r4, r3
  40581c:	f803 1b01 	strb.w	r1, [r3], #1
  405820:	42a3      	cmp	r3, r4
  405822:	d1fb      	bne.n	40581c <memset+0x88>
  405824:	bc70      	pop	{r4, r5, r6}
  405826:	4770      	bx	lr
  405828:	4614      	mov	r4, r2
  40582a:	4603      	mov	r3, r0
  40582c:	e7c2      	b.n	4057b4 <memset+0x20>
  40582e:	bf00      	nop

00405830 <__malloc_lock>:
  405830:	4770      	bx	lr
  405832:	bf00      	nop

00405834 <__malloc_unlock>:
  405834:	4770      	bx	lr
  405836:	bf00      	nop

00405838 <_puts_r>:
  405838:	b5f0      	push	{r4, r5, r6, r7, lr}
  40583a:	4604      	mov	r4, r0
  40583c:	b089      	sub	sp, #36	; 0x24
  40583e:	4608      	mov	r0, r1
  405840:	460d      	mov	r5, r1
  405842:	f000 f8c5 	bl	4059d0 <strlen>
  405846:	68a3      	ldr	r3, [r4, #8]
  405848:	4f11      	ldr	r7, [pc, #68]	; (405890 <_puts_r+0x58>)
  40584a:	899a      	ldrh	r2, [r3, #12]
  40584c:	9504      	str	r5, [sp, #16]
  40584e:	2102      	movs	r1, #2
  405850:	f100 0e01 	add.w	lr, r0, #1
  405854:	2601      	movs	r6, #1
  405856:	ad04      	add	r5, sp, #16
  405858:	9102      	str	r1, [sp, #8]
  40585a:	0491      	lsls	r1, r2, #18
  40585c:	9005      	str	r0, [sp, #20]
  40585e:	f8cd e00c 	str.w	lr, [sp, #12]
  405862:	9706      	str	r7, [sp, #24]
  405864:	9607      	str	r6, [sp, #28]
  405866:	9501      	str	r5, [sp, #4]
  405868:	d406      	bmi.n	405878 <_puts_r+0x40>
  40586a:	6e59      	ldr	r1, [r3, #100]	; 0x64
  40586c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405870:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405874:	819a      	strh	r2, [r3, #12]
  405876:	6659      	str	r1, [r3, #100]	; 0x64
  405878:	4620      	mov	r0, r4
  40587a:	4619      	mov	r1, r3
  40587c:	aa01      	add	r2, sp, #4
  40587e:	f001 fae9 	bl	406e54 <__sfvwrite_r>
  405882:	2800      	cmp	r0, #0
  405884:	bf14      	ite	ne
  405886:	f04f 30ff 	movne.w	r0, #4294967295
  40588a:	200a      	moveq	r0, #10
  40588c:	b009      	add	sp, #36	; 0x24
  40588e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405890:	00408364 	.word	0x00408364

00405894 <puts>:
  405894:	4b02      	ldr	r3, [pc, #8]	; (4058a0 <puts+0xc>)
  405896:	4601      	mov	r1, r0
  405898:	6818      	ldr	r0, [r3, #0]
  40589a:	f7ff bfcd 	b.w	405838 <_puts_r>
  40589e:	bf00      	nop
  4058a0:	20000458 	.word	0x20000458

004058a4 <_sbrk_r>:
  4058a4:	b538      	push	{r3, r4, r5, lr}
  4058a6:	4c07      	ldr	r4, [pc, #28]	; (4058c4 <_sbrk_r+0x20>)
  4058a8:	2300      	movs	r3, #0
  4058aa:	4605      	mov	r5, r0
  4058ac:	4608      	mov	r0, r1
  4058ae:	6023      	str	r3, [r4, #0]
  4058b0:	f7fb ffe4 	bl	40187c <_sbrk>
  4058b4:	1c43      	adds	r3, r0, #1
  4058b6:	d000      	beq.n	4058ba <_sbrk_r+0x16>
  4058b8:	bd38      	pop	{r3, r4, r5, pc}
  4058ba:	6823      	ldr	r3, [r4, #0]
  4058bc:	2b00      	cmp	r3, #0
  4058be:	d0fb      	beq.n	4058b8 <_sbrk_r+0x14>
  4058c0:	602b      	str	r3, [r5, #0]
  4058c2:	bd38      	pop	{r3, r4, r5, pc}
  4058c4:	2001da68 	.word	0x2001da68

004058c8 <setbuf>:
  4058c8:	2900      	cmp	r1, #0
  4058ca:	bf0c      	ite	eq
  4058cc:	2202      	moveq	r2, #2
  4058ce:	2200      	movne	r2, #0
  4058d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4058d4:	f000 b800 	b.w	4058d8 <setvbuf>

004058d8 <setvbuf>:
  4058d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058dc:	4c3a      	ldr	r4, [pc, #232]	; (4059c8 <setvbuf+0xf0>)
  4058de:	6826      	ldr	r6, [r4, #0]
  4058e0:	460d      	mov	r5, r1
  4058e2:	4604      	mov	r4, r0
  4058e4:	4690      	mov	r8, r2
  4058e6:	461f      	mov	r7, r3
  4058e8:	b116      	cbz	r6, 4058f0 <setvbuf+0x18>
  4058ea:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  4058ec:	2b00      	cmp	r3, #0
  4058ee:	d03c      	beq.n	40596a <setvbuf+0x92>
  4058f0:	f1b8 0f02 	cmp.w	r8, #2
  4058f4:	d82f      	bhi.n	405956 <setvbuf+0x7e>
  4058f6:	2f00      	cmp	r7, #0
  4058f8:	db2d      	blt.n	405956 <setvbuf+0x7e>
  4058fa:	4621      	mov	r1, r4
  4058fc:	4630      	mov	r0, r6
  4058fe:	f001 f865 	bl	4069cc <_fflush_r>
  405902:	89a1      	ldrh	r1, [r4, #12]
  405904:	2300      	movs	r3, #0
  405906:	6063      	str	r3, [r4, #4]
  405908:	61a3      	str	r3, [r4, #24]
  40590a:	060b      	lsls	r3, r1, #24
  40590c:	d427      	bmi.n	40595e <setvbuf+0x86>
  40590e:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  405912:	b289      	uxth	r1, r1
  405914:	f1b8 0f02 	cmp.w	r8, #2
  405918:	81a1      	strh	r1, [r4, #12]
  40591a:	d02a      	beq.n	405972 <setvbuf+0x9a>
  40591c:	2d00      	cmp	r5, #0
  40591e:	d036      	beq.n	40598e <setvbuf+0xb6>
  405920:	f1b8 0f01 	cmp.w	r8, #1
  405924:	d011      	beq.n	40594a <setvbuf+0x72>
  405926:	b289      	uxth	r1, r1
  405928:	f001 0008 	and.w	r0, r1, #8
  40592c:	4b27      	ldr	r3, [pc, #156]	; (4059cc <setvbuf+0xf4>)
  40592e:	63f3      	str	r3, [r6, #60]	; 0x3c
  405930:	b280      	uxth	r0, r0
  405932:	6025      	str	r5, [r4, #0]
  405934:	6125      	str	r5, [r4, #16]
  405936:	6167      	str	r7, [r4, #20]
  405938:	b178      	cbz	r0, 40595a <setvbuf+0x82>
  40593a:	f011 0f03 	tst.w	r1, #3
  40593e:	bf18      	it	ne
  405940:	2700      	movne	r7, #0
  405942:	60a7      	str	r7, [r4, #8]
  405944:	2000      	movs	r0, #0
  405946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40594a:	f041 0101 	orr.w	r1, r1, #1
  40594e:	427b      	negs	r3, r7
  405950:	81a1      	strh	r1, [r4, #12]
  405952:	61a3      	str	r3, [r4, #24]
  405954:	e7e7      	b.n	405926 <setvbuf+0x4e>
  405956:	f04f 30ff 	mov.w	r0, #4294967295
  40595a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40595e:	6921      	ldr	r1, [r4, #16]
  405960:	4630      	mov	r0, r6
  405962:	f001 f99f 	bl	406ca4 <_free_r>
  405966:	89a1      	ldrh	r1, [r4, #12]
  405968:	e7d1      	b.n	40590e <setvbuf+0x36>
  40596a:	4630      	mov	r0, r6
  40596c:	f001 f8c2 	bl	406af4 <__sinit>
  405970:	e7be      	b.n	4058f0 <setvbuf+0x18>
  405972:	2000      	movs	r0, #0
  405974:	f104 0343 	add.w	r3, r4, #67	; 0x43
  405978:	f041 0102 	orr.w	r1, r1, #2
  40597c:	2500      	movs	r5, #0
  40597e:	2201      	movs	r2, #1
  405980:	81a1      	strh	r1, [r4, #12]
  405982:	60a5      	str	r5, [r4, #8]
  405984:	6023      	str	r3, [r4, #0]
  405986:	6123      	str	r3, [r4, #16]
  405988:	6162      	str	r2, [r4, #20]
  40598a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40598e:	2f00      	cmp	r7, #0
  405990:	bf08      	it	eq
  405992:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  405996:	4638      	mov	r0, r7
  405998:	f7ff fb96 	bl	4050c8 <malloc>
  40599c:	4605      	mov	r5, r0
  40599e:	b128      	cbz	r0, 4059ac <setvbuf+0xd4>
  4059a0:	89a1      	ldrh	r1, [r4, #12]
  4059a2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4059a6:	b289      	uxth	r1, r1
  4059a8:	81a1      	strh	r1, [r4, #12]
  4059aa:	e7b9      	b.n	405920 <setvbuf+0x48>
  4059ac:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4059b0:	f7ff fb8a 	bl	4050c8 <malloc>
  4059b4:	4605      	mov	r5, r0
  4059b6:	b918      	cbnz	r0, 4059c0 <setvbuf+0xe8>
  4059b8:	89a1      	ldrh	r1, [r4, #12]
  4059ba:	f04f 30ff 	mov.w	r0, #4294967295
  4059be:	e7d9      	b.n	405974 <setvbuf+0x9c>
  4059c0:	f44f 6780 	mov.w	r7, #1024	; 0x400
  4059c4:	e7ec      	b.n	4059a0 <setvbuf+0xc8>
  4059c6:	bf00      	nop
  4059c8:	20000458 	.word	0x20000458
  4059cc:	004069f9 	.word	0x004069f9

004059d0 <strlen>:
  4059d0:	f020 0103 	bic.w	r1, r0, #3
  4059d4:	f010 0003 	ands.w	r0, r0, #3
  4059d8:	f1c0 0000 	rsb	r0, r0, #0
  4059dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4059e0:	f100 0c04 	add.w	ip, r0, #4
  4059e4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4059e8:	f06f 0200 	mvn.w	r2, #0
  4059ec:	bf1c      	itt	ne
  4059ee:	fa22 f20c 	lsrne.w	r2, r2, ip
  4059f2:	4313      	orrne	r3, r2
  4059f4:	f04f 0c01 	mov.w	ip, #1
  4059f8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4059fc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  405a00:	eba3 020c 	sub.w	r2, r3, ip
  405a04:	ea22 0203 	bic.w	r2, r2, r3
  405a08:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405a0c:	bf04      	itt	eq
  405a0e:	f851 3b04 	ldreq.w	r3, [r1], #4
  405a12:	3004      	addeq	r0, #4
  405a14:	d0f4      	beq.n	405a00 <strlen+0x30>
  405a16:	f1c2 0100 	rsb	r1, r2, #0
  405a1a:	ea02 0201 	and.w	r2, r2, r1
  405a1e:	fab2 f282 	clz	r2, r2
  405a22:	f1c2 021f 	rsb	r2, r2, #31
  405a26:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  405a2a:	4770      	bx	lr

00405a2c <strncpy>:
  405a2c:	ea40 0301 	orr.w	r3, r0, r1
  405a30:	079b      	lsls	r3, r3, #30
  405a32:	b470      	push	{r4, r5, r6}
  405a34:	d12b      	bne.n	405a8e <strncpy+0x62>
  405a36:	2a03      	cmp	r2, #3
  405a38:	d929      	bls.n	405a8e <strncpy+0x62>
  405a3a:	460c      	mov	r4, r1
  405a3c:	4603      	mov	r3, r0
  405a3e:	4621      	mov	r1, r4
  405a40:	f854 6b04 	ldr.w	r6, [r4], #4
  405a44:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  405a48:	ea25 0506 	bic.w	r5, r5, r6
  405a4c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  405a50:	d105      	bne.n	405a5e <strncpy+0x32>
  405a52:	3a04      	subs	r2, #4
  405a54:	2a03      	cmp	r2, #3
  405a56:	f843 6b04 	str.w	r6, [r3], #4
  405a5a:	4621      	mov	r1, r4
  405a5c:	d8ef      	bhi.n	405a3e <strncpy+0x12>
  405a5e:	b1a2      	cbz	r2, 405a8a <strncpy+0x5e>
  405a60:	780c      	ldrb	r4, [r1, #0]
  405a62:	701c      	strb	r4, [r3, #0]
  405a64:	3a01      	subs	r2, #1
  405a66:	3301      	adds	r3, #1
  405a68:	3101      	adds	r1, #1
  405a6a:	b13c      	cbz	r4, 405a7c <strncpy+0x50>
  405a6c:	b16a      	cbz	r2, 405a8a <strncpy+0x5e>
  405a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405a72:	f803 4b01 	strb.w	r4, [r3], #1
  405a76:	3a01      	subs	r2, #1
  405a78:	2c00      	cmp	r4, #0
  405a7a:	d1f7      	bne.n	405a6c <strncpy+0x40>
  405a7c:	b12a      	cbz	r2, 405a8a <strncpy+0x5e>
  405a7e:	441a      	add	r2, r3
  405a80:	2100      	movs	r1, #0
  405a82:	f803 1b01 	strb.w	r1, [r3], #1
  405a86:	4293      	cmp	r3, r2
  405a88:	d1fb      	bne.n	405a82 <strncpy+0x56>
  405a8a:	bc70      	pop	{r4, r5, r6}
  405a8c:	4770      	bx	lr
  405a8e:	4603      	mov	r3, r0
  405a90:	e7e5      	b.n	405a5e <strncpy+0x32>
  405a92:	bf00      	nop

00405a94 <__sprint_r.part.0>:
  405a94:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405a96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a9a:	049c      	lsls	r4, r3, #18
  405a9c:	460f      	mov	r7, r1
  405a9e:	4692      	mov	sl, r2
  405aa0:	d52b      	bpl.n	405afa <__sprint_r.part.0+0x66>
  405aa2:	6893      	ldr	r3, [r2, #8]
  405aa4:	6812      	ldr	r2, [r2, #0]
  405aa6:	b333      	cbz	r3, 405af6 <__sprint_r.part.0+0x62>
  405aa8:	4680      	mov	r8, r0
  405aaa:	f102 0908 	add.w	r9, r2, #8
  405aae:	e919 0060 	ldmdb	r9, {r5, r6}
  405ab2:	08b6      	lsrs	r6, r6, #2
  405ab4:	d017      	beq.n	405ae6 <__sprint_r.part.0+0x52>
  405ab6:	3d04      	subs	r5, #4
  405ab8:	2400      	movs	r4, #0
  405aba:	e001      	b.n	405ac0 <__sprint_r.part.0+0x2c>
  405abc:	42a6      	cmp	r6, r4
  405abe:	d010      	beq.n	405ae2 <__sprint_r.part.0+0x4e>
  405ac0:	4640      	mov	r0, r8
  405ac2:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405ac6:	463a      	mov	r2, r7
  405ac8:	f001 f88c 	bl	406be4 <_fputwc_r>
  405acc:	1c43      	adds	r3, r0, #1
  405ace:	f104 0401 	add.w	r4, r4, #1
  405ad2:	d1f3      	bne.n	405abc <__sprint_r.part.0+0x28>
  405ad4:	2300      	movs	r3, #0
  405ad6:	f8ca 3008 	str.w	r3, [sl, #8]
  405ada:	f8ca 3004 	str.w	r3, [sl, #4]
  405ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ae2:	f8da 3008 	ldr.w	r3, [sl, #8]
  405ae6:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  405aea:	f8ca 3008 	str.w	r3, [sl, #8]
  405aee:	f109 0908 	add.w	r9, r9, #8
  405af2:	2b00      	cmp	r3, #0
  405af4:	d1db      	bne.n	405aae <__sprint_r.part.0+0x1a>
  405af6:	2000      	movs	r0, #0
  405af8:	e7ec      	b.n	405ad4 <__sprint_r.part.0+0x40>
  405afa:	f001 f9ab 	bl	406e54 <__sfvwrite_r>
  405afe:	2300      	movs	r3, #0
  405b00:	f8ca 3008 	str.w	r3, [sl, #8]
  405b04:	f8ca 3004 	str.w	r3, [sl, #4]
  405b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405b0c <_vfiprintf_r>:
  405b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b10:	b0ab      	sub	sp, #172	; 0xac
  405b12:	461c      	mov	r4, r3
  405b14:	9100      	str	r1, [sp, #0]
  405b16:	4693      	mov	fp, r2
  405b18:	9304      	str	r3, [sp, #16]
  405b1a:	9001      	str	r0, [sp, #4]
  405b1c:	b118      	cbz	r0, 405b26 <_vfiprintf_r+0x1a>
  405b1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405b20:	2b00      	cmp	r3, #0
  405b22:	f000 80e3 	beq.w	405cec <_vfiprintf_r+0x1e0>
  405b26:	9b00      	ldr	r3, [sp, #0]
  405b28:	8999      	ldrh	r1, [r3, #12]
  405b2a:	b28a      	uxth	r2, r1
  405b2c:	0490      	lsls	r0, r2, #18
  405b2e:	d408      	bmi.n	405b42 <_vfiprintf_r+0x36>
  405b30:	4618      	mov	r0, r3
  405b32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  405b34:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  405b38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405b3c:	8182      	strh	r2, [r0, #12]
  405b3e:	6643      	str	r3, [r0, #100]	; 0x64
  405b40:	b292      	uxth	r2, r2
  405b42:	0711      	lsls	r1, r2, #28
  405b44:	f140 80b2 	bpl.w	405cac <_vfiprintf_r+0x1a0>
  405b48:	9b00      	ldr	r3, [sp, #0]
  405b4a:	691b      	ldr	r3, [r3, #16]
  405b4c:	2b00      	cmp	r3, #0
  405b4e:	f000 80ad 	beq.w	405cac <_vfiprintf_r+0x1a0>
  405b52:	f002 021a 	and.w	r2, r2, #26
  405b56:	2a0a      	cmp	r2, #10
  405b58:	f000 80b4 	beq.w	405cc4 <_vfiprintf_r+0x1b8>
  405b5c:	2300      	movs	r3, #0
  405b5e:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  405b62:	9309      	str	r3, [sp, #36]	; 0x24
  405b64:	930f      	str	r3, [sp, #60]	; 0x3c
  405b66:	930e      	str	r3, [sp, #56]	; 0x38
  405b68:	9302      	str	r3, [sp, #8]
  405b6a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405b6e:	4654      	mov	r4, sl
  405b70:	f89b 3000 	ldrb.w	r3, [fp]
  405b74:	2b00      	cmp	r3, #0
  405b76:	f000 84a3 	beq.w	4064c0 <_vfiprintf_r+0x9b4>
  405b7a:	2b25      	cmp	r3, #37	; 0x25
  405b7c:	f000 84a0 	beq.w	4064c0 <_vfiprintf_r+0x9b4>
  405b80:	465a      	mov	r2, fp
  405b82:	e001      	b.n	405b88 <_vfiprintf_r+0x7c>
  405b84:	2b25      	cmp	r3, #37	; 0x25
  405b86:	d003      	beq.n	405b90 <_vfiprintf_r+0x84>
  405b88:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  405b8c:	2b00      	cmp	r3, #0
  405b8e:	d1f9      	bne.n	405b84 <_vfiprintf_r+0x78>
  405b90:	ebcb 0602 	rsb	r6, fp, r2
  405b94:	4615      	mov	r5, r2
  405b96:	b196      	cbz	r6, 405bbe <_vfiprintf_r+0xb2>
  405b98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b9c:	f8c4 b000 	str.w	fp, [r4]
  405ba0:	3301      	adds	r3, #1
  405ba2:	4432      	add	r2, r6
  405ba4:	2b07      	cmp	r3, #7
  405ba6:	6066      	str	r6, [r4, #4]
  405ba8:	920f      	str	r2, [sp, #60]	; 0x3c
  405baa:	930e      	str	r3, [sp, #56]	; 0x38
  405bac:	dd79      	ble.n	405ca2 <_vfiprintf_r+0x196>
  405bae:	2a00      	cmp	r2, #0
  405bb0:	f040 84af 	bne.w	406512 <_vfiprintf_r+0xa06>
  405bb4:	9b02      	ldr	r3, [sp, #8]
  405bb6:	920e      	str	r2, [sp, #56]	; 0x38
  405bb8:	4433      	add	r3, r6
  405bba:	4654      	mov	r4, sl
  405bbc:	9302      	str	r3, [sp, #8]
  405bbe:	782b      	ldrb	r3, [r5, #0]
  405bc0:	2b00      	cmp	r3, #0
  405bc2:	f000 8360 	beq.w	406286 <_vfiprintf_r+0x77a>
  405bc6:	2100      	movs	r1, #0
  405bc8:	f04f 0300 	mov.w	r3, #0
  405bcc:	f04f 3cff 	mov.w	ip, #4294967295
  405bd0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405bd4:	1c68      	adds	r0, r5, #1
  405bd6:	786b      	ldrb	r3, [r5, #1]
  405bd8:	4688      	mov	r8, r1
  405bda:	460d      	mov	r5, r1
  405bdc:	4666      	mov	r6, ip
  405bde:	f100 0b01 	add.w	fp, r0, #1
  405be2:	f1a3 0220 	sub.w	r2, r3, #32
  405be6:	2a58      	cmp	r2, #88	; 0x58
  405be8:	f200 82ab 	bhi.w	406142 <_vfiprintf_r+0x636>
  405bec:	e8df f012 	tbh	[pc, r2, lsl #1]
  405bf0:	02a9029b 	.word	0x02a9029b
  405bf4:	02a302a9 	.word	0x02a302a9
  405bf8:	02a902a9 	.word	0x02a902a9
  405bfc:	02a902a9 	.word	0x02a902a9
  405c00:	02a902a9 	.word	0x02a902a9
  405c04:	02620255 	.word	0x02620255
  405c08:	010d02a9 	.word	0x010d02a9
  405c0c:	02a9026e 	.word	0x02a9026e
  405c10:	012f0129 	.word	0x012f0129
  405c14:	012f012f 	.word	0x012f012f
  405c18:	012f012f 	.word	0x012f012f
  405c1c:	012f012f 	.word	0x012f012f
  405c20:	012f012f 	.word	0x012f012f
  405c24:	02a902a9 	.word	0x02a902a9
  405c28:	02a902a9 	.word	0x02a902a9
  405c2c:	02a902a9 	.word	0x02a902a9
  405c30:	02a902a9 	.word	0x02a902a9
  405c34:	02a902a9 	.word	0x02a902a9
  405c38:	02a9013d 	.word	0x02a9013d
  405c3c:	02a902a9 	.word	0x02a902a9
  405c40:	02a902a9 	.word	0x02a902a9
  405c44:	02a902a9 	.word	0x02a902a9
  405c48:	02a902a9 	.word	0x02a902a9
  405c4c:	017402a9 	.word	0x017402a9
  405c50:	02a902a9 	.word	0x02a902a9
  405c54:	02a902a9 	.word	0x02a902a9
  405c58:	018b02a9 	.word	0x018b02a9
  405c5c:	02a902a9 	.word	0x02a902a9
  405c60:	02a901a3 	.word	0x02a901a3
  405c64:	02a902a9 	.word	0x02a902a9
  405c68:	02a902a9 	.word	0x02a902a9
  405c6c:	02a902a9 	.word	0x02a902a9
  405c70:	02a902a9 	.word	0x02a902a9
  405c74:	01c702a9 	.word	0x01c702a9
  405c78:	02a901da 	.word	0x02a901da
  405c7c:	02a902a9 	.word	0x02a902a9
  405c80:	01da0123 	.word	0x01da0123
  405c84:	02a902a9 	.word	0x02a902a9
  405c88:	02a9024c 	.word	0x02a9024c
  405c8c:	0113028a 	.word	0x0113028a
  405c90:	020701f3 	.word	0x020701f3
  405c94:	020d02a9 	.word	0x020d02a9
  405c98:	008102a9 	.word	0x008102a9
  405c9c:	02a902a9 	.word	0x02a902a9
  405ca0:	0233      	.short	0x0233
  405ca2:	3408      	adds	r4, #8
  405ca4:	9b02      	ldr	r3, [sp, #8]
  405ca6:	4433      	add	r3, r6
  405ca8:	9302      	str	r3, [sp, #8]
  405caa:	e788      	b.n	405bbe <_vfiprintf_r+0xb2>
  405cac:	9801      	ldr	r0, [sp, #4]
  405cae:	9900      	ldr	r1, [sp, #0]
  405cb0:	f000 fd70 	bl	406794 <__swsetup_r>
  405cb4:	b9a8      	cbnz	r0, 405ce2 <_vfiprintf_r+0x1d6>
  405cb6:	9b00      	ldr	r3, [sp, #0]
  405cb8:	899a      	ldrh	r2, [r3, #12]
  405cba:	f002 021a 	and.w	r2, r2, #26
  405cbe:	2a0a      	cmp	r2, #10
  405cc0:	f47f af4c 	bne.w	405b5c <_vfiprintf_r+0x50>
  405cc4:	9b00      	ldr	r3, [sp, #0]
  405cc6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  405cca:	2b00      	cmp	r3, #0
  405ccc:	f6ff af46 	blt.w	405b5c <_vfiprintf_r+0x50>
  405cd0:	9801      	ldr	r0, [sp, #4]
  405cd2:	9900      	ldr	r1, [sp, #0]
  405cd4:	465a      	mov	r2, fp
  405cd6:	4623      	mov	r3, r4
  405cd8:	f000 fd20 	bl	40671c <__sbprintf>
  405cdc:	b02b      	add	sp, #172	; 0xac
  405cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ce2:	f04f 30ff 	mov.w	r0, #4294967295
  405ce6:	b02b      	add	sp, #172	; 0xac
  405ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cec:	f000 ff02 	bl	406af4 <__sinit>
  405cf0:	e719      	b.n	405b26 <_vfiprintf_r+0x1a>
  405cf2:	f018 0f20 	tst.w	r8, #32
  405cf6:	9503      	str	r5, [sp, #12]
  405cf8:	46b4      	mov	ip, r6
  405cfa:	f000 810c 	beq.w	405f16 <_vfiprintf_r+0x40a>
  405cfe:	9b04      	ldr	r3, [sp, #16]
  405d00:	3307      	adds	r3, #7
  405d02:	f023 0307 	bic.w	r3, r3, #7
  405d06:	f103 0208 	add.w	r2, r3, #8
  405d0a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405d0e:	9204      	str	r2, [sp, #16]
  405d10:	2301      	movs	r3, #1
  405d12:	f04f 0200 	mov.w	r2, #0
  405d16:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405d1a:	46e1      	mov	r9, ip
  405d1c:	2500      	movs	r5, #0
  405d1e:	f1bc 0f00 	cmp.w	ip, #0
  405d22:	bfa8      	it	ge
  405d24:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  405d28:	ea56 0207 	orrs.w	r2, r6, r7
  405d2c:	f040 80c4 	bne.w	405eb8 <_vfiprintf_r+0x3ac>
  405d30:	f1bc 0f00 	cmp.w	ip, #0
  405d34:	f000 8381 	beq.w	40643a <_vfiprintf_r+0x92e>
  405d38:	2b01      	cmp	r3, #1
  405d3a:	f000 80c5 	beq.w	405ec8 <_vfiprintf_r+0x3bc>
  405d3e:	2b02      	cmp	r3, #2
  405d40:	f000 8387 	beq.w	406452 <_vfiprintf_r+0x946>
  405d44:	4651      	mov	r1, sl
  405d46:	08f2      	lsrs	r2, r6, #3
  405d48:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405d4c:	08f8      	lsrs	r0, r7, #3
  405d4e:	f006 0307 	and.w	r3, r6, #7
  405d52:	4607      	mov	r7, r0
  405d54:	4616      	mov	r6, r2
  405d56:	3330      	adds	r3, #48	; 0x30
  405d58:	ea56 0207 	orrs.w	r2, r6, r7
  405d5c:	f801 3d01 	strb.w	r3, [r1, #-1]!
  405d60:	d1f1      	bne.n	405d46 <_vfiprintf_r+0x23a>
  405d62:	f018 0f01 	tst.w	r8, #1
  405d66:	9107      	str	r1, [sp, #28]
  405d68:	f040 83fc 	bne.w	406564 <_vfiprintf_r+0xa58>
  405d6c:	ebc1 090a 	rsb	r9, r1, sl
  405d70:	45e1      	cmp	r9, ip
  405d72:	464e      	mov	r6, r9
  405d74:	bfb8      	it	lt
  405d76:	4666      	movlt	r6, ip
  405d78:	b105      	cbz	r5, 405d7c <_vfiprintf_r+0x270>
  405d7a:	3601      	adds	r6, #1
  405d7c:	f018 0302 	ands.w	r3, r8, #2
  405d80:	9305      	str	r3, [sp, #20]
  405d82:	bf18      	it	ne
  405d84:	3602      	addne	r6, #2
  405d86:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  405d8a:	9306      	str	r3, [sp, #24]
  405d8c:	f040 81fa 	bne.w	406184 <_vfiprintf_r+0x678>
  405d90:	9b03      	ldr	r3, [sp, #12]
  405d92:	1b9d      	subs	r5, r3, r6
  405d94:	2d00      	cmp	r5, #0
  405d96:	f340 81f5 	ble.w	406184 <_vfiprintf_r+0x678>
  405d9a:	2d10      	cmp	r5, #16
  405d9c:	f340 848c 	ble.w	4066b8 <_vfiprintf_r+0xbac>
  405da0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  405da4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405da6:	4fc6      	ldr	r7, [pc, #792]	; (4060c0 <_vfiprintf_r+0x5b4>)
  405da8:	4620      	mov	r0, r4
  405daa:	2310      	movs	r3, #16
  405dac:	4664      	mov	r4, ip
  405dae:	4671      	mov	r1, lr
  405db0:	4684      	mov	ip, r0
  405db2:	e007      	b.n	405dc4 <_vfiprintf_r+0x2b8>
  405db4:	f101 0e02 	add.w	lr, r1, #2
  405db8:	f10c 0c08 	add.w	ip, ip, #8
  405dbc:	4601      	mov	r1, r0
  405dbe:	3d10      	subs	r5, #16
  405dc0:	2d10      	cmp	r5, #16
  405dc2:	dd13      	ble.n	405dec <_vfiprintf_r+0x2e0>
  405dc4:	1c48      	adds	r0, r1, #1
  405dc6:	3210      	adds	r2, #16
  405dc8:	2807      	cmp	r0, #7
  405dca:	920f      	str	r2, [sp, #60]	; 0x3c
  405dcc:	f8cc 7000 	str.w	r7, [ip]
  405dd0:	f8cc 3004 	str.w	r3, [ip, #4]
  405dd4:	900e      	str	r0, [sp, #56]	; 0x38
  405dd6:	dded      	ble.n	405db4 <_vfiprintf_r+0x2a8>
  405dd8:	2a00      	cmp	r2, #0
  405dda:	f040 81c3 	bne.w	406164 <_vfiprintf_r+0x658>
  405dde:	3d10      	subs	r5, #16
  405de0:	2d10      	cmp	r5, #16
  405de2:	4611      	mov	r1, r2
  405de4:	f04f 0e01 	mov.w	lr, #1
  405de8:	46d4      	mov	ip, sl
  405dea:	dceb      	bgt.n	405dc4 <_vfiprintf_r+0x2b8>
  405dec:	4663      	mov	r3, ip
  405dee:	4671      	mov	r1, lr
  405df0:	46a4      	mov	ip, r4
  405df2:	461c      	mov	r4, r3
  405df4:	442a      	add	r2, r5
  405df6:	2907      	cmp	r1, #7
  405df8:	920f      	str	r2, [sp, #60]	; 0x3c
  405dfa:	6027      	str	r7, [r4, #0]
  405dfc:	6065      	str	r5, [r4, #4]
  405dfe:	910e      	str	r1, [sp, #56]	; 0x38
  405e00:	f300 8346 	bgt.w	406490 <_vfiprintf_r+0x984>
  405e04:	3408      	adds	r4, #8
  405e06:	1c48      	adds	r0, r1, #1
  405e08:	e1bf      	b.n	40618a <_vfiprintf_r+0x67e>
  405e0a:	4658      	mov	r0, fp
  405e0c:	f048 0804 	orr.w	r8, r8, #4
  405e10:	f89b 3000 	ldrb.w	r3, [fp]
  405e14:	e6e3      	b.n	405bde <_vfiprintf_r+0xd2>
  405e16:	f018 0320 	ands.w	r3, r8, #32
  405e1a:	9503      	str	r5, [sp, #12]
  405e1c:	46b4      	mov	ip, r6
  405e1e:	d062      	beq.n	405ee6 <_vfiprintf_r+0x3da>
  405e20:	9b04      	ldr	r3, [sp, #16]
  405e22:	3307      	adds	r3, #7
  405e24:	f023 0307 	bic.w	r3, r3, #7
  405e28:	f103 0208 	add.w	r2, r3, #8
  405e2c:	e9d3 6700 	ldrd	r6, r7, [r3]
  405e30:	9204      	str	r2, [sp, #16]
  405e32:	2300      	movs	r3, #0
  405e34:	e76d      	b.n	405d12 <_vfiprintf_r+0x206>
  405e36:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  405e3a:	f89b 3000 	ldrb.w	r3, [fp]
  405e3e:	4658      	mov	r0, fp
  405e40:	e6cd      	b.n	405bde <_vfiprintf_r+0xd2>
  405e42:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  405e46:	f89b 3000 	ldrb.w	r3, [fp]
  405e4a:	4658      	mov	r0, fp
  405e4c:	e6c7      	b.n	405bde <_vfiprintf_r+0xd2>
  405e4e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405e52:	2500      	movs	r5, #0
  405e54:	f81b 3b01 	ldrb.w	r3, [fp], #1
  405e58:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  405e5c:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405e60:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405e64:	2a09      	cmp	r2, #9
  405e66:	d9f5      	bls.n	405e54 <_vfiprintf_r+0x348>
  405e68:	e6bb      	b.n	405be2 <_vfiprintf_r+0xd6>
  405e6a:	f048 0810 	orr.w	r8, r8, #16
  405e6e:	f018 0f20 	tst.w	r8, #32
  405e72:	9503      	str	r5, [sp, #12]
  405e74:	46b4      	mov	ip, r6
  405e76:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405e7a:	f000 809b 	beq.w	405fb4 <_vfiprintf_r+0x4a8>
  405e7e:	9904      	ldr	r1, [sp, #16]
  405e80:	3107      	adds	r1, #7
  405e82:	f021 0107 	bic.w	r1, r1, #7
  405e86:	e9d1 2300 	ldrd	r2, r3, [r1]
  405e8a:	3108      	adds	r1, #8
  405e8c:	9104      	str	r1, [sp, #16]
  405e8e:	4616      	mov	r6, r2
  405e90:	461f      	mov	r7, r3
  405e92:	2a00      	cmp	r2, #0
  405e94:	f173 0300 	sbcs.w	r3, r3, #0
  405e98:	f2c0 83a6 	blt.w	4065e8 <_vfiprintf_r+0xadc>
  405e9c:	f1bc 0f00 	cmp.w	ip, #0
  405ea0:	bfa8      	it	ge
  405ea2:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  405ea6:	ea56 0207 	orrs.w	r2, r6, r7
  405eaa:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  405eae:	46e1      	mov	r9, ip
  405eb0:	f04f 0301 	mov.w	r3, #1
  405eb4:	f43f af3c 	beq.w	405d30 <_vfiprintf_r+0x224>
  405eb8:	2b01      	cmp	r3, #1
  405eba:	f47f af40 	bne.w	405d3e <_vfiprintf_r+0x232>
  405ebe:	2f00      	cmp	r7, #0
  405ec0:	bf08      	it	eq
  405ec2:	2e0a      	cmpeq	r6, #10
  405ec4:	f080 8334 	bcs.w	406530 <_vfiprintf_r+0xa24>
  405ec8:	ab2a      	add	r3, sp, #168	; 0xa8
  405eca:	3630      	adds	r6, #48	; 0x30
  405ecc:	f803 6d41 	strb.w	r6, [r3, #-65]!
  405ed0:	ebc3 090a 	rsb	r9, r3, sl
  405ed4:	9307      	str	r3, [sp, #28]
  405ed6:	e74b      	b.n	405d70 <_vfiprintf_r+0x264>
  405ed8:	f048 0810 	orr.w	r8, r8, #16
  405edc:	f018 0320 	ands.w	r3, r8, #32
  405ee0:	9503      	str	r5, [sp, #12]
  405ee2:	46b4      	mov	ip, r6
  405ee4:	d19c      	bne.n	405e20 <_vfiprintf_r+0x314>
  405ee6:	f018 0210 	ands.w	r2, r8, #16
  405eea:	f040 82f7 	bne.w	4064dc <_vfiprintf_r+0x9d0>
  405eee:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  405ef2:	f000 82f3 	beq.w	4064dc <_vfiprintf_r+0x9d0>
  405ef6:	9904      	ldr	r1, [sp, #16]
  405ef8:	4613      	mov	r3, r2
  405efa:	460a      	mov	r2, r1
  405efc:	3204      	adds	r2, #4
  405efe:	880e      	ldrh	r6, [r1, #0]
  405f00:	9204      	str	r2, [sp, #16]
  405f02:	2700      	movs	r7, #0
  405f04:	e705      	b.n	405d12 <_vfiprintf_r+0x206>
  405f06:	f048 0810 	orr.w	r8, r8, #16
  405f0a:	f018 0f20 	tst.w	r8, #32
  405f0e:	9503      	str	r5, [sp, #12]
  405f10:	46b4      	mov	ip, r6
  405f12:	f47f aef4 	bne.w	405cfe <_vfiprintf_r+0x1f2>
  405f16:	9a04      	ldr	r2, [sp, #16]
  405f18:	f018 0f10 	tst.w	r8, #16
  405f1c:	4613      	mov	r3, r2
  405f1e:	f040 82e4 	bne.w	4064ea <_vfiprintf_r+0x9de>
  405f22:	f018 0f40 	tst.w	r8, #64	; 0x40
  405f26:	f000 82e0 	beq.w	4064ea <_vfiprintf_r+0x9de>
  405f2a:	8816      	ldrh	r6, [r2, #0]
  405f2c:	3204      	adds	r2, #4
  405f2e:	2700      	movs	r7, #0
  405f30:	2301      	movs	r3, #1
  405f32:	9204      	str	r2, [sp, #16]
  405f34:	e6ed      	b.n	405d12 <_vfiprintf_r+0x206>
  405f36:	4a63      	ldr	r2, [pc, #396]	; (4060c4 <_vfiprintf_r+0x5b8>)
  405f38:	9503      	str	r5, [sp, #12]
  405f3a:	f018 0f20 	tst.w	r8, #32
  405f3e:	46b4      	mov	ip, r6
  405f40:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405f44:	9209      	str	r2, [sp, #36]	; 0x24
  405f46:	f000 8090 	beq.w	40606a <_vfiprintf_r+0x55e>
  405f4a:	9a04      	ldr	r2, [sp, #16]
  405f4c:	3207      	adds	r2, #7
  405f4e:	f022 0207 	bic.w	r2, r2, #7
  405f52:	e9d2 6700 	ldrd	r6, r7, [r2]
  405f56:	f102 0108 	add.w	r1, r2, #8
  405f5a:	9104      	str	r1, [sp, #16]
  405f5c:	f018 0f01 	tst.w	r8, #1
  405f60:	f000 8290 	beq.w	406484 <_vfiprintf_r+0x978>
  405f64:	ea56 0207 	orrs.w	r2, r6, r7
  405f68:	f000 828c 	beq.w	406484 <_vfiprintf_r+0x978>
  405f6c:	2230      	movs	r2, #48	; 0x30
  405f6e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  405f72:	f048 0802 	orr.w	r8, r8, #2
  405f76:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  405f7a:	2302      	movs	r3, #2
  405f7c:	e6c9      	b.n	405d12 <_vfiprintf_r+0x206>
  405f7e:	9a04      	ldr	r2, [sp, #16]
  405f80:	9503      	str	r5, [sp, #12]
  405f82:	6813      	ldr	r3, [r2, #0]
  405f84:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405f88:	4613      	mov	r3, r2
  405f8a:	3304      	adds	r3, #4
  405f8c:	2601      	movs	r6, #1
  405f8e:	f04f 0100 	mov.w	r1, #0
  405f92:	9304      	str	r3, [sp, #16]
  405f94:	ab10      	add	r3, sp, #64	; 0x40
  405f96:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405f9a:	46b1      	mov	r9, r6
  405f9c:	9307      	str	r3, [sp, #28]
  405f9e:	f04f 0c00 	mov.w	ip, #0
  405fa2:	e6eb      	b.n	405d7c <_vfiprintf_r+0x270>
  405fa4:	f018 0f20 	tst.w	r8, #32
  405fa8:	9503      	str	r5, [sp, #12]
  405faa:	46b4      	mov	ip, r6
  405fac:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405fb0:	f47f af65 	bne.w	405e7e <_vfiprintf_r+0x372>
  405fb4:	f018 0f10 	tst.w	r8, #16
  405fb8:	f040 82a2 	bne.w	406500 <_vfiprintf_r+0x9f4>
  405fbc:	f018 0f40 	tst.w	r8, #64	; 0x40
  405fc0:	f000 829e 	beq.w	406500 <_vfiprintf_r+0x9f4>
  405fc4:	9904      	ldr	r1, [sp, #16]
  405fc6:	f9b1 6000 	ldrsh.w	r6, [r1]
  405fca:	3104      	adds	r1, #4
  405fcc:	17f7      	asrs	r7, r6, #31
  405fce:	4632      	mov	r2, r6
  405fd0:	463b      	mov	r3, r7
  405fd2:	9104      	str	r1, [sp, #16]
  405fd4:	e75d      	b.n	405e92 <_vfiprintf_r+0x386>
  405fd6:	9904      	ldr	r1, [sp, #16]
  405fd8:	9503      	str	r5, [sp, #12]
  405fda:	2330      	movs	r3, #48	; 0x30
  405fdc:	460a      	mov	r2, r1
  405fde:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  405fe2:	2378      	movs	r3, #120	; 0x78
  405fe4:	3204      	adds	r2, #4
  405fe6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  405fea:	4b37      	ldr	r3, [pc, #220]	; (4060c8 <_vfiprintf_r+0x5bc>)
  405fec:	9309      	str	r3, [sp, #36]	; 0x24
  405fee:	46b4      	mov	ip, r6
  405ff0:	f048 0802 	orr.w	r8, r8, #2
  405ff4:	680e      	ldr	r6, [r1, #0]
  405ff6:	9204      	str	r2, [sp, #16]
  405ff8:	2700      	movs	r7, #0
  405ffa:	2302      	movs	r3, #2
  405ffc:	e689      	b.n	405d12 <_vfiprintf_r+0x206>
  405ffe:	f048 0820 	orr.w	r8, r8, #32
  406002:	f89b 3000 	ldrb.w	r3, [fp]
  406006:	4658      	mov	r0, fp
  406008:	e5e9      	b.n	405bde <_vfiprintf_r+0xd2>
  40600a:	9a04      	ldr	r2, [sp, #16]
  40600c:	9503      	str	r5, [sp, #12]
  40600e:	6813      	ldr	r3, [r2, #0]
  406010:	9307      	str	r3, [sp, #28]
  406012:	f04f 0100 	mov.w	r1, #0
  406016:	46b4      	mov	ip, r6
  406018:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40601c:	1d16      	adds	r6, r2, #4
  40601e:	2b00      	cmp	r3, #0
  406020:	f000 8350 	beq.w	4066c4 <_vfiprintf_r+0xbb8>
  406024:	f1bc 0f00 	cmp.w	ip, #0
  406028:	f2c0 832a 	blt.w	406680 <_vfiprintf_r+0xb74>
  40602c:	9d07      	ldr	r5, [sp, #28]
  40602e:	f8cd c010 	str.w	ip, [sp, #16]
  406032:	4662      	mov	r2, ip
  406034:	4628      	mov	r0, r5
  406036:	2100      	movs	r1, #0
  406038:	f001 f93c 	bl	4072b4 <memchr>
  40603c:	f8dd c010 	ldr.w	ip, [sp, #16]
  406040:	2800      	cmp	r0, #0
  406042:	f000 8350 	beq.w	4066e6 <_vfiprintf_r+0xbda>
  406046:	ebc5 0900 	rsb	r9, r5, r0
  40604a:	9604      	str	r6, [sp, #16]
  40604c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  406050:	f04f 0c00 	mov.w	ip, #0
  406054:	e68c      	b.n	405d70 <_vfiprintf_r+0x264>
  406056:	4a1c      	ldr	r2, [pc, #112]	; (4060c8 <_vfiprintf_r+0x5bc>)
  406058:	9503      	str	r5, [sp, #12]
  40605a:	f018 0f20 	tst.w	r8, #32
  40605e:	46b4      	mov	ip, r6
  406060:	9209      	str	r2, [sp, #36]	; 0x24
  406062:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406066:	f47f af70 	bne.w	405f4a <_vfiprintf_r+0x43e>
  40606a:	9904      	ldr	r1, [sp, #16]
  40606c:	f018 0f10 	tst.w	r8, #16
  406070:	460a      	mov	r2, r1
  406072:	f040 8240 	bne.w	4064f6 <_vfiprintf_r+0x9ea>
  406076:	f018 0f40 	tst.w	r8, #64	; 0x40
  40607a:	f000 823c 	beq.w	4064f6 <_vfiprintf_r+0x9ea>
  40607e:	3204      	adds	r2, #4
  406080:	880e      	ldrh	r6, [r1, #0]
  406082:	9204      	str	r2, [sp, #16]
  406084:	2700      	movs	r7, #0
  406086:	e769      	b.n	405f5c <_vfiprintf_r+0x450>
  406088:	f89b 3000 	ldrb.w	r3, [fp]
  40608c:	2b6c      	cmp	r3, #108	; 0x6c
  40608e:	f000 82ea 	beq.w	406666 <_vfiprintf_r+0xb5a>
  406092:	f048 0810 	orr.w	r8, r8, #16
  406096:	4658      	mov	r0, fp
  406098:	e5a1      	b.n	405bde <_vfiprintf_r+0xd2>
  40609a:	9a04      	ldr	r2, [sp, #16]
  40609c:	6815      	ldr	r5, [r2, #0]
  40609e:	4613      	mov	r3, r2
  4060a0:	2d00      	cmp	r5, #0
  4060a2:	f103 0304 	add.w	r3, r3, #4
  4060a6:	f2c0 82e6 	blt.w	406676 <_vfiprintf_r+0xb6a>
  4060aa:	9304      	str	r3, [sp, #16]
  4060ac:	f89b 3000 	ldrb.w	r3, [fp]
  4060b0:	4658      	mov	r0, fp
  4060b2:	e594      	b.n	405bde <_vfiprintf_r+0xd2>
  4060b4:	f89b 3000 	ldrb.w	r3, [fp]
  4060b8:	4658      	mov	r0, fp
  4060ba:	212b      	movs	r1, #43	; 0x2b
  4060bc:	e58f      	b.n	405bde <_vfiprintf_r+0xd2>
  4060be:	bf00      	nop
  4060c0:	00408988 	.word	0x00408988
  4060c4:	0040896c 	.word	0x0040896c
  4060c8:	004087e0 	.word	0x004087e0
  4060cc:	f89b 3000 	ldrb.w	r3, [fp]
  4060d0:	2b2a      	cmp	r3, #42	; 0x2a
  4060d2:	f10b 0001 	add.w	r0, fp, #1
  4060d6:	f000 830f 	beq.w	4066f8 <_vfiprintf_r+0xbec>
  4060da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4060de:	2a09      	cmp	r2, #9
  4060e0:	4683      	mov	fp, r0
  4060e2:	f04f 0600 	mov.w	r6, #0
  4060e6:	f63f ad7c 	bhi.w	405be2 <_vfiprintf_r+0xd6>
  4060ea:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4060ee:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4060f2:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  4060f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4060fa:	2a09      	cmp	r2, #9
  4060fc:	d9f5      	bls.n	4060ea <_vfiprintf_r+0x5de>
  4060fe:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  406102:	e56e      	b.n	405be2 <_vfiprintf_r+0xd6>
  406104:	f018 0f20 	tst.w	r8, #32
  406108:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40610c:	f000 8283 	beq.w	406616 <_vfiprintf_r+0xb0a>
  406110:	9a04      	ldr	r2, [sp, #16]
  406112:	9902      	ldr	r1, [sp, #8]
  406114:	6813      	ldr	r3, [r2, #0]
  406116:	17cf      	asrs	r7, r1, #31
  406118:	4608      	mov	r0, r1
  40611a:	3204      	adds	r2, #4
  40611c:	4639      	mov	r1, r7
  40611e:	9204      	str	r2, [sp, #16]
  406120:	e9c3 0100 	strd	r0, r1, [r3]
  406124:	e524      	b.n	405b70 <_vfiprintf_r+0x64>
  406126:	4658      	mov	r0, fp
  406128:	f89b 3000 	ldrb.w	r3, [fp]
  40612c:	2900      	cmp	r1, #0
  40612e:	f47f ad56 	bne.w	405bde <_vfiprintf_r+0xd2>
  406132:	2120      	movs	r1, #32
  406134:	e553      	b.n	405bde <_vfiprintf_r+0xd2>
  406136:	f048 0801 	orr.w	r8, r8, #1
  40613a:	4658      	mov	r0, fp
  40613c:	f89b 3000 	ldrb.w	r3, [fp]
  406140:	e54d      	b.n	405bde <_vfiprintf_r+0xd2>
  406142:	9503      	str	r5, [sp, #12]
  406144:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406148:	2b00      	cmp	r3, #0
  40614a:	f000 809c 	beq.w	406286 <_vfiprintf_r+0x77a>
  40614e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  406152:	f04f 0300 	mov.w	r3, #0
  406156:	2601      	movs	r6, #1
  406158:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40615c:	ab10      	add	r3, sp, #64	; 0x40
  40615e:	46b1      	mov	r9, r6
  406160:	9307      	str	r3, [sp, #28]
  406162:	e71c      	b.n	405f9e <_vfiprintf_r+0x492>
  406164:	9801      	ldr	r0, [sp, #4]
  406166:	9900      	ldr	r1, [sp, #0]
  406168:	9308      	str	r3, [sp, #32]
  40616a:	aa0d      	add	r2, sp, #52	; 0x34
  40616c:	f7ff fc92 	bl	405a94 <__sprint_r.part.0>
  406170:	2800      	cmp	r0, #0
  406172:	f040 808f 	bne.w	406294 <_vfiprintf_r+0x788>
  406176:	990e      	ldr	r1, [sp, #56]	; 0x38
  406178:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40617a:	9b08      	ldr	r3, [sp, #32]
  40617c:	f101 0e01 	add.w	lr, r1, #1
  406180:	46d4      	mov	ip, sl
  406182:	e61c      	b.n	405dbe <_vfiprintf_r+0x2b2>
  406184:	990e      	ldr	r1, [sp, #56]	; 0x38
  406186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406188:	1c48      	adds	r0, r1, #1
  40618a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40618e:	b16b      	cbz	r3, 4061ac <_vfiprintf_r+0x6a0>
  406190:	3201      	adds	r2, #1
  406192:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  406196:	2101      	movs	r1, #1
  406198:	2807      	cmp	r0, #7
  40619a:	920f      	str	r2, [sp, #60]	; 0x3c
  40619c:	900e      	str	r0, [sp, #56]	; 0x38
  40619e:	6023      	str	r3, [r4, #0]
  4061a0:	6061      	str	r1, [r4, #4]
  4061a2:	f300 8134 	bgt.w	40640e <_vfiprintf_r+0x902>
  4061a6:	4601      	mov	r1, r0
  4061a8:	3408      	adds	r4, #8
  4061aa:	3001      	adds	r0, #1
  4061ac:	9b05      	ldr	r3, [sp, #20]
  4061ae:	b163      	cbz	r3, 4061ca <_vfiprintf_r+0x6be>
  4061b0:	3202      	adds	r2, #2
  4061b2:	a90c      	add	r1, sp, #48	; 0x30
  4061b4:	2302      	movs	r3, #2
  4061b6:	2807      	cmp	r0, #7
  4061b8:	920f      	str	r2, [sp, #60]	; 0x3c
  4061ba:	900e      	str	r0, [sp, #56]	; 0x38
  4061bc:	e884 000a 	stmia.w	r4, {r1, r3}
  4061c0:	f300 8134 	bgt.w	40642c <_vfiprintf_r+0x920>
  4061c4:	4601      	mov	r1, r0
  4061c6:	3408      	adds	r4, #8
  4061c8:	3001      	adds	r0, #1
  4061ca:	9b06      	ldr	r3, [sp, #24]
  4061cc:	2b80      	cmp	r3, #128	; 0x80
  4061ce:	f000 80d4 	beq.w	40637a <_vfiprintf_r+0x86e>
  4061d2:	ebc9 070c 	rsb	r7, r9, ip
  4061d6:	2f00      	cmp	r7, #0
  4061d8:	dd2b      	ble.n	406232 <_vfiprintf_r+0x726>
  4061da:	2f10      	cmp	r7, #16
  4061dc:	4daa      	ldr	r5, [pc, #680]	; (406488 <_vfiprintf_r+0x97c>)
  4061de:	dd1f      	ble.n	406220 <_vfiprintf_r+0x714>
  4061e0:	46a6      	mov	lr, r4
  4061e2:	2310      	movs	r3, #16
  4061e4:	9c01      	ldr	r4, [sp, #4]
  4061e6:	e007      	b.n	4061f8 <_vfiprintf_r+0x6ec>
  4061e8:	f101 0c02 	add.w	ip, r1, #2
  4061ec:	f10e 0e08 	add.w	lr, lr, #8
  4061f0:	4601      	mov	r1, r0
  4061f2:	3f10      	subs	r7, #16
  4061f4:	2f10      	cmp	r7, #16
  4061f6:	dd11      	ble.n	40621c <_vfiprintf_r+0x710>
  4061f8:	1c48      	adds	r0, r1, #1
  4061fa:	3210      	adds	r2, #16
  4061fc:	2807      	cmp	r0, #7
  4061fe:	920f      	str	r2, [sp, #60]	; 0x3c
  406200:	f8ce 5000 	str.w	r5, [lr]
  406204:	f8ce 3004 	str.w	r3, [lr, #4]
  406208:	900e      	str	r0, [sp, #56]	; 0x38
  40620a:	dded      	ble.n	4061e8 <_vfiprintf_r+0x6dc>
  40620c:	bb6a      	cbnz	r2, 40626a <_vfiprintf_r+0x75e>
  40620e:	3f10      	subs	r7, #16
  406210:	2f10      	cmp	r7, #16
  406212:	f04f 0c01 	mov.w	ip, #1
  406216:	4611      	mov	r1, r2
  406218:	46d6      	mov	lr, sl
  40621a:	dced      	bgt.n	4061f8 <_vfiprintf_r+0x6ec>
  40621c:	4674      	mov	r4, lr
  40621e:	4660      	mov	r0, ip
  406220:	443a      	add	r2, r7
  406222:	2807      	cmp	r0, #7
  406224:	920f      	str	r2, [sp, #60]	; 0x3c
  406226:	e884 00a0 	stmia.w	r4, {r5, r7}
  40622a:	900e      	str	r0, [sp, #56]	; 0x38
  40622c:	dc3b      	bgt.n	4062a6 <_vfiprintf_r+0x79a>
  40622e:	3408      	adds	r4, #8
  406230:	3001      	adds	r0, #1
  406232:	eb02 0309 	add.w	r3, r2, r9
  406236:	9a07      	ldr	r2, [sp, #28]
  406238:	930f      	str	r3, [sp, #60]	; 0x3c
  40623a:	2807      	cmp	r0, #7
  40623c:	e884 0204 	stmia.w	r4, {r2, r9}
  406240:	900e      	str	r0, [sp, #56]	; 0x38
  406242:	dd3d      	ble.n	4062c0 <_vfiprintf_r+0x7b4>
  406244:	2b00      	cmp	r3, #0
  406246:	f040 813e 	bne.w	4064c6 <_vfiprintf_r+0x9ba>
  40624a:	f018 0f04 	tst.w	r8, #4
  40624e:	930e      	str	r3, [sp, #56]	; 0x38
  406250:	f040 812f 	bne.w	4064b2 <_vfiprintf_r+0x9a6>
  406254:	9b02      	ldr	r3, [sp, #8]
  406256:	9a03      	ldr	r2, [sp, #12]
  406258:	4296      	cmp	r6, r2
  40625a:	bfac      	ite	ge
  40625c:	199b      	addge	r3, r3, r6
  40625e:	189b      	addlt	r3, r3, r2
  406260:	9302      	str	r3, [sp, #8]
  406262:	2300      	movs	r3, #0
  406264:	930e      	str	r3, [sp, #56]	; 0x38
  406266:	4654      	mov	r4, sl
  406268:	e482      	b.n	405b70 <_vfiprintf_r+0x64>
  40626a:	4620      	mov	r0, r4
  40626c:	9900      	ldr	r1, [sp, #0]
  40626e:	9305      	str	r3, [sp, #20]
  406270:	aa0d      	add	r2, sp, #52	; 0x34
  406272:	f7ff fc0f 	bl	405a94 <__sprint_r.part.0>
  406276:	b968      	cbnz	r0, 406294 <_vfiprintf_r+0x788>
  406278:	990e      	ldr	r1, [sp, #56]	; 0x38
  40627a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40627c:	9b05      	ldr	r3, [sp, #20]
  40627e:	f101 0c01 	add.w	ip, r1, #1
  406282:	46d6      	mov	lr, sl
  406284:	e7b5      	b.n	4061f2 <_vfiprintf_r+0x6e6>
  406286:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406288:	b123      	cbz	r3, 406294 <_vfiprintf_r+0x788>
  40628a:	9801      	ldr	r0, [sp, #4]
  40628c:	9900      	ldr	r1, [sp, #0]
  40628e:	aa0d      	add	r2, sp, #52	; 0x34
  406290:	f7ff fc00 	bl	405a94 <__sprint_r.part.0>
  406294:	9b00      	ldr	r3, [sp, #0]
  406296:	899b      	ldrh	r3, [r3, #12]
  406298:	065b      	lsls	r3, r3, #25
  40629a:	f53f ad22 	bmi.w	405ce2 <_vfiprintf_r+0x1d6>
  40629e:	9802      	ldr	r0, [sp, #8]
  4062a0:	b02b      	add	sp, #172	; 0xac
  4062a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062a6:	2a00      	cmp	r2, #0
  4062a8:	f040 8191 	bne.w	4065ce <_vfiprintf_r+0xac2>
  4062ac:	2201      	movs	r2, #1
  4062ae:	9907      	ldr	r1, [sp, #28]
  4062b0:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  4062b4:	464b      	mov	r3, r9
  4062b6:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4062ba:	911a      	str	r1, [sp, #104]	; 0x68
  4062bc:	920e      	str	r2, [sp, #56]	; 0x38
  4062be:	4654      	mov	r4, sl
  4062c0:	f104 0208 	add.w	r2, r4, #8
  4062c4:	f018 0f04 	tst.w	r8, #4
  4062c8:	d039      	beq.n	40633e <_vfiprintf_r+0x832>
  4062ca:	9903      	ldr	r1, [sp, #12]
  4062cc:	1b8d      	subs	r5, r1, r6
  4062ce:	2d00      	cmp	r5, #0
  4062d0:	dd35      	ble.n	40633e <_vfiprintf_r+0x832>
  4062d2:	2d10      	cmp	r5, #16
  4062d4:	f340 8202 	ble.w	4066dc <_vfiprintf_r+0xbd0>
  4062d8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4062da:	4f6c      	ldr	r7, [pc, #432]	; (40648c <_vfiprintf_r+0x980>)
  4062dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
  4062e0:	f8dd 9000 	ldr.w	r9, [sp]
  4062e4:	2410      	movs	r4, #16
  4062e6:	e006      	b.n	4062f6 <_vfiprintf_r+0x7ea>
  4062e8:	f100 0e02 	add.w	lr, r0, #2
  4062ec:	3208      	adds	r2, #8
  4062ee:	4608      	mov	r0, r1
  4062f0:	3d10      	subs	r5, #16
  4062f2:	2d10      	cmp	r5, #16
  4062f4:	dd10      	ble.n	406318 <_vfiprintf_r+0x80c>
  4062f6:	1c41      	adds	r1, r0, #1
  4062f8:	3310      	adds	r3, #16
  4062fa:	2907      	cmp	r1, #7
  4062fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4062fe:	6017      	str	r7, [r2, #0]
  406300:	6054      	str	r4, [r2, #4]
  406302:	910e      	str	r1, [sp, #56]	; 0x38
  406304:	ddf0      	ble.n	4062e8 <_vfiprintf_r+0x7dc>
  406306:	2b00      	cmp	r3, #0
  406308:	d12a      	bne.n	406360 <_vfiprintf_r+0x854>
  40630a:	3d10      	subs	r5, #16
  40630c:	2d10      	cmp	r5, #16
  40630e:	f04f 0e01 	mov.w	lr, #1
  406312:	4618      	mov	r0, r3
  406314:	4652      	mov	r2, sl
  406316:	dcee      	bgt.n	4062f6 <_vfiprintf_r+0x7ea>
  406318:	442b      	add	r3, r5
  40631a:	f1be 0f07 	cmp.w	lr, #7
  40631e:	930f      	str	r3, [sp, #60]	; 0x3c
  406320:	6017      	str	r7, [r2, #0]
  406322:	6055      	str	r5, [r2, #4]
  406324:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406328:	dd09      	ble.n	40633e <_vfiprintf_r+0x832>
  40632a:	2b00      	cmp	r3, #0
  40632c:	d092      	beq.n	406254 <_vfiprintf_r+0x748>
  40632e:	9801      	ldr	r0, [sp, #4]
  406330:	9900      	ldr	r1, [sp, #0]
  406332:	aa0d      	add	r2, sp, #52	; 0x34
  406334:	f7ff fbae 	bl	405a94 <__sprint_r.part.0>
  406338:	2800      	cmp	r0, #0
  40633a:	d1ab      	bne.n	406294 <_vfiprintf_r+0x788>
  40633c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40633e:	9a02      	ldr	r2, [sp, #8]
  406340:	9903      	ldr	r1, [sp, #12]
  406342:	428e      	cmp	r6, r1
  406344:	bfac      	ite	ge
  406346:	1992      	addge	r2, r2, r6
  406348:	1852      	addlt	r2, r2, r1
  40634a:	9202      	str	r2, [sp, #8]
  40634c:	2b00      	cmp	r3, #0
  40634e:	d088      	beq.n	406262 <_vfiprintf_r+0x756>
  406350:	9801      	ldr	r0, [sp, #4]
  406352:	9900      	ldr	r1, [sp, #0]
  406354:	aa0d      	add	r2, sp, #52	; 0x34
  406356:	f7ff fb9d 	bl	405a94 <__sprint_r.part.0>
  40635a:	2800      	cmp	r0, #0
  40635c:	d081      	beq.n	406262 <_vfiprintf_r+0x756>
  40635e:	e799      	b.n	406294 <_vfiprintf_r+0x788>
  406360:	4640      	mov	r0, r8
  406362:	4649      	mov	r1, r9
  406364:	aa0d      	add	r2, sp, #52	; 0x34
  406366:	f7ff fb95 	bl	405a94 <__sprint_r.part.0>
  40636a:	2800      	cmp	r0, #0
  40636c:	d192      	bne.n	406294 <_vfiprintf_r+0x788>
  40636e:	980e      	ldr	r0, [sp, #56]	; 0x38
  406370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406372:	f100 0e01 	add.w	lr, r0, #1
  406376:	4652      	mov	r2, sl
  406378:	e7ba      	b.n	4062f0 <_vfiprintf_r+0x7e4>
  40637a:	9b03      	ldr	r3, [sp, #12]
  40637c:	1b9f      	subs	r7, r3, r6
  40637e:	2f00      	cmp	r7, #0
  406380:	f77f af27 	ble.w	4061d2 <_vfiprintf_r+0x6c6>
  406384:	2f10      	cmp	r7, #16
  406386:	4d40      	ldr	r5, [pc, #256]	; (406488 <_vfiprintf_r+0x97c>)
  406388:	f340 81b4 	ble.w	4066f4 <_vfiprintf_r+0xbe8>
  40638c:	4620      	mov	r0, r4
  40638e:	2310      	movs	r3, #16
  406390:	4664      	mov	r4, ip
  406392:	4684      	mov	ip, r0
  406394:	e007      	b.n	4063a6 <_vfiprintf_r+0x89a>
  406396:	f101 0e02 	add.w	lr, r1, #2
  40639a:	f10c 0c08 	add.w	ip, ip, #8
  40639e:	4601      	mov	r1, r0
  4063a0:	3f10      	subs	r7, #16
  4063a2:	2f10      	cmp	r7, #16
  4063a4:	dd11      	ble.n	4063ca <_vfiprintf_r+0x8be>
  4063a6:	1c48      	adds	r0, r1, #1
  4063a8:	3210      	adds	r2, #16
  4063aa:	2807      	cmp	r0, #7
  4063ac:	920f      	str	r2, [sp, #60]	; 0x3c
  4063ae:	f8cc 5000 	str.w	r5, [ip]
  4063b2:	f8cc 3004 	str.w	r3, [ip, #4]
  4063b6:	900e      	str	r0, [sp, #56]	; 0x38
  4063b8:	dded      	ble.n	406396 <_vfiprintf_r+0x88a>
  4063ba:	b9c2      	cbnz	r2, 4063ee <_vfiprintf_r+0x8e2>
  4063bc:	3f10      	subs	r7, #16
  4063be:	2f10      	cmp	r7, #16
  4063c0:	f04f 0e01 	mov.w	lr, #1
  4063c4:	4611      	mov	r1, r2
  4063c6:	46d4      	mov	ip, sl
  4063c8:	dced      	bgt.n	4063a6 <_vfiprintf_r+0x89a>
  4063ca:	4663      	mov	r3, ip
  4063cc:	46a4      	mov	ip, r4
  4063ce:	461c      	mov	r4, r3
  4063d0:	443a      	add	r2, r7
  4063d2:	f1be 0f07 	cmp.w	lr, #7
  4063d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4063d8:	e884 00a0 	stmia.w	r4, {r5, r7}
  4063dc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4063e0:	f300 80ef 	bgt.w	4065c2 <_vfiprintf_r+0xab6>
  4063e4:	3408      	adds	r4, #8
  4063e6:	f10e 0001 	add.w	r0, lr, #1
  4063ea:	4671      	mov	r1, lr
  4063ec:	e6f1      	b.n	4061d2 <_vfiprintf_r+0x6c6>
  4063ee:	9801      	ldr	r0, [sp, #4]
  4063f0:	9900      	ldr	r1, [sp, #0]
  4063f2:	9305      	str	r3, [sp, #20]
  4063f4:	aa0d      	add	r2, sp, #52	; 0x34
  4063f6:	f7ff fb4d 	bl	405a94 <__sprint_r.part.0>
  4063fa:	2800      	cmp	r0, #0
  4063fc:	f47f af4a 	bne.w	406294 <_vfiprintf_r+0x788>
  406400:	990e      	ldr	r1, [sp, #56]	; 0x38
  406402:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406404:	9b05      	ldr	r3, [sp, #20]
  406406:	f101 0e01 	add.w	lr, r1, #1
  40640a:	46d4      	mov	ip, sl
  40640c:	e7c8      	b.n	4063a0 <_vfiprintf_r+0x894>
  40640e:	2a00      	cmp	r2, #0
  406410:	f040 80c6 	bne.w	4065a0 <_vfiprintf_r+0xa94>
  406414:	9b05      	ldr	r3, [sp, #20]
  406416:	2b00      	cmp	r3, #0
  406418:	f000 8086 	beq.w	406528 <_vfiprintf_r+0xa1c>
  40641c:	aa0c      	add	r2, sp, #48	; 0x30
  40641e:	2302      	movs	r3, #2
  406420:	921a      	str	r2, [sp, #104]	; 0x68
  406422:	4608      	mov	r0, r1
  406424:	931b      	str	r3, [sp, #108]	; 0x6c
  406426:	461a      	mov	r2, r3
  406428:	4654      	mov	r4, sl
  40642a:	e6cb      	b.n	4061c4 <_vfiprintf_r+0x6b8>
  40642c:	2a00      	cmp	r2, #0
  40642e:	f040 80a6 	bne.w	40657e <_vfiprintf_r+0xa72>
  406432:	2001      	movs	r0, #1
  406434:	4611      	mov	r1, r2
  406436:	4654      	mov	r4, sl
  406438:	e6c7      	b.n	4061ca <_vfiprintf_r+0x6be>
  40643a:	bb03      	cbnz	r3, 40647e <_vfiprintf_r+0x972>
  40643c:	f018 0f01 	tst.w	r8, #1
  406440:	d01d      	beq.n	40647e <_vfiprintf_r+0x972>
  406442:	ab2a      	add	r3, sp, #168	; 0xa8
  406444:	2230      	movs	r2, #48	; 0x30
  406446:	f803 2d41 	strb.w	r2, [r3, #-65]!
  40644a:	ebc3 090a 	rsb	r9, r3, sl
  40644e:	9307      	str	r3, [sp, #28]
  406450:	e48e      	b.n	405d70 <_vfiprintf_r+0x264>
  406452:	9809      	ldr	r0, [sp, #36]	; 0x24
  406454:	46d1      	mov	r9, sl
  406456:	0933      	lsrs	r3, r6, #4
  406458:	f006 010f 	and.w	r1, r6, #15
  40645c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406460:	093a      	lsrs	r2, r7, #4
  406462:	461e      	mov	r6, r3
  406464:	4617      	mov	r7, r2
  406466:	5c43      	ldrb	r3, [r0, r1]
  406468:	f809 3d01 	strb.w	r3, [r9, #-1]!
  40646c:	ea56 0307 	orrs.w	r3, r6, r7
  406470:	d1f1      	bne.n	406456 <_vfiprintf_r+0x94a>
  406472:	464b      	mov	r3, r9
  406474:	f8cd 901c 	str.w	r9, [sp, #28]
  406478:	ebc3 090a 	rsb	r9, r3, sl
  40647c:	e478      	b.n	405d70 <_vfiprintf_r+0x264>
  40647e:	f8cd a01c 	str.w	sl, [sp, #28]
  406482:	e475      	b.n	405d70 <_vfiprintf_r+0x264>
  406484:	2302      	movs	r3, #2
  406486:	e444      	b.n	405d12 <_vfiprintf_r+0x206>
  406488:	0040895c 	.word	0x0040895c
  40648c:	00408988 	.word	0x00408988
  406490:	2a00      	cmp	r2, #0
  406492:	f040 80d7 	bne.w	406644 <_vfiprintf_r+0xb38>
  406496:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40649a:	2b00      	cmp	r3, #0
  40649c:	f000 80ae 	beq.w	4065fc <_vfiprintf_r+0xaf0>
  4064a0:	2301      	movs	r3, #1
  4064a2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4064a6:	4618      	mov	r0, r3
  4064a8:	931b      	str	r3, [sp, #108]	; 0x6c
  4064aa:	461a      	mov	r2, r3
  4064ac:	911a      	str	r1, [sp, #104]	; 0x68
  4064ae:	4654      	mov	r4, sl
  4064b0:	e679      	b.n	4061a6 <_vfiprintf_r+0x69a>
  4064b2:	9a03      	ldr	r2, [sp, #12]
  4064b4:	1b95      	subs	r5, r2, r6
  4064b6:	2d00      	cmp	r5, #0
  4064b8:	4652      	mov	r2, sl
  4064ba:	f73f af0a 	bgt.w	4062d2 <_vfiprintf_r+0x7c6>
  4064be:	e6c9      	b.n	406254 <_vfiprintf_r+0x748>
  4064c0:	465d      	mov	r5, fp
  4064c2:	f7ff bb7c 	b.w	405bbe <_vfiprintf_r+0xb2>
  4064c6:	9801      	ldr	r0, [sp, #4]
  4064c8:	9900      	ldr	r1, [sp, #0]
  4064ca:	aa0d      	add	r2, sp, #52	; 0x34
  4064cc:	f7ff fae2 	bl	405a94 <__sprint_r.part.0>
  4064d0:	2800      	cmp	r0, #0
  4064d2:	f47f aedf 	bne.w	406294 <_vfiprintf_r+0x788>
  4064d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4064d8:	4652      	mov	r2, sl
  4064da:	e6f3      	b.n	4062c4 <_vfiprintf_r+0x7b8>
  4064dc:	9904      	ldr	r1, [sp, #16]
  4064de:	460a      	mov	r2, r1
  4064e0:	3204      	adds	r2, #4
  4064e2:	680e      	ldr	r6, [r1, #0]
  4064e4:	9204      	str	r2, [sp, #16]
  4064e6:	2700      	movs	r7, #0
  4064e8:	e413      	b.n	405d12 <_vfiprintf_r+0x206>
  4064ea:	3204      	adds	r2, #4
  4064ec:	681e      	ldr	r6, [r3, #0]
  4064ee:	9204      	str	r2, [sp, #16]
  4064f0:	2301      	movs	r3, #1
  4064f2:	2700      	movs	r7, #0
  4064f4:	e40d      	b.n	405d12 <_vfiprintf_r+0x206>
  4064f6:	6816      	ldr	r6, [r2, #0]
  4064f8:	3204      	adds	r2, #4
  4064fa:	9204      	str	r2, [sp, #16]
  4064fc:	2700      	movs	r7, #0
  4064fe:	e52d      	b.n	405f5c <_vfiprintf_r+0x450>
  406500:	9a04      	ldr	r2, [sp, #16]
  406502:	6816      	ldr	r6, [r2, #0]
  406504:	4613      	mov	r3, r2
  406506:	3304      	adds	r3, #4
  406508:	17f7      	asrs	r7, r6, #31
  40650a:	9304      	str	r3, [sp, #16]
  40650c:	4632      	mov	r2, r6
  40650e:	463b      	mov	r3, r7
  406510:	e4bf      	b.n	405e92 <_vfiprintf_r+0x386>
  406512:	9801      	ldr	r0, [sp, #4]
  406514:	9900      	ldr	r1, [sp, #0]
  406516:	aa0d      	add	r2, sp, #52	; 0x34
  406518:	f7ff fabc 	bl	405a94 <__sprint_r.part.0>
  40651c:	2800      	cmp	r0, #0
  40651e:	f47f aeb9 	bne.w	406294 <_vfiprintf_r+0x788>
  406522:	4654      	mov	r4, sl
  406524:	f7ff bbbe 	b.w	405ca4 <_vfiprintf_r+0x198>
  406528:	4608      	mov	r0, r1
  40652a:	4654      	mov	r4, sl
  40652c:	4611      	mov	r1, r2
  40652e:	e64c      	b.n	4061ca <_vfiprintf_r+0x6be>
  406530:	46d1      	mov	r9, sl
  406532:	f8cd c014 	str.w	ip, [sp, #20]
  406536:	4630      	mov	r0, r6
  406538:	4639      	mov	r1, r7
  40653a:	220a      	movs	r2, #10
  40653c:	2300      	movs	r3, #0
  40653e:	f001 fb33 	bl	407ba8 <__aeabi_uldivmod>
  406542:	3230      	adds	r2, #48	; 0x30
  406544:	4630      	mov	r0, r6
  406546:	4639      	mov	r1, r7
  406548:	f809 2d01 	strb.w	r2, [r9, #-1]!
  40654c:	2300      	movs	r3, #0
  40654e:	220a      	movs	r2, #10
  406550:	f001 fb2a 	bl	407ba8 <__aeabi_uldivmod>
  406554:	4606      	mov	r6, r0
  406556:	460f      	mov	r7, r1
  406558:	ea56 0307 	orrs.w	r3, r6, r7
  40655c:	d1eb      	bne.n	406536 <_vfiprintf_r+0xa2a>
  40655e:	f8dd c014 	ldr.w	ip, [sp, #20]
  406562:	e786      	b.n	406472 <_vfiprintf_r+0x966>
  406564:	2b30      	cmp	r3, #48	; 0x30
  406566:	9b07      	ldr	r3, [sp, #28]
  406568:	d086      	beq.n	406478 <_vfiprintf_r+0x96c>
  40656a:	3b01      	subs	r3, #1
  40656c:	461a      	mov	r2, r3
  40656e:	9307      	str	r3, [sp, #28]
  406570:	2330      	movs	r3, #48	; 0x30
  406572:	ebc2 090a 	rsb	r9, r2, sl
  406576:	f801 3c01 	strb.w	r3, [r1, #-1]
  40657a:	f7ff bbf9 	b.w	405d70 <_vfiprintf_r+0x264>
  40657e:	9801      	ldr	r0, [sp, #4]
  406580:	9900      	ldr	r1, [sp, #0]
  406582:	f8cd c014 	str.w	ip, [sp, #20]
  406586:	aa0d      	add	r2, sp, #52	; 0x34
  406588:	f7ff fa84 	bl	405a94 <__sprint_r.part.0>
  40658c:	2800      	cmp	r0, #0
  40658e:	f47f ae81 	bne.w	406294 <_vfiprintf_r+0x788>
  406592:	990e      	ldr	r1, [sp, #56]	; 0x38
  406594:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406596:	f8dd c014 	ldr.w	ip, [sp, #20]
  40659a:	1c48      	adds	r0, r1, #1
  40659c:	4654      	mov	r4, sl
  40659e:	e614      	b.n	4061ca <_vfiprintf_r+0x6be>
  4065a0:	9801      	ldr	r0, [sp, #4]
  4065a2:	9900      	ldr	r1, [sp, #0]
  4065a4:	f8cd c020 	str.w	ip, [sp, #32]
  4065a8:	aa0d      	add	r2, sp, #52	; 0x34
  4065aa:	f7ff fa73 	bl	405a94 <__sprint_r.part.0>
  4065ae:	2800      	cmp	r0, #0
  4065b0:	f47f ae70 	bne.w	406294 <_vfiprintf_r+0x788>
  4065b4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4065b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4065b8:	f8dd c020 	ldr.w	ip, [sp, #32]
  4065bc:	1c48      	adds	r0, r1, #1
  4065be:	4654      	mov	r4, sl
  4065c0:	e5f4      	b.n	4061ac <_vfiprintf_r+0x6a0>
  4065c2:	2a00      	cmp	r2, #0
  4065c4:	d167      	bne.n	406696 <_vfiprintf_r+0xb8a>
  4065c6:	2001      	movs	r0, #1
  4065c8:	4611      	mov	r1, r2
  4065ca:	4654      	mov	r4, sl
  4065cc:	e601      	b.n	4061d2 <_vfiprintf_r+0x6c6>
  4065ce:	9801      	ldr	r0, [sp, #4]
  4065d0:	9900      	ldr	r1, [sp, #0]
  4065d2:	aa0d      	add	r2, sp, #52	; 0x34
  4065d4:	f7ff fa5e 	bl	405a94 <__sprint_r.part.0>
  4065d8:	2800      	cmp	r0, #0
  4065da:	f47f ae5b 	bne.w	406294 <_vfiprintf_r+0x788>
  4065de:	980e      	ldr	r0, [sp, #56]	; 0x38
  4065e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4065e2:	3001      	adds	r0, #1
  4065e4:	4654      	mov	r4, sl
  4065e6:	e624      	b.n	406232 <_vfiprintf_r+0x726>
  4065e8:	252d      	movs	r5, #45	; 0x2d
  4065ea:	4276      	negs	r6, r6
  4065ec:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4065f0:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  4065f4:	46e1      	mov	r9, ip
  4065f6:	2301      	movs	r3, #1
  4065f8:	f7ff bb91 	b.w	405d1e <_vfiprintf_r+0x212>
  4065fc:	9b05      	ldr	r3, [sp, #20]
  4065fe:	4611      	mov	r1, r2
  406600:	2001      	movs	r0, #1
  406602:	4654      	mov	r4, sl
  406604:	2b00      	cmp	r3, #0
  406606:	f43f ade4 	beq.w	4061d2 <_vfiprintf_r+0x6c6>
  40660a:	aa0c      	add	r2, sp, #48	; 0x30
  40660c:	2302      	movs	r3, #2
  40660e:	e88a 000c 	stmia.w	sl, {r2, r3}
  406612:	461a      	mov	r2, r3
  406614:	e5d6      	b.n	4061c4 <_vfiprintf_r+0x6b8>
  406616:	f018 0f10 	tst.w	r8, #16
  40661a:	d10b      	bne.n	406634 <_vfiprintf_r+0xb28>
  40661c:	f018 0f40 	tst.w	r8, #64	; 0x40
  406620:	d008      	beq.n	406634 <_vfiprintf_r+0xb28>
  406622:	9a04      	ldr	r2, [sp, #16]
  406624:	6813      	ldr	r3, [r2, #0]
  406626:	3204      	adds	r2, #4
  406628:	9204      	str	r2, [sp, #16]
  40662a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40662e:	801a      	strh	r2, [r3, #0]
  406630:	f7ff ba9e 	b.w	405b70 <_vfiprintf_r+0x64>
  406634:	9a04      	ldr	r2, [sp, #16]
  406636:	6813      	ldr	r3, [r2, #0]
  406638:	3204      	adds	r2, #4
  40663a:	9204      	str	r2, [sp, #16]
  40663c:	9a02      	ldr	r2, [sp, #8]
  40663e:	601a      	str	r2, [r3, #0]
  406640:	f7ff ba96 	b.w	405b70 <_vfiprintf_r+0x64>
  406644:	9801      	ldr	r0, [sp, #4]
  406646:	9900      	ldr	r1, [sp, #0]
  406648:	f8cd c020 	str.w	ip, [sp, #32]
  40664c:	aa0d      	add	r2, sp, #52	; 0x34
  40664e:	f7ff fa21 	bl	405a94 <__sprint_r.part.0>
  406652:	2800      	cmp	r0, #0
  406654:	f47f ae1e 	bne.w	406294 <_vfiprintf_r+0x788>
  406658:	990e      	ldr	r1, [sp, #56]	; 0x38
  40665a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40665c:	f8dd c020 	ldr.w	ip, [sp, #32]
  406660:	1c48      	adds	r0, r1, #1
  406662:	4654      	mov	r4, sl
  406664:	e591      	b.n	40618a <_vfiprintf_r+0x67e>
  406666:	f048 0820 	orr.w	r8, r8, #32
  40666a:	f10b 0001 	add.w	r0, fp, #1
  40666e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  406672:	f7ff bab4 	b.w	405bde <_vfiprintf_r+0xd2>
  406676:	426d      	negs	r5, r5
  406678:	9304      	str	r3, [sp, #16]
  40667a:	4658      	mov	r0, fp
  40667c:	f7ff bbc6 	b.w	405e0c <_vfiprintf_r+0x300>
  406680:	9807      	ldr	r0, [sp, #28]
  406682:	9604      	str	r6, [sp, #16]
  406684:	f7ff f9a4 	bl	4059d0 <strlen>
  406688:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40668c:	4681      	mov	r9, r0
  40668e:	f04f 0c00 	mov.w	ip, #0
  406692:	f7ff bb6d 	b.w	405d70 <_vfiprintf_r+0x264>
  406696:	9801      	ldr	r0, [sp, #4]
  406698:	9900      	ldr	r1, [sp, #0]
  40669a:	f8cd c014 	str.w	ip, [sp, #20]
  40669e:	aa0d      	add	r2, sp, #52	; 0x34
  4066a0:	f7ff f9f8 	bl	405a94 <__sprint_r.part.0>
  4066a4:	2800      	cmp	r0, #0
  4066a6:	f47f adf5 	bne.w	406294 <_vfiprintf_r+0x788>
  4066aa:	990e      	ldr	r1, [sp, #56]	; 0x38
  4066ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4066ae:	f8dd c014 	ldr.w	ip, [sp, #20]
  4066b2:	1c48      	adds	r0, r1, #1
  4066b4:	4654      	mov	r4, sl
  4066b6:	e58c      	b.n	4061d2 <_vfiprintf_r+0x6c6>
  4066b8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4066ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4066bc:	4f15      	ldr	r7, [pc, #84]	; (406714 <_vfiprintf_r+0xc08>)
  4066be:	3101      	adds	r1, #1
  4066c0:	f7ff bb98 	b.w	405df4 <_vfiprintf_r+0x2e8>
  4066c4:	f1bc 0f06 	cmp.w	ip, #6
  4066c8:	bf28      	it	cs
  4066ca:	f04f 0c06 	movcs.w	ip, #6
  4066ce:	4b12      	ldr	r3, [pc, #72]	; (406718 <_vfiprintf_r+0xc0c>)
  4066d0:	9604      	str	r6, [sp, #16]
  4066d2:	46e1      	mov	r9, ip
  4066d4:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  4066d8:	9307      	str	r3, [sp, #28]
  4066da:	e460      	b.n	405f9e <_vfiprintf_r+0x492>
  4066dc:	990e      	ldr	r1, [sp, #56]	; 0x38
  4066de:	4f0d      	ldr	r7, [pc, #52]	; (406714 <_vfiprintf_r+0xc08>)
  4066e0:	f101 0e01 	add.w	lr, r1, #1
  4066e4:	e618      	b.n	406318 <_vfiprintf_r+0x80c>
  4066e6:	46e1      	mov	r9, ip
  4066e8:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4066ec:	9604      	str	r6, [sp, #16]
  4066ee:	4684      	mov	ip, r0
  4066f0:	f7ff bb3e 	b.w	405d70 <_vfiprintf_r+0x264>
  4066f4:	4686      	mov	lr, r0
  4066f6:	e66b      	b.n	4063d0 <_vfiprintf_r+0x8c4>
  4066f8:	9a04      	ldr	r2, [sp, #16]
  4066fa:	f89b 3001 	ldrb.w	r3, [fp, #1]
  4066fe:	6816      	ldr	r6, [r2, #0]
  406700:	3204      	adds	r2, #4
  406702:	2e00      	cmp	r6, #0
  406704:	9204      	str	r2, [sp, #16]
  406706:	f6bf aa6a 	bge.w	405bde <_vfiprintf_r+0xd2>
  40670a:	f04f 36ff 	mov.w	r6, #4294967295
  40670e:	f7ff ba66 	b.w	405bde <_vfiprintf_r+0xd2>
  406712:	bf00      	nop
  406714:	00408988 	.word	0x00408988
  406718:	00408980 	.word	0x00408980

0040671c <__sbprintf>:
  40671c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  406720:	460c      	mov	r4, r1
  406722:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  406726:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40672a:	69e7      	ldr	r7, [r4, #28]
  40672c:	6e49      	ldr	r1, [r1, #100]	; 0x64
  40672e:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  406732:	9119      	str	r1, [sp, #100]	; 0x64
  406734:	ad1a      	add	r5, sp, #104	; 0x68
  406736:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40673a:	f02e 0e02 	bic.w	lr, lr, #2
  40673e:	f04f 0c00 	mov.w	ip, #0
  406742:	9707      	str	r7, [sp, #28]
  406744:	4669      	mov	r1, sp
  406746:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406748:	9500      	str	r5, [sp, #0]
  40674a:	9504      	str	r5, [sp, #16]
  40674c:	9602      	str	r6, [sp, #8]
  40674e:	9605      	str	r6, [sp, #20]
  406750:	f8ad e00c 	strh.w	lr, [sp, #12]
  406754:	f8ad 900e 	strh.w	r9, [sp, #14]
  406758:	9709      	str	r7, [sp, #36]	; 0x24
  40675a:	f8cd c018 	str.w	ip, [sp, #24]
  40675e:	4606      	mov	r6, r0
  406760:	f7ff f9d4 	bl	405b0c <_vfiprintf_r>
  406764:	1e05      	subs	r5, r0, #0
  406766:	db07      	blt.n	406778 <__sbprintf+0x5c>
  406768:	4630      	mov	r0, r6
  40676a:	4669      	mov	r1, sp
  40676c:	f000 f92e 	bl	4069cc <_fflush_r>
  406770:	2800      	cmp	r0, #0
  406772:	bf18      	it	ne
  406774:	f04f 35ff 	movne.w	r5, #4294967295
  406778:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40677c:	065b      	lsls	r3, r3, #25
  40677e:	d503      	bpl.n	406788 <__sbprintf+0x6c>
  406780:	89a3      	ldrh	r3, [r4, #12]
  406782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406786:	81a3      	strh	r3, [r4, #12]
  406788:	4628      	mov	r0, r5
  40678a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40678e:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  406792:	bf00      	nop

00406794 <__swsetup_r>:
  406794:	b538      	push	{r3, r4, r5, lr}
  406796:	4b2f      	ldr	r3, [pc, #188]	; (406854 <__swsetup_r+0xc0>)
  406798:	681b      	ldr	r3, [r3, #0]
  40679a:	4605      	mov	r5, r0
  40679c:	460c      	mov	r4, r1
  40679e:	b113      	cbz	r3, 4067a6 <__swsetup_r+0x12>
  4067a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4067a2:	2a00      	cmp	r2, #0
  4067a4:	d036      	beq.n	406814 <__swsetup_r+0x80>
  4067a6:	89a2      	ldrh	r2, [r4, #12]
  4067a8:	b293      	uxth	r3, r2
  4067aa:	0718      	lsls	r0, r3, #28
  4067ac:	d50c      	bpl.n	4067c8 <__swsetup_r+0x34>
  4067ae:	6920      	ldr	r0, [r4, #16]
  4067b0:	b1a8      	cbz	r0, 4067de <__swsetup_r+0x4a>
  4067b2:	f013 0201 	ands.w	r2, r3, #1
  4067b6:	d01e      	beq.n	4067f6 <__swsetup_r+0x62>
  4067b8:	6963      	ldr	r3, [r4, #20]
  4067ba:	2200      	movs	r2, #0
  4067bc:	425b      	negs	r3, r3
  4067be:	61a3      	str	r3, [r4, #24]
  4067c0:	60a2      	str	r2, [r4, #8]
  4067c2:	b1f0      	cbz	r0, 406802 <__swsetup_r+0x6e>
  4067c4:	2000      	movs	r0, #0
  4067c6:	bd38      	pop	{r3, r4, r5, pc}
  4067c8:	06d9      	lsls	r1, r3, #27
  4067ca:	d53b      	bpl.n	406844 <__swsetup_r+0xb0>
  4067cc:	0758      	lsls	r0, r3, #29
  4067ce:	d425      	bmi.n	40681c <__swsetup_r+0x88>
  4067d0:	6920      	ldr	r0, [r4, #16]
  4067d2:	f042 0308 	orr.w	r3, r2, #8
  4067d6:	81a3      	strh	r3, [r4, #12]
  4067d8:	b29b      	uxth	r3, r3
  4067da:	2800      	cmp	r0, #0
  4067dc:	d1e9      	bne.n	4067b2 <__swsetup_r+0x1e>
  4067de:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4067e2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4067e6:	d0e4      	beq.n	4067b2 <__swsetup_r+0x1e>
  4067e8:	4628      	mov	r0, r5
  4067ea:	4621      	mov	r1, r4
  4067ec:	f000 fcf2 	bl	4071d4 <__smakebuf_r>
  4067f0:	89a3      	ldrh	r3, [r4, #12]
  4067f2:	6920      	ldr	r0, [r4, #16]
  4067f4:	e7dd      	b.n	4067b2 <__swsetup_r+0x1e>
  4067f6:	0799      	lsls	r1, r3, #30
  4067f8:	bf58      	it	pl
  4067fa:	6962      	ldrpl	r2, [r4, #20]
  4067fc:	60a2      	str	r2, [r4, #8]
  4067fe:	2800      	cmp	r0, #0
  406800:	d1e0      	bne.n	4067c4 <__swsetup_r+0x30>
  406802:	89a3      	ldrh	r3, [r4, #12]
  406804:	061a      	lsls	r2, r3, #24
  406806:	d5de      	bpl.n	4067c6 <__swsetup_r+0x32>
  406808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40680c:	81a3      	strh	r3, [r4, #12]
  40680e:	f04f 30ff 	mov.w	r0, #4294967295
  406812:	bd38      	pop	{r3, r4, r5, pc}
  406814:	4618      	mov	r0, r3
  406816:	f000 f96d 	bl	406af4 <__sinit>
  40681a:	e7c4      	b.n	4067a6 <__swsetup_r+0x12>
  40681c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40681e:	b149      	cbz	r1, 406834 <__swsetup_r+0xa0>
  406820:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406824:	4299      	cmp	r1, r3
  406826:	d003      	beq.n	406830 <__swsetup_r+0x9c>
  406828:	4628      	mov	r0, r5
  40682a:	f000 fa3b 	bl	406ca4 <_free_r>
  40682e:	89a2      	ldrh	r2, [r4, #12]
  406830:	2300      	movs	r3, #0
  406832:	6323      	str	r3, [r4, #48]	; 0x30
  406834:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406838:	2300      	movs	r3, #0
  40683a:	6920      	ldr	r0, [r4, #16]
  40683c:	6063      	str	r3, [r4, #4]
  40683e:	b292      	uxth	r2, r2
  406840:	6020      	str	r0, [r4, #0]
  406842:	e7c6      	b.n	4067d2 <__swsetup_r+0x3e>
  406844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406848:	2309      	movs	r3, #9
  40684a:	602b      	str	r3, [r5, #0]
  40684c:	f04f 30ff 	mov.w	r0, #4294967295
  406850:	81a2      	strh	r2, [r4, #12]
  406852:	bd38      	pop	{r3, r4, r5, pc}
  406854:	20000458 	.word	0x20000458

00406858 <register_fini>:
  406858:	4b02      	ldr	r3, [pc, #8]	; (406864 <register_fini+0xc>)
  40685a:	b113      	cbz	r3, 406862 <register_fini+0xa>
  40685c:	4802      	ldr	r0, [pc, #8]	; (406868 <register_fini+0x10>)
  40685e:	f000 b805 	b.w	40686c <atexit>
  406862:	4770      	bx	lr
  406864:	00000000 	.word	0x00000000
  406868:	00406b09 	.word	0x00406b09

0040686c <atexit>:
  40686c:	4601      	mov	r1, r0
  40686e:	2000      	movs	r0, #0
  406870:	4602      	mov	r2, r0
  406872:	4603      	mov	r3, r0
  406874:	f001 b8a4 	b.w	4079c0 <__register_exitproc>

00406878 <__sflush_r>:
  406878:	898b      	ldrh	r3, [r1, #12]
  40687a:	b29a      	uxth	r2, r3
  40687c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406880:	460d      	mov	r5, r1
  406882:	0711      	lsls	r1, r2, #28
  406884:	4680      	mov	r8, r0
  406886:	d43c      	bmi.n	406902 <__sflush_r+0x8a>
  406888:	686a      	ldr	r2, [r5, #4]
  40688a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40688e:	2a00      	cmp	r2, #0
  406890:	81ab      	strh	r3, [r5, #12]
  406892:	dd65      	ble.n	406960 <__sflush_r+0xe8>
  406894:	6aae      	ldr	r6, [r5, #40]	; 0x28
  406896:	2e00      	cmp	r6, #0
  406898:	d04b      	beq.n	406932 <__sflush_r+0xba>
  40689a:	b29b      	uxth	r3, r3
  40689c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4068a0:	2100      	movs	r1, #0
  4068a2:	b292      	uxth	r2, r2
  4068a4:	f8d8 4000 	ldr.w	r4, [r8]
  4068a8:	f8c8 1000 	str.w	r1, [r8]
  4068ac:	2a00      	cmp	r2, #0
  4068ae:	d05b      	beq.n	406968 <__sflush_r+0xf0>
  4068b0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4068b2:	075f      	lsls	r7, r3, #29
  4068b4:	d505      	bpl.n	4068c2 <__sflush_r+0x4a>
  4068b6:	6869      	ldr	r1, [r5, #4]
  4068b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4068ba:	1a52      	subs	r2, r2, r1
  4068bc:	b10b      	cbz	r3, 4068c2 <__sflush_r+0x4a>
  4068be:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4068c0:	1ad2      	subs	r2, r2, r3
  4068c2:	4640      	mov	r0, r8
  4068c4:	69e9      	ldr	r1, [r5, #28]
  4068c6:	2300      	movs	r3, #0
  4068c8:	47b0      	blx	r6
  4068ca:	1c46      	adds	r6, r0, #1
  4068cc:	d056      	beq.n	40697c <__sflush_r+0x104>
  4068ce:	89ab      	ldrh	r3, [r5, #12]
  4068d0:	692a      	ldr	r2, [r5, #16]
  4068d2:	602a      	str	r2, [r5, #0]
  4068d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4068d8:	b29b      	uxth	r3, r3
  4068da:	2200      	movs	r2, #0
  4068dc:	606a      	str	r2, [r5, #4]
  4068de:	04da      	lsls	r2, r3, #19
  4068e0:	81ab      	strh	r3, [r5, #12]
  4068e2:	d43b      	bmi.n	40695c <__sflush_r+0xe4>
  4068e4:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4068e6:	f8c8 4000 	str.w	r4, [r8]
  4068ea:	b311      	cbz	r1, 406932 <__sflush_r+0xba>
  4068ec:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4068f0:	4299      	cmp	r1, r3
  4068f2:	d002      	beq.n	4068fa <__sflush_r+0x82>
  4068f4:	4640      	mov	r0, r8
  4068f6:	f000 f9d5 	bl	406ca4 <_free_r>
  4068fa:	2000      	movs	r0, #0
  4068fc:	6328      	str	r0, [r5, #48]	; 0x30
  4068fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406902:	692e      	ldr	r6, [r5, #16]
  406904:	b1ae      	cbz	r6, 406932 <__sflush_r+0xba>
  406906:	682c      	ldr	r4, [r5, #0]
  406908:	602e      	str	r6, [r5, #0]
  40690a:	0791      	lsls	r1, r2, #30
  40690c:	bf0c      	ite	eq
  40690e:	696b      	ldreq	r3, [r5, #20]
  406910:	2300      	movne	r3, #0
  406912:	1ba4      	subs	r4, r4, r6
  406914:	60ab      	str	r3, [r5, #8]
  406916:	e00a      	b.n	40692e <__sflush_r+0xb6>
  406918:	4632      	mov	r2, r6
  40691a:	4623      	mov	r3, r4
  40691c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40691e:	69e9      	ldr	r1, [r5, #28]
  406920:	4640      	mov	r0, r8
  406922:	47b8      	blx	r7
  406924:	2800      	cmp	r0, #0
  406926:	eba4 0400 	sub.w	r4, r4, r0
  40692a:	4406      	add	r6, r0
  40692c:	dd04      	ble.n	406938 <__sflush_r+0xc0>
  40692e:	2c00      	cmp	r4, #0
  406930:	dcf2      	bgt.n	406918 <__sflush_r+0xa0>
  406932:	2000      	movs	r0, #0
  406934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406938:	89ab      	ldrh	r3, [r5, #12]
  40693a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40693e:	81ab      	strh	r3, [r5, #12]
  406940:	f04f 30ff 	mov.w	r0, #4294967295
  406944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406948:	89ab      	ldrh	r3, [r5, #12]
  40694a:	692a      	ldr	r2, [r5, #16]
  40694c:	6069      	str	r1, [r5, #4]
  40694e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406952:	b29b      	uxth	r3, r3
  406954:	81ab      	strh	r3, [r5, #12]
  406956:	04db      	lsls	r3, r3, #19
  406958:	602a      	str	r2, [r5, #0]
  40695a:	d5c3      	bpl.n	4068e4 <__sflush_r+0x6c>
  40695c:	6528      	str	r0, [r5, #80]	; 0x50
  40695e:	e7c1      	b.n	4068e4 <__sflush_r+0x6c>
  406960:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406962:	2a00      	cmp	r2, #0
  406964:	dc96      	bgt.n	406894 <__sflush_r+0x1c>
  406966:	e7e4      	b.n	406932 <__sflush_r+0xba>
  406968:	2301      	movs	r3, #1
  40696a:	4640      	mov	r0, r8
  40696c:	69e9      	ldr	r1, [r5, #28]
  40696e:	47b0      	blx	r6
  406970:	1c43      	adds	r3, r0, #1
  406972:	4602      	mov	r2, r0
  406974:	d019      	beq.n	4069aa <__sflush_r+0x132>
  406976:	89ab      	ldrh	r3, [r5, #12]
  406978:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40697a:	e79a      	b.n	4068b2 <__sflush_r+0x3a>
  40697c:	f8d8 1000 	ldr.w	r1, [r8]
  406980:	2900      	cmp	r1, #0
  406982:	d0e1      	beq.n	406948 <__sflush_r+0xd0>
  406984:	291d      	cmp	r1, #29
  406986:	d007      	beq.n	406998 <__sflush_r+0x120>
  406988:	2916      	cmp	r1, #22
  40698a:	d005      	beq.n	406998 <__sflush_r+0x120>
  40698c:	89ab      	ldrh	r3, [r5, #12]
  40698e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406992:	81ab      	strh	r3, [r5, #12]
  406994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406998:	89ab      	ldrh	r3, [r5, #12]
  40699a:	692a      	ldr	r2, [r5, #16]
  40699c:	602a      	str	r2, [r5, #0]
  40699e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4069a2:	2200      	movs	r2, #0
  4069a4:	81ab      	strh	r3, [r5, #12]
  4069a6:	606a      	str	r2, [r5, #4]
  4069a8:	e79c      	b.n	4068e4 <__sflush_r+0x6c>
  4069aa:	f8d8 3000 	ldr.w	r3, [r8]
  4069ae:	2b00      	cmp	r3, #0
  4069b0:	d0e1      	beq.n	406976 <__sflush_r+0xfe>
  4069b2:	2b1d      	cmp	r3, #29
  4069b4:	d007      	beq.n	4069c6 <__sflush_r+0x14e>
  4069b6:	2b16      	cmp	r3, #22
  4069b8:	d005      	beq.n	4069c6 <__sflush_r+0x14e>
  4069ba:	89ab      	ldrh	r3, [r5, #12]
  4069bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069c0:	81ab      	strh	r3, [r5, #12]
  4069c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069c6:	f8c8 4000 	str.w	r4, [r8]
  4069ca:	e7b2      	b.n	406932 <__sflush_r+0xba>

004069cc <_fflush_r>:
  4069cc:	b510      	push	{r4, lr}
  4069ce:	4604      	mov	r4, r0
  4069d0:	b082      	sub	sp, #8
  4069d2:	b108      	cbz	r0, 4069d8 <_fflush_r+0xc>
  4069d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069d6:	b153      	cbz	r3, 4069ee <_fflush_r+0x22>
  4069d8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4069dc:	b908      	cbnz	r0, 4069e2 <_fflush_r+0x16>
  4069de:	b002      	add	sp, #8
  4069e0:	bd10      	pop	{r4, pc}
  4069e2:	4620      	mov	r0, r4
  4069e4:	b002      	add	sp, #8
  4069e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4069ea:	f7ff bf45 	b.w	406878 <__sflush_r>
  4069ee:	9101      	str	r1, [sp, #4]
  4069f0:	f000 f880 	bl	406af4 <__sinit>
  4069f4:	9901      	ldr	r1, [sp, #4]
  4069f6:	e7ef      	b.n	4069d8 <_fflush_r+0xc>

004069f8 <_cleanup_r>:
  4069f8:	4901      	ldr	r1, [pc, #4]	; (406a00 <_cleanup_r+0x8>)
  4069fa:	f000 bbb7 	b.w	40716c <_fwalk_reent>
  4069fe:	bf00      	nop
  406a00:	00407a89 	.word	0x00407a89

00406a04 <__sinit.part.1>:
  406a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a08:	4b35      	ldr	r3, [pc, #212]	; (406ae0 <__sinit.part.1+0xdc>)
  406a0a:	6845      	ldr	r5, [r0, #4]
  406a0c:	63c3      	str	r3, [r0, #60]	; 0x3c
  406a0e:	2400      	movs	r4, #0
  406a10:	4607      	mov	r7, r0
  406a12:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  406a16:	2304      	movs	r3, #4
  406a18:	2103      	movs	r1, #3
  406a1a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  406a1e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  406a22:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  406a26:	b083      	sub	sp, #12
  406a28:	602c      	str	r4, [r5, #0]
  406a2a:	606c      	str	r4, [r5, #4]
  406a2c:	60ac      	str	r4, [r5, #8]
  406a2e:	666c      	str	r4, [r5, #100]	; 0x64
  406a30:	81ec      	strh	r4, [r5, #14]
  406a32:	612c      	str	r4, [r5, #16]
  406a34:	616c      	str	r4, [r5, #20]
  406a36:	61ac      	str	r4, [r5, #24]
  406a38:	81ab      	strh	r3, [r5, #12]
  406a3a:	4621      	mov	r1, r4
  406a3c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406a40:	2208      	movs	r2, #8
  406a42:	f7fe fea7 	bl	405794 <memset>
  406a46:	68be      	ldr	r6, [r7, #8]
  406a48:	f8df b098 	ldr.w	fp, [pc, #152]	; 406ae4 <__sinit.part.1+0xe0>
  406a4c:	f8df a098 	ldr.w	sl, [pc, #152]	; 406ae8 <__sinit.part.1+0xe4>
  406a50:	f8df 9098 	ldr.w	r9, [pc, #152]	; 406aec <__sinit.part.1+0xe8>
  406a54:	f8df 8098 	ldr.w	r8, [pc, #152]	; 406af0 <__sinit.part.1+0xec>
  406a58:	f8c5 b020 	str.w	fp, [r5, #32]
  406a5c:	2301      	movs	r3, #1
  406a5e:	2209      	movs	r2, #9
  406a60:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406a64:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406a68:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406a6c:	61ed      	str	r5, [r5, #28]
  406a6e:	4621      	mov	r1, r4
  406a70:	81f3      	strh	r3, [r6, #14]
  406a72:	81b2      	strh	r2, [r6, #12]
  406a74:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  406a78:	6034      	str	r4, [r6, #0]
  406a7a:	6074      	str	r4, [r6, #4]
  406a7c:	60b4      	str	r4, [r6, #8]
  406a7e:	6674      	str	r4, [r6, #100]	; 0x64
  406a80:	6134      	str	r4, [r6, #16]
  406a82:	6174      	str	r4, [r6, #20]
  406a84:	61b4      	str	r4, [r6, #24]
  406a86:	2208      	movs	r2, #8
  406a88:	9301      	str	r3, [sp, #4]
  406a8a:	f7fe fe83 	bl	405794 <memset>
  406a8e:	68fd      	ldr	r5, [r7, #12]
  406a90:	61f6      	str	r6, [r6, #28]
  406a92:	2012      	movs	r0, #18
  406a94:	2202      	movs	r2, #2
  406a96:	f8c6 b020 	str.w	fp, [r6, #32]
  406a9a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  406a9e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406aa2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  406aa6:	4621      	mov	r1, r4
  406aa8:	81a8      	strh	r0, [r5, #12]
  406aaa:	81ea      	strh	r2, [r5, #14]
  406aac:	602c      	str	r4, [r5, #0]
  406aae:	606c      	str	r4, [r5, #4]
  406ab0:	60ac      	str	r4, [r5, #8]
  406ab2:	666c      	str	r4, [r5, #100]	; 0x64
  406ab4:	612c      	str	r4, [r5, #16]
  406ab6:	616c      	str	r4, [r5, #20]
  406ab8:	61ac      	str	r4, [r5, #24]
  406aba:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406abe:	2208      	movs	r2, #8
  406ac0:	f7fe fe68 	bl	405794 <memset>
  406ac4:	9b01      	ldr	r3, [sp, #4]
  406ac6:	61ed      	str	r5, [r5, #28]
  406ac8:	f8c5 b020 	str.w	fp, [r5, #32]
  406acc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406ad0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406ad4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  406ada:	b003      	add	sp, #12
  406adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ae0:	004069f9 	.word	0x004069f9
  406ae4:	004077fd 	.word	0x004077fd
  406ae8:	00407821 	.word	0x00407821
  406aec:	00407859 	.word	0x00407859
  406af0:	00407879 	.word	0x00407879

00406af4 <__sinit>:
  406af4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406af6:	b103      	cbz	r3, 406afa <__sinit+0x6>
  406af8:	4770      	bx	lr
  406afa:	f7ff bf83 	b.w	406a04 <__sinit.part.1>
  406afe:	bf00      	nop

00406b00 <__sfp_lock_acquire>:
  406b00:	4770      	bx	lr
  406b02:	bf00      	nop

00406b04 <__sfp_lock_release>:
  406b04:	4770      	bx	lr
  406b06:	bf00      	nop

00406b08 <__libc_fini_array>:
  406b08:	b538      	push	{r3, r4, r5, lr}
  406b0a:	4b08      	ldr	r3, [pc, #32]	; (406b2c <__libc_fini_array+0x24>)
  406b0c:	4d08      	ldr	r5, [pc, #32]	; (406b30 <__libc_fini_array+0x28>)
  406b0e:	1aed      	subs	r5, r5, r3
  406b10:	10ac      	asrs	r4, r5, #2
  406b12:	bf18      	it	ne
  406b14:	18ed      	addne	r5, r5, r3
  406b16:	d005      	beq.n	406b24 <__libc_fini_array+0x1c>
  406b18:	3c01      	subs	r4, #1
  406b1a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406b1e:	4798      	blx	r3
  406b20:	2c00      	cmp	r4, #0
  406b22:	d1f9      	bne.n	406b18 <__libc_fini_array+0x10>
  406b24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406b28:	f001 bf40 	b.w	4089ac <_fini>
  406b2c:	004089b8 	.word	0x004089b8
  406b30:	004089bc 	.word	0x004089bc

00406b34 <__fputwc>:
  406b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b38:	b082      	sub	sp, #8
  406b3a:	4607      	mov	r7, r0
  406b3c:	460e      	mov	r6, r1
  406b3e:	4614      	mov	r4, r2
  406b40:	f000 fb42 	bl	4071c8 <__locale_mb_cur_max>
  406b44:	2801      	cmp	r0, #1
  406b46:	d041      	beq.n	406bcc <__fputwc+0x98>
  406b48:	4638      	mov	r0, r7
  406b4a:	a901      	add	r1, sp, #4
  406b4c:	4632      	mov	r2, r6
  406b4e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406b52:	f000 fee9 	bl	407928 <_wcrtomb_r>
  406b56:	f1b0 3fff 	cmp.w	r0, #4294967295
  406b5a:	4680      	mov	r8, r0
  406b5c:	d02f      	beq.n	406bbe <__fputwc+0x8a>
  406b5e:	2800      	cmp	r0, #0
  406b60:	d03c      	beq.n	406bdc <__fputwc+0xa8>
  406b62:	f89d 1004 	ldrb.w	r1, [sp, #4]
  406b66:	2500      	movs	r5, #0
  406b68:	e009      	b.n	406b7e <__fputwc+0x4a>
  406b6a:	6823      	ldr	r3, [r4, #0]
  406b6c:	7019      	strb	r1, [r3, #0]
  406b6e:	6823      	ldr	r3, [r4, #0]
  406b70:	3301      	adds	r3, #1
  406b72:	6023      	str	r3, [r4, #0]
  406b74:	3501      	adds	r5, #1
  406b76:	45a8      	cmp	r8, r5
  406b78:	d930      	bls.n	406bdc <__fputwc+0xa8>
  406b7a:	ab01      	add	r3, sp, #4
  406b7c:	5d59      	ldrb	r1, [r3, r5]
  406b7e:	68a3      	ldr	r3, [r4, #8]
  406b80:	3b01      	subs	r3, #1
  406b82:	2b00      	cmp	r3, #0
  406b84:	60a3      	str	r3, [r4, #8]
  406b86:	daf0      	bge.n	406b6a <__fputwc+0x36>
  406b88:	69a2      	ldr	r2, [r4, #24]
  406b8a:	4293      	cmp	r3, r2
  406b8c:	db07      	blt.n	406b9e <__fputwc+0x6a>
  406b8e:	6823      	ldr	r3, [r4, #0]
  406b90:	7019      	strb	r1, [r3, #0]
  406b92:	6823      	ldr	r3, [r4, #0]
  406b94:	7819      	ldrb	r1, [r3, #0]
  406b96:	290a      	cmp	r1, #10
  406b98:	f103 0301 	add.w	r3, r3, #1
  406b9c:	d1e9      	bne.n	406b72 <__fputwc+0x3e>
  406b9e:	4638      	mov	r0, r7
  406ba0:	4622      	mov	r2, r4
  406ba2:	f000 fe6d 	bl	407880 <__swbuf_r>
  406ba6:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  406baa:	fab0 f080 	clz	r0, r0
  406bae:	0940      	lsrs	r0, r0, #5
  406bb0:	2800      	cmp	r0, #0
  406bb2:	d0df      	beq.n	406b74 <__fputwc+0x40>
  406bb4:	f04f 30ff 	mov.w	r0, #4294967295
  406bb8:	b002      	add	sp, #8
  406bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bbe:	89a3      	ldrh	r3, [r4, #12]
  406bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406bc4:	81a3      	strh	r3, [r4, #12]
  406bc6:	b002      	add	sp, #8
  406bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bcc:	1e73      	subs	r3, r6, #1
  406bce:	2bfe      	cmp	r3, #254	; 0xfe
  406bd0:	d8ba      	bhi.n	406b48 <__fputwc+0x14>
  406bd2:	b2f1      	uxtb	r1, r6
  406bd4:	4680      	mov	r8, r0
  406bd6:	f88d 1004 	strb.w	r1, [sp, #4]
  406bda:	e7c4      	b.n	406b66 <__fputwc+0x32>
  406bdc:	4630      	mov	r0, r6
  406bde:	b002      	add	sp, #8
  406be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406be4 <_fputwc_r>:
  406be4:	8993      	ldrh	r3, [r2, #12]
  406be6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  406bea:	d10b      	bne.n	406c04 <_fputwc_r+0x20>
  406bec:	b410      	push	{r4}
  406bee:	6e54      	ldr	r4, [r2, #100]	; 0x64
  406bf0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406bf4:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  406bf8:	6654      	str	r4, [r2, #100]	; 0x64
  406bfa:	8193      	strh	r3, [r2, #12]
  406bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
  406c00:	f7ff bf98 	b.w	406b34 <__fputwc>
  406c04:	f7ff bf96 	b.w	406b34 <__fputwc>

00406c08 <_malloc_trim_r>:
  406c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c0a:	4f23      	ldr	r7, [pc, #140]	; (406c98 <_malloc_trim_r+0x90>)
  406c0c:	460c      	mov	r4, r1
  406c0e:	4606      	mov	r6, r0
  406c10:	f7fe fe0e 	bl	405830 <__malloc_lock>
  406c14:	68bb      	ldr	r3, [r7, #8]
  406c16:	685d      	ldr	r5, [r3, #4]
  406c18:	f025 0503 	bic.w	r5, r5, #3
  406c1c:	1b29      	subs	r1, r5, r4
  406c1e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  406c22:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c26:	f021 010f 	bic.w	r1, r1, #15
  406c2a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c2e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406c32:	db07      	blt.n	406c44 <_malloc_trim_r+0x3c>
  406c34:	4630      	mov	r0, r6
  406c36:	2100      	movs	r1, #0
  406c38:	f7fe fe34 	bl	4058a4 <_sbrk_r>
  406c3c:	68bb      	ldr	r3, [r7, #8]
  406c3e:	442b      	add	r3, r5
  406c40:	4298      	cmp	r0, r3
  406c42:	d004      	beq.n	406c4e <_malloc_trim_r+0x46>
  406c44:	4630      	mov	r0, r6
  406c46:	f7fe fdf5 	bl	405834 <__malloc_unlock>
  406c4a:	2000      	movs	r0, #0
  406c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c4e:	4630      	mov	r0, r6
  406c50:	4261      	negs	r1, r4
  406c52:	f7fe fe27 	bl	4058a4 <_sbrk_r>
  406c56:	3001      	adds	r0, #1
  406c58:	d00d      	beq.n	406c76 <_malloc_trim_r+0x6e>
  406c5a:	4b10      	ldr	r3, [pc, #64]	; (406c9c <_malloc_trim_r+0x94>)
  406c5c:	68ba      	ldr	r2, [r7, #8]
  406c5e:	6819      	ldr	r1, [r3, #0]
  406c60:	1b2d      	subs	r5, r5, r4
  406c62:	f045 0501 	orr.w	r5, r5, #1
  406c66:	4630      	mov	r0, r6
  406c68:	1b09      	subs	r1, r1, r4
  406c6a:	6055      	str	r5, [r2, #4]
  406c6c:	6019      	str	r1, [r3, #0]
  406c6e:	f7fe fde1 	bl	405834 <__malloc_unlock>
  406c72:	2001      	movs	r0, #1
  406c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c76:	4630      	mov	r0, r6
  406c78:	2100      	movs	r1, #0
  406c7a:	f7fe fe13 	bl	4058a4 <_sbrk_r>
  406c7e:	68ba      	ldr	r2, [r7, #8]
  406c80:	1a83      	subs	r3, r0, r2
  406c82:	2b0f      	cmp	r3, #15
  406c84:	ddde      	ble.n	406c44 <_malloc_trim_r+0x3c>
  406c86:	4c06      	ldr	r4, [pc, #24]	; (406ca0 <_malloc_trim_r+0x98>)
  406c88:	4904      	ldr	r1, [pc, #16]	; (406c9c <_malloc_trim_r+0x94>)
  406c8a:	6824      	ldr	r4, [r4, #0]
  406c8c:	f043 0301 	orr.w	r3, r3, #1
  406c90:	1b00      	subs	r0, r0, r4
  406c92:	6053      	str	r3, [r2, #4]
  406c94:	6008      	str	r0, [r1, #0]
  406c96:	e7d5      	b.n	406c44 <_malloc_trim_r+0x3c>
  406c98:	2000045c 	.word	0x2000045c
  406c9c:	2001c75c 	.word	0x2001c75c
  406ca0:	20000868 	.word	0x20000868

00406ca4 <_free_r>:
  406ca4:	2900      	cmp	r1, #0
  406ca6:	d04e      	beq.n	406d46 <_free_r+0xa2>
  406ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cac:	460c      	mov	r4, r1
  406cae:	4680      	mov	r8, r0
  406cb0:	f7fe fdbe 	bl	405830 <__malloc_lock>
  406cb4:	f854 7c04 	ldr.w	r7, [r4, #-4]
  406cb8:	4962      	ldr	r1, [pc, #392]	; (406e44 <_free_r+0x1a0>)
  406cba:	f027 0201 	bic.w	r2, r7, #1
  406cbe:	f1a4 0508 	sub.w	r5, r4, #8
  406cc2:	18ab      	adds	r3, r5, r2
  406cc4:	688e      	ldr	r6, [r1, #8]
  406cc6:	6858      	ldr	r0, [r3, #4]
  406cc8:	429e      	cmp	r6, r3
  406cca:	f020 0003 	bic.w	r0, r0, #3
  406cce:	d05a      	beq.n	406d86 <_free_r+0xe2>
  406cd0:	07fe      	lsls	r6, r7, #31
  406cd2:	6058      	str	r0, [r3, #4]
  406cd4:	d40b      	bmi.n	406cee <_free_r+0x4a>
  406cd6:	f854 7c08 	ldr.w	r7, [r4, #-8]
  406cda:	1bed      	subs	r5, r5, r7
  406cdc:	f101 0e08 	add.w	lr, r1, #8
  406ce0:	68ac      	ldr	r4, [r5, #8]
  406ce2:	4574      	cmp	r4, lr
  406ce4:	443a      	add	r2, r7
  406ce6:	d067      	beq.n	406db8 <_free_r+0x114>
  406ce8:	68ef      	ldr	r7, [r5, #12]
  406cea:	60e7      	str	r7, [r4, #12]
  406cec:	60bc      	str	r4, [r7, #8]
  406cee:	181c      	adds	r4, r3, r0
  406cf0:	6864      	ldr	r4, [r4, #4]
  406cf2:	07e4      	lsls	r4, r4, #31
  406cf4:	d40c      	bmi.n	406d10 <_free_r+0x6c>
  406cf6:	4f54      	ldr	r7, [pc, #336]	; (406e48 <_free_r+0x1a4>)
  406cf8:	689c      	ldr	r4, [r3, #8]
  406cfa:	42bc      	cmp	r4, r7
  406cfc:	4402      	add	r2, r0
  406cfe:	d07c      	beq.n	406dfa <_free_r+0x156>
  406d00:	68d8      	ldr	r0, [r3, #12]
  406d02:	60e0      	str	r0, [r4, #12]
  406d04:	f042 0301 	orr.w	r3, r2, #1
  406d08:	6084      	str	r4, [r0, #8]
  406d0a:	606b      	str	r3, [r5, #4]
  406d0c:	50aa      	str	r2, [r5, r2]
  406d0e:	e003      	b.n	406d18 <_free_r+0x74>
  406d10:	f042 0301 	orr.w	r3, r2, #1
  406d14:	606b      	str	r3, [r5, #4]
  406d16:	50aa      	str	r2, [r5, r2]
  406d18:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406d1c:	d214      	bcs.n	406d48 <_free_r+0xa4>
  406d1e:	08d2      	lsrs	r2, r2, #3
  406d20:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  406d24:	6848      	ldr	r0, [r1, #4]
  406d26:	689f      	ldr	r7, [r3, #8]
  406d28:	60af      	str	r7, [r5, #8]
  406d2a:	1092      	asrs	r2, r2, #2
  406d2c:	2401      	movs	r4, #1
  406d2e:	fa04 f202 	lsl.w	r2, r4, r2
  406d32:	4310      	orrs	r0, r2
  406d34:	60eb      	str	r3, [r5, #12]
  406d36:	6048      	str	r0, [r1, #4]
  406d38:	609d      	str	r5, [r3, #8]
  406d3a:	60fd      	str	r5, [r7, #12]
  406d3c:	4640      	mov	r0, r8
  406d3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d42:	f7fe bd77 	b.w	405834 <__malloc_unlock>
  406d46:	4770      	bx	lr
  406d48:	0a53      	lsrs	r3, r2, #9
  406d4a:	2b04      	cmp	r3, #4
  406d4c:	d847      	bhi.n	406dde <_free_r+0x13a>
  406d4e:	0993      	lsrs	r3, r2, #6
  406d50:	f103 0438 	add.w	r4, r3, #56	; 0x38
  406d54:	0060      	lsls	r0, r4, #1
  406d56:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  406d5a:	493a      	ldr	r1, [pc, #232]	; (406e44 <_free_r+0x1a0>)
  406d5c:	6883      	ldr	r3, [r0, #8]
  406d5e:	4283      	cmp	r3, r0
  406d60:	d043      	beq.n	406dea <_free_r+0x146>
  406d62:	6859      	ldr	r1, [r3, #4]
  406d64:	f021 0103 	bic.w	r1, r1, #3
  406d68:	4291      	cmp	r1, r2
  406d6a:	d902      	bls.n	406d72 <_free_r+0xce>
  406d6c:	689b      	ldr	r3, [r3, #8]
  406d6e:	4298      	cmp	r0, r3
  406d70:	d1f7      	bne.n	406d62 <_free_r+0xbe>
  406d72:	68da      	ldr	r2, [r3, #12]
  406d74:	60ea      	str	r2, [r5, #12]
  406d76:	60ab      	str	r3, [r5, #8]
  406d78:	4640      	mov	r0, r8
  406d7a:	6095      	str	r5, [r2, #8]
  406d7c:	60dd      	str	r5, [r3, #12]
  406d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d82:	f7fe bd57 	b.w	405834 <__malloc_unlock>
  406d86:	07ff      	lsls	r7, r7, #31
  406d88:	4402      	add	r2, r0
  406d8a:	d407      	bmi.n	406d9c <_free_r+0xf8>
  406d8c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406d90:	1aed      	subs	r5, r5, r3
  406d92:	441a      	add	r2, r3
  406d94:	68a8      	ldr	r0, [r5, #8]
  406d96:	68eb      	ldr	r3, [r5, #12]
  406d98:	60c3      	str	r3, [r0, #12]
  406d9a:	6098      	str	r0, [r3, #8]
  406d9c:	4b2b      	ldr	r3, [pc, #172]	; (406e4c <_free_r+0x1a8>)
  406d9e:	681b      	ldr	r3, [r3, #0]
  406da0:	f042 0001 	orr.w	r0, r2, #1
  406da4:	429a      	cmp	r2, r3
  406da6:	6068      	str	r0, [r5, #4]
  406da8:	608d      	str	r5, [r1, #8]
  406daa:	d3c7      	bcc.n	406d3c <_free_r+0x98>
  406dac:	4b28      	ldr	r3, [pc, #160]	; (406e50 <_free_r+0x1ac>)
  406dae:	4640      	mov	r0, r8
  406db0:	6819      	ldr	r1, [r3, #0]
  406db2:	f7ff ff29 	bl	406c08 <_malloc_trim_r>
  406db6:	e7c1      	b.n	406d3c <_free_r+0x98>
  406db8:	1819      	adds	r1, r3, r0
  406dba:	6849      	ldr	r1, [r1, #4]
  406dbc:	07c9      	lsls	r1, r1, #31
  406dbe:	d409      	bmi.n	406dd4 <_free_r+0x130>
  406dc0:	68d9      	ldr	r1, [r3, #12]
  406dc2:	689b      	ldr	r3, [r3, #8]
  406dc4:	4402      	add	r2, r0
  406dc6:	f042 0001 	orr.w	r0, r2, #1
  406dca:	60d9      	str	r1, [r3, #12]
  406dcc:	608b      	str	r3, [r1, #8]
  406dce:	6068      	str	r0, [r5, #4]
  406dd0:	50aa      	str	r2, [r5, r2]
  406dd2:	e7b3      	b.n	406d3c <_free_r+0x98>
  406dd4:	f042 0301 	orr.w	r3, r2, #1
  406dd8:	606b      	str	r3, [r5, #4]
  406dda:	50aa      	str	r2, [r5, r2]
  406ddc:	e7ae      	b.n	406d3c <_free_r+0x98>
  406dde:	2b14      	cmp	r3, #20
  406de0:	d814      	bhi.n	406e0c <_free_r+0x168>
  406de2:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  406de6:	0060      	lsls	r0, r4, #1
  406de8:	e7b5      	b.n	406d56 <_free_r+0xb2>
  406dea:	684a      	ldr	r2, [r1, #4]
  406dec:	10a4      	asrs	r4, r4, #2
  406dee:	2001      	movs	r0, #1
  406df0:	40a0      	lsls	r0, r4
  406df2:	4302      	orrs	r2, r0
  406df4:	604a      	str	r2, [r1, #4]
  406df6:	461a      	mov	r2, r3
  406df8:	e7bc      	b.n	406d74 <_free_r+0xd0>
  406dfa:	f042 0301 	orr.w	r3, r2, #1
  406dfe:	614d      	str	r5, [r1, #20]
  406e00:	610d      	str	r5, [r1, #16]
  406e02:	60ec      	str	r4, [r5, #12]
  406e04:	60ac      	str	r4, [r5, #8]
  406e06:	606b      	str	r3, [r5, #4]
  406e08:	50aa      	str	r2, [r5, r2]
  406e0a:	e797      	b.n	406d3c <_free_r+0x98>
  406e0c:	2b54      	cmp	r3, #84	; 0x54
  406e0e:	d804      	bhi.n	406e1a <_free_r+0x176>
  406e10:	0b13      	lsrs	r3, r2, #12
  406e12:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  406e16:	0060      	lsls	r0, r4, #1
  406e18:	e79d      	b.n	406d56 <_free_r+0xb2>
  406e1a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406e1e:	d804      	bhi.n	406e2a <_free_r+0x186>
  406e20:	0bd3      	lsrs	r3, r2, #15
  406e22:	f103 0477 	add.w	r4, r3, #119	; 0x77
  406e26:	0060      	lsls	r0, r4, #1
  406e28:	e795      	b.n	406d56 <_free_r+0xb2>
  406e2a:	f240 5054 	movw	r0, #1364	; 0x554
  406e2e:	4283      	cmp	r3, r0
  406e30:	d804      	bhi.n	406e3c <_free_r+0x198>
  406e32:	0c93      	lsrs	r3, r2, #18
  406e34:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406e38:	0060      	lsls	r0, r4, #1
  406e3a:	e78c      	b.n	406d56 <_free_r+0xb2>
  406e3c:	20fc      	movs	r0, #252	; 0xfc
  406e3e:	247e      	movs	r4, #126	; 0x7e
  406e40:	e789      	b.n	406d56 <_free_r+0xb2>
  406e42:	bf00      	nop
  406e44:	2000045c 	.word	0x2000045c
  406e48:	20000464 	.word	0x20000464
  406e4c:	20000864 	.word	0x20000864
  406e50:	2001c758 	.word	0x2001c758

00406e54 <__sfvwrite_r>:
  406e54:	6893      	ldr	r3, [r2, #8]
  406e56:	2b00      	cmp	r3, #0
  406e58:	d07a      	beq.n	406f50 <__sfvwrite_r+0xfc>
  406e5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e5e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  406e62:	f01e 0f08 	tst.w	lr, #8
  406e66:	b083      	sub	sp, #12
  406e68:	460c      	mov	r4, r1
  406e6a:	4681      	mov	r9, r0
  406e6c:	4616      	mov	r6, r2
  406e6e:	d026      	beq.n	406ebe <__sfvwrite_r+0x6a>
  406e70:	690b      	ldr	r3, [r1, #16]
  406e72:	b323      	cbz	r3, 406ebe <__sfvwrite_r+0x6a>
  406e74:	f00e 0802 	and.w	r8, lr, #2
  406e78:	fa1f f088 	uxth.w	r0, r8
  406e7c:	6835      	ldr	r5, [r6, #0]
  406e7e:	b370      	cbz	r0, 406ede <__sfvwrite_r+0x8a>
  406e80:	f04f 0a00 	mov.w	sl, #0
  406e84:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 407168 <__sfvwrite_r+0x314>
  406e88:	46d0      	mov	r8, sl
  406e8a:	45d8      	cmp	r8, fp
  406e8c:	4643      	mov	r3, r8
  406e8e:	4652      	mov	r2, sl
  406e90:	bf28      	it	cs
  406e92:	465b      	movcs	r3, fp
  406e94:	4648      	mov	r0, r9
  406e96:	f1b8 0f00 	cmp.w	r8, #0
  406e9a:	d053      	beq.n	406f44 <__sfvwrite_r+0xf0>
  406e9c:	69e1      	ldr	r1, [r4, #28]
  406e9e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406ea0:	47b8      	blx	r7
  406ea2:	2800      	cmp	r0, #0
  406ea4:	dd73      	ble.n	406f8e <__sfvwrite_r+0x13a>
  406ea6:	68b3      	ldr	r3, [r6, #8]
  406ea8:	1a1b      	subs	r3, r3, r0
  406eaa:	4482      	add	sl, r0
  406eac:	ebc0 0808 	rsb	r8, r0, r8
  406eb0:	60b3      	str	r3, [r6, #8]
  406eb2:	2b00      	cmp	r3, #0
  406eb4:	d1e9      	bne.n	406e8a <__sfvwrite_r+0x36>
  406eb6:	2000      	movs	r0, #0
  406eb8:	b003      	add	sp, #12
  406eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ebe:	4648      	mov	r0, r9
  406ec0:	4621      	mov	r1, r4
  406ec2:	f7ff fc67 	bl	406794 <__swsetup_r>
  406ec6:	2800      	cmp	r0, #0
  406ec8:	f040 8145 	bne.w	407156 <__sfvwrite_r+0x302>
  406ecc:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  406ed0:	6835      	ldr	r5, [r6, #0]
  406ed2:	f00e 0802 	and.w	r8, lr, #2
  406ed6:	fa1f f088 	uxth.w	r0, r8
  406eda:	2800      	cmp	r0, #0
  406edc:	d1d0      	bne.n	406e80 <__sfvwrite_r+0x2c>
  406ede:	f01e 0b01 	ands.w	fp, lr, #1
  406ee2:	d15d      	bne.n	406fa0 <__sfvwrite_r+0x14c>
  406ee4:	46d8      	mov	r8, fp
  406ee6:	f1b8 0f00 	cmp.w	r8, #0
  406eea:	d025      	beq.n	406f38 <__sfvwrite_r+0xe4>
  406eec:	f41e 7f00 	tst.w	lr, #512	; 0x200
  406ef0:	68a7      	ldr	r7, [r4, #8]
  406ef2:	d02f      	beq.n	406f54 <__sfvwrite_r+0x100>
  406ef4:	45b8      	cmp	r8, r7
  406ef6:	46ba      	mov	sl, r7
  406ef8:	f0c0 80a9 	bcc.w	40704e <__sfvwrite_r+0x1fa>
  406efc:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  406f00:	f040 80b6 	bne.w	407070 <__sfvwrite_r+0x21c>
  406f04:	6820      	ldr	r0, [r4, #0]
  406f06:	4652      	mov	r2, sl
  406f08:	4659      	mov	r1, fp
  406f0a:	f000 fa1d 	bl	407348 <memmove>
  406f0e:	68a0      	ldr	r0, [r4, #8]
  406f10:	6822      	ldr	r2, [r4, #0]
  406f12:	1bc0      	subs	r0, r0, r7
  406f14:	eb02 030a 	add.w	r3, r2, sl
  406f18:	60a0      	str	r0, [r4, #8]
  406f1a:	6023      	str	r3, [r4, #0]
  406f1c:	4640      	mov	r0, r8
  406f1e:	68b3      	ldr	r3, [r6, #8]
  406f20:	1a1b      	subs	r3, r3, r0
  406f22:	4483      	add	fp, r0
  406f24:	ebc0 0808 	rsb	r8, r0, r8
  406f28:	60b3      	str	r3, [r6, #8]
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	d0c3      	beq.n	406eb6 <__sfvwrite_r+0x62>
  406f2e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  406f32:	f1b8 0f00 	cmp.w	r8, #0
  406f36:	d1d9      	bne.n	406eec <__sfvwrite_r+0x98>
  406f38:	f8d5 b000 	ldr.w	fp, [r5]
  406f3c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406f40:	3508      	adds	r5, #8
  406f42:	e7d0      	b.n	406ee6 <__sfvwrite_r+0x92>
  406f44:	f8d5 a000 	ldr.w	sl, [r5]
  406f48:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406f4c:	3508      	adds	r5, #8
  406f4e:	e79c      	b.n	406e8a <__sfvwrite_r+0x36>
  406f50:	2000      	movs	r0, #0
  406f52:	4770      	bx	lr
  406f54:	6820      	ldr	r0, [r4, #0]
  406f56:	6923      	ldr	r3, [r4, #16]
  406f58:	4298      	cmp	r0, r3
  406f5a:	d803      	bhi.n	406f64 <__sfvwrite_r+0x110>
  406f5c:	6962      	ldr	r2, [r4, #20]
  406f5e:	4590      	cmp	r8, r2
  406f60:	f080 80b9 	bcs.w	4070d6 <__sfvwrite_r+0x282>
  406f64:	4547      	cmp	r7, r8
  406f66:	bf28      	it	cs
  406f68:	4647      	movcs	r7, r8
  406f6a:	463a      	mov	r2, r7
  406f6c:	4659      	mov	r1, fp
  406f6e:	f000 f9eb 	bl	407348 <memmove>
  406f72:	68a3      	ldr	r3, [r4, #8]
  406f74:	6822      	ldr	r2, [r4, #0]
  406f76:	1bdb      	subs	r3, r3, r7
  406f78:	443a      	add	r2, r7
  406f7a:	60a3      	str	r3, [r4, #8]
  406f7c:	6022      	str	r2, [r4, #0]
  406f7e:	2b00      	cmp	r3, #0
  406f80:	d14a      	bne.n	407018 <__sfvwrite_r+0x1c4>
  406f82:	4648      	mov	r0, r9
  406f84:	4621      	mov	r1, r4
  406f86:	f7ff fd21 	bl	4069cc <_fflush_r>
  406f8a:	2800      	cmp	r0, #0
  406f8c:	d044      	beq.n	407018 <__sfvwrite_r+0x1c4>
  406f8e:	89a3      	ldrh	r3, [r4, #12]
  406f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f94:	f04f 30ff 	mov.w	r0, #4294967295
  406f98:	81a3      	strh	r3, [r4, #12]
  406f9a:	b003      	add	sp, #12
  406f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fa0:	4680      	mov	r8, r0
  406fa2:	9000      	str	r0, [sp, #0]
  406fa4:	4683      	mov	fp, r0
  406fa6:	4682      	mov	sl, r0
  406fa8:	f1ba 0f00 	cmp.w	sl, #0
  406fac:	d02c      	beq.n	407008 <__sfvwrite_r+0x1b4>
  406fae:	9b00      	ldr	r3, [sp, #0]
  406fb0:	2b00      	cmp	r3, #0
  406fb2:	d050      	beq.n	407056 <__sfvwrite_r+0x202>
  406fb4:	6820      	ldr	r0, [r4, #0]
  406fb6:	6921      	ldr	r1, [r4, #16]
  406fb8:	f8d4 e008 	ldr.w	lr, [r4, #8]
  406fbc:	6962      	ldr	r2, [r4, #20]
  406fbe:	45d0      	cmp	r8, sl
  406fc0:	4643      	mov	r3, r8
  406fc2:	bf28      	it	cs
  406fc4:	4653      	movcs	r3, sl
  406fc6:	4288      	cmp	r0, r1
  406fc8:	461f      	mov	r7, r3
  406fca:	d904      	bls.n	406fd6 <__sfvwrite_r+0x182>
  406fcc:	eb0e 0c02 	add.w	ip, lr, r2
  406fd0:	4563      	cmp	r3, ip
  406fd2:	f300 8092 	bgt.w	4070fa <__sfvwrite_r+0x2a6>
  406fd6:	4293      	cmp	r3, r2
  406fd8:	db20      	blt.n	40701c <__sfvwrite_r+0x1c8>
  406fda:	4613      	mov	r3, r2
  406fdc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406fde:	69e1      	ldr	r1, [r4, #28]
  406fe0:	4648      	mov	r0, r9
  406fe2:	465a      	mov	r2, fp
  406fe4:	47b8      	blx	r7
  406fe6:	1e07      	subs	r7, r0, #0
  406fe8:	ddd1      	ble.n	406f8e <__sfvwrite_r+0x13a>
  406fea:	ebb8 0807 	subs.w	r8, r8, r7
  406fee:	d025      	beq.n	40703c <__sfvwrite_r+0x1e8>
  406ff0:	68b3      	ldr	r3, [r6, #8]
  406ff2:	1bdb      	subs	r3, r3, r7
  406ff4:	44bb      	add	fp, r7
  406ff6:	ebc7 0a0a 	rsb	sl, r7, sl
  406ffa:	60b3      	str	r3, [r6, #8]
  406ffc:	2b00      	cmp	r3, #0
  406ffe:	f43f af5a 	beq.w	406eb6 <__sfvwrite_r+0x62>
  407002:	f1ba 0f00 	cmp.w	sl, #0
  407006:	d1d2      	bne.n	406fae <__sfvwrite_r+0x15a>
  407008:	2300      	movs	r3, #0
  40700a:	f8d5 b000 	ldr.w	fp, [r5]
  40700e:	f8d5 a004 	ldr.w	sl, [r5, #4]
  407012:	9300      	str	r3, [sp, #0]
  407014:	3508      	adds	r5, #8
  407016:	e7c7      	b.n	406fa8 <__sfvwrite_r+0x154>
  407018:	4638      	mov	r0, r7
  40701a:	e780      	b.n	406f1e <__sfvwrite_r+0xca>
  40701c:	461a      	mov	r2, r3
  40701e:	4659      	mov	r1, fp
  407020:	9301      	str	r3, [sp, #4]
  407022:	f000 f991 	bl	407348 <memmove>
  407026:	68a2      	ldr	r2, [r4, #8]
  407028:	6821      	ldr	r1, [r4, #0]
  40702a:	9b01      	ldr	r3, [sp, #4]
  40702c:	ebb8 0807 	subs.w	r8, r8, r7
  407030:	eba2 0203 	sub.w	r2, r2, r3
  407034:	440b      	add	r3, r1
  407036:	60a2      	str	r2, [r4, #8]
  407038:	6023      	str	r3, [r4, #0]
  40703a:	d1d9      	bne.n	406ff0 <__sfvwrite_r+0x19c>
  40703c:	4648      	mov	r0, r9
  40703e:	4621      	mov	r1, r4
  407040:	f7ff fcc4 	bl	4069cc <_fflush_r>
  407044:	2800      	cmp	r0, #0
  407046:	d1a2      	bne.n	406f8e <__sfvwrite_r+0x13a>
  407048:	f8cd 8000 	str.w	r8, [sp]
  40704c:	e7d0      	b.n	406ff0 <__sfvwrite_r+0x19c>
  40704e:	6820      	ldr	r0, [r4, #0]
  407050:	4647      	mov	r7, r8
  407052:	46c2      	mov	sl, r8
  407054:	e757      	b.n	406f06 <__sfvwrite_r+0xb2>
  407056:	4658      	mov	r0, fp
  407058:	210a      	movs	r1, #10
  40705a:	4652      	mov	r2, sl
  40705c:	f000 f92a 	bl	4072b4 <memchr>
  407060:	2800      	cmp	r0, #0
  407062:	d073      	beq.n	40714c <__sfvwrite_r+0x2f8>
  407064:	3001      	adds	r0, #1
  407066:	2301      	movs	r3, #1
  407068:	ebcb 0800 	rsb	r8, fp, r0
  40706c:	9300      	str	r3, [sp, #0]
  40706e:	e7a1      	b.n	406fb4 <__sfvwrite_r+0x160>
  407070:	6967      	ldr	r7, [r4, #20]
  407072:	6921      	ldr	r1, [r4, #16]
  407074:	6823      	ldr	r3, [r4, #0]
  407076:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40707a:	1a5b      	subs	r3, r3, r1
  40707c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  407080:	1c58      	adds	r0, r3, #1
  407082:	107f      	asrs	r7, r7, #1
  407084:	4440      	add	r0, r8
  407086:	4287      	cmp	r7, r0
  407088:	463a      	mov	r2, r7
  40708a:	bf3c      	itt	cc
  40708c:	4607      	movcc	r7, r0
  40708e:	463a      	movcc	r2, r7
  407090:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  407094:	9300      	str	r3, [sp, #0]
  407096:	d046      	beq.n	407126 <__sfvwrite_r+0x2d2>
  407098:	4611      	mov	r1, r2
  40709a:	4648      	mov	r0, r9
  40709c:	f7fe f81c 	bl	4050d8 <_malloc_r>
  4070a0:	9b00      	ldr	r3, [sp, #0]
  4070a2:	4682      	mov	sl, r0
  4070a4:	2800      	cmp	r0, #0
  4070a6:	d059      	beq.n	40715c <__sfvwrite_r+0x308>
  4070a8:	461a      	mov	r2, r3
  4070aa:	6921      	ldr	r1, [r4, #16]
  4070ac:	9300      	str	r3, [sp, #0]
  4070ae:	f7fe fad7 	bl	405660 <memcpy>
  4070b2:	89a2      	ldrh	r2, [r4, #12]
  4070b4:	9b00      	ldr	r3, [sp, #0]
  4070b6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4070ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4070be:	81a2      	strh	r2, [r4, #12]
  4070c0:	eb0a 0003 	add.w	r0, sl, r3
  4070c4:	1afb      	subs	r3, r7, r3
  4070c6:	f8c4 a010 	str.w	sl, [r4, #16]
  4070ca:	6167      	str	r7, [r4, #20]
  4070cc:	6020      	str	r0, [r4, #0]
  4070ce:	60a3      	str	r3, [r4, #8]
  4070d0:	4647      	mov	r7, r8
  4070d2:	46c2      	mov	sl, r8
  4070d4:	e717      	b.n	406f06 <__sfvwrite_r+0xb2>
  4070d6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4070da:	4543      	cmp	r3, r8
  4070dc:	bf28      	it	cs
  4070de:	4643      	movcs	r3, r8
  4070e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4070e2:	fb93 f3f2 	sdiv	r3, r3, r2
  4070e6:	4648      	mov	r0, r9
  4070e8:	fb03 f302 	mul.w	r3, r3, r2
  4070ec:	69e1      	ldr	r1, [r4, #28]
  4070ee:	465a      	mov	r2, fp
  4070f0:	47b8      	blx	r7
  4070f2:	2800      	cmp	r0, #0
  4070f4:	f73f af13 	bgt.w	406f1e <__sfvwrite_r+0xca>
  4070f8:	e749      	b.n	406f8e <__sfvwrite_r+0x13a>
  4070fa:	4662      	mov	r2, ip
  4070fc:	4659      	mov	r1, fp
  4070fe:	f8cd c004 	str.w	ip, [sp, #4]
  407102:	f000 f921 	bl	407348 <memmove>
  407106:	6823      	ldr	r3, [r4, #0]
  407108:	f8dd c004 	ldr.w	ip, [sp, #4]
  40710c:	4463      	add	r3, ip
  40710e:	6023      	str	r3, [r4, #0]
  407110:	4648      	mov	r0, r9
  407112:	4621      	mov	r1, r4
  407114:	f7ff fc5a 	bl	4069cc <_fflush_r>
  407118:	f8dd c004 	ldr.w	ip, [sp, #4]
  40711c:	2800      	cmp	r0, #0
  40711e:	f47f af36 	bne.w	406f8e <__sfvwrite_r+0x13a>
  407122:	4667      	mov	r7, ip
  407124:	e761      	b.n	406fea <__sfvwrite_r+0x196>
  407126:	4648      	mov	r0, r9
  407128:	f000 f972 	bl	407410 <_realloc_r>
  40712c:	9b00      	ldr	r3, [sp, #0]
  40712e:	4682      	mov	sl, r0
  407130:	2800      	cmp	r0, #0
  407132:	d1c5      	bne.n	4070c0 <__sfvwrite_r+0x26c>
  407134:	4648      	mov	r0, r9
  407136:	6921      	ldr	r1, [r4, #16]
  407138:	f7ff fdb4 	bl	406ca4 <_free_r>
  40713c:	89a3      	ldrh	r3, [r4, #12]
  40713e:	220c      	movs	r2, #12
  407140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407144:	b29b      	uxth	r3, r3
  407146:	f8c9 2000 	str.w	r2, [r9]
  40714a:	e721      	b.n	406f90 <__sfvwrite_r+0x13c>
  40714c:	2301      	movs	r3, #1
  40714e:	f10a 0801 	add.w	r8, sl, #1
  407152:	9300      	str	r3, [sp, #0]
  407154:	e72e      	b.n	406fb4 <__sfvwrite_r+0x160>
  407156:	f04f 30ff 	mov.w	r0, #4294967295
  40715a:	e6ad      	b.n	406eb8 <__sfvwrite_r+0x64>
  40715c:	230c      	movs	r3, #12
  40715e:	f8c9 3000 	str.w	r3, [r9]
  407162:	89a3      	ldrh	r3, [r4, #12]
  407164:	e714      	b.n	406f90 <__sfvwrite_r+0x13c>
  407166:	bf00      	nop
  407168:	7ffffc00 	.word	0x7ffffc00

0040716c <_fwalk_reent>:
  40716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407170:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407174:	d01f      	beq.n	4071b6 <_fwalk_reent+0x4a>
  407176:	4688      	mov	r8, r1
  407178:	4606      	mov	r6, r0
  40717a:	f04f 0900 	mov.w	r9, #0
  40717e:	687d      	ldr	r5, [r7, #4]
  407180:	68bc      	ldr	r4, [r7, #8]
  407182:	3d01      	subs	r5, #1
  407184:	d411      	bmi.n	4071aa <_fwalk_reent+0x3e>
  407186:	89a3      	ldrh	r3, [r4, #12]
  407188:	2b01      	cmp	r3, #1
  40718a:	f105 35ff 	add.w	r5, r5, #4294967295
  40718e:	d908      	bls.n	4071a2 <_fwalk_reent+0x36>
  407190:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407194:	3301      	adds	r3, #1
  407196:	4621      	mov	r1, r4
  407198:	4630      	mov	r0, r6
  40719a:	d002      	beq.n	4071a2 <_fwalk_reent+0x36>
  40719c:	47c0      	blx	r8
  40719e:	ea49 0900 	orr.w	r9, r9, r0
  4071a2:	1c6b      	adds	r3, r5, #1
  4071a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4071a8:	d1ed      	bne.n	407186 <_fwalk_reent+0x1a>
  4071aa:	683f      	ldr	r7, [r7, #0]
  4071ac:	2f00      	cmp	r7, #0
  4071ae:	d1e6      	bne.n	40717e <_fwalk_reent+0x12>
  4071b0:	4648      	mov	r0, r9
  4071b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071b6:	46b9      	mov	r9, r7
  4071b8:	4648      	mov	r0, r9
  4071ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071be:	bf00      	nop

004071c0 <__locale_charset>:
  4071c0:	4800      	ldr	r0, [pc, #0]	; (4071c4 <__locale_charset+0x4>)
  4071c2:	4770      	bx	lr
  4071c4:	2000086c 	.word	0x2000086c

004071c8 <__locale_mb_cur_max>:
  4071c8:	4b01      	ldr	r3, [pc, #4]	; (4071d0 <__locale_mb_cur_max+0x8>)
  4071ca:	6818      	ldr	r0, [r3, #0]
  4071cc:	4770      	bx	lr
  4071ce:	bf00      	nop
  4071d0:	2000088c 	.word	0x2000088c

004071d4 <__smakebuf_r>:
  4071d4:	898b      	ldrh	r3, [r1, #12]
  4071d6:	b29a      	uxth	r2, r3
  4071d8:	f012 0f02 	tst.w	r2, #2
  4071dc:	d13c      	bne.n	407258 <__smakebuf_r+0x84>
  4071de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4071e0:	460c      	mov	r4, r1
  4071e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4071e6:	2900      	cmp	r1, #0
  4071e8:	b091      	sub	sp, #68	; 0x44
  4071ea:	4605      	mov	r5, r0
  4071ec:	db19      	blt.n	407222 <__smakebuf_r+0x4e>
  4071ee:	aa01      	add	r2, sp, #4
  4071f0:	f000 fc8c 	bl	407b0c <_fstat_r>
  4071f4:	2800      	cmp	r0, #0
  4071f6:	db12      	blt.n	40721e <__smakebuf_r+0x4a>
  4071f8:	9b02      	ldr	r3, [sp, #8]
  4071fa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4071fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  407202:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  407206:	fab7 f787 	clz	r7, r7
  40720a:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40720e:	d02a      	beq.n	407266 <__smakebuf_r+0x92>
  407210:	89a3      	ldrh	r3, [r4, #12]
  407212:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407216:	81a3      	strh	r3, [r4, #12]
  407218:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40721c:	e00b      	b.n	407236 <__smakebuf_r+0x62>
  40721e:	89a3      	ldrh	r3, [r4, #12]
  407220:	b29a      	uxth	r2, r3
  407222:	f012 0f80 	tst.w	r2, #128	; 0x80
  407226:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40722a:	81a3      	strh	r3, [r4, #12]
  40722c:	bf0c      	ite	eq
  40722e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  407232:	2640      	movne	r6, #64	; 0x40
  407234:	2700      	movs	r7, #0
  407236:	4628      	mov	r0, r5
  407238:	4631      	mov	r1, r6
  40723a:	f7fd ff4d 	bl	4050d8 <_malloc_r>
  40723e:	89a3      	ldrh	r3, [r4, #12]
  407240:	b340      	cbz	r0, 407294 <__smakebuf_r+0xc0>
  407242:	4a1a      	ldr	r2, [pc, #104]	; (4072ac <__smakebuf_r+0xd8>)
  407244:	63ea      	str	r2, [r5, #60]	; 0x3c
  407246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40724a:	81a3      	strh	r3, [r4, #12]
  40724c:	6020      	str	r0, [r4, #0]
  40724e:	6120      	str	r0, [r4, #16]
  407250:	6166      	str	r6, [r4, #20]
  407252:	b99f      	cbnz	r7, 40727c <__smakebuf_r+0xa8>
  407254:	b011      	add	sp, #68	; 0x44
  407256:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407258:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40725c:	2201      	movs	r2, #1
  40725e:	600b      	str	r3, [r1, #0]
  407260:	610b      	str	r3, [r1, #16]
  407262:	614a      	str	r2, [r1, #20]
  407264:	4770      	bx	lr
  407266:	4b12      	ldr	r3, [pc, #72]	; (4072b0 <__smakebuf_r+0xdc>)
  407268:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40726a:	429a      	cmp	r2, r3
  40726c:	d1d0      	bne.n	407210 <__smakebuf_r+0x3c>
  40726e:	89a3      	ldrh	r3, [r4, #12]
  407270:	f44f 6680 	mov.w	r6, #1024	; 0x400
  407274:	4333      	orrs	r3, r6
  407276:	81a3      	strh	r3, [r4, #12]
  407278:	64e6      	str	r6, [r4, #76]	; 0x4c
  40727a:	e7dc      	b.n	407236 <__smakebuf_r+0x62>
  40727c:	4628      	mov	r0, r5
  40727e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407282:	f000 fc57 	bl	407b34 <_isatty_r>
  407286:	2800      	cmp	r0, #0
  407288:	d0e4      	beq.n	407254 <__smakebuf_r+0x80>
  40728a:	89a3      	ldrh	r3, [r4, #12]
  40728c:	f043 0301 	orr.w	r3, r3, #1
  407290:	81a3      	strh	r3, [r4, #12]
  407292:	e7df      	b.n	407254 <__smakebuf_r+0x80>
  407294:	059a      	lsls	r2, r3, #22
  407296:	d4dd      	bmi.n	407254 <__smakebuf_r+0x80>
  407298:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40729c:	f043 0302 	orr.w	r3, r3, #2
  4072a0:	2101      	movs	r1, #1
  4072a2:	81a3      	strh	r3, [r4, #12]
  4072a4:	6022      	str	r2, [r4, #0]
  4072a6:	6122      	str	r2, [r4, #16]
  4072a8:	6161      	str	r1, [r4, #20]
  4072aa:	e7d3      	b.n	407254 <__smakebuf_r+0x80>
  4072ac:	004069f9 	.word	0x004069f9
  4072b0:	00407859 	.word	0x00407859

004072b4 <memchr>:
  4072b4:	0783      	lsls	r3, r0, #30
  4072b6:	b470      	push	{r4, r5, r6}
  4072b8:	b2c9      	uxtb	r1, r1
  4072ba:	d040      	beq.n	40733e <memchr+0x8a>
  4072bc:	1e54      	subs	r4, r2, #1
  4072be:	2a00      	cmp	r2, #0
  4072c0:	d03f      	beq.n	407342 <memchr+0x8e>
  4072c2:	7803      	ldrb	r3, [r0, #0]
  4072c4:	428b      	cmp	r3, r1
  4072c6:	bf18      	it	ne
  4072c8:	1c43      	addne	r3, r0, #1
  4072ca:	d106      	bne.n	4072da <memchr+0x26>
  4072cc:	e01d      	b.n	40730a <memchr+0x56>
  4072ce:	b1f4      	cbz	r4, 40730e <memchr+0x5a>
  4072d0:	7802      	ldrb	r2, [r0, #0]
  4072d2:	428a      	cmp	r2, r1
  4072d4:	f104 34ff 	add.w	r4, r4, #4294967295
  4072d8:	d017      	beq.n	40730a <memchr+0x56>
  4072da:	f013 0f03 	tst.w	r3, #3
  4072de:	4618      	mov	r0, r3
  4072e0:	f103 0301 	add.w	r3, r3, #1
  4072e4:	d1f3      	bne.n	4072ce <memchr+0x1a>
  4072e6:	2c03      	cmp	r4, #3
  4072e8:	d814      	bhi.n	407314 <memchr+0x60>
  4072ea:	b184      	cbz	r4, 40730e <memchr+0x5a>
  4072ec:	7803      	ldrb	r3, [r0, #0]
  4072ee:	428b      	cmp	r3, r1
  4072f0:	d00b      	beq.n	40730a <memchr+0x56>
  4072f2:	1905      	adds	r5, r0, r4
  4072f4:	1c43      	adds	r3, r0, #1
  4072f6:	e002      	b.n	4072fe <memchr+0x4a>
  4072f8:	7802      	ldrb	r2, [r0, #0]
  4072fa:	428a      	cmp	r2, r1
  4072fc:	d005      	beq.n	40730a <memchr+0x56>
  4072fe:	42ab      	cmp	r3, r5
  407300:	4618      	mov	r0, r3
  407302:	f103 0301 	add.w	r3, r3, #1
  407306:	d1f7      	bne.n	4072f8 <memchr+0x44>
  407308:	2000      	movs	r0, #0
  40730a:	bc70      	pop	{r4, r5, r6}
  40730c:	4770      	bx	lr
  40730e:	4620      	mov	r0, r4
  407310:	bc70      	pop	{r4, r5, r6}
  407312:	4770      	bx	lr
  407314:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407318:	4602      	mov	r2, r0
  40731a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40731e:	4610      	mov	r0, r2
  407320:	3204      	adds	r2, #4
  407322:	6803      	ldr	r3, [r0, #0]
  407324:	4073      	eors	r3, r6
  407326:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40732a:	ea25 0303 	bic.w	r3, r5, r3
  40732e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  407332:	d1da      	bne.n	4072ea <memchr+0x36>
  407334:	3c04      	subs	r4, #4
  407336:	2c03      	cmp	r4, #3
  407338:	4610      	mov	r0, r2
  40733a:	d8f0      	bhi.n	40731e <memchr+0x6a>
  40733c:	e7d5      	b.n	4072ea <memchr+0x36>
  40733e:	4614      	mov	r4, r2
  407340:	e7d1      	b.n	4072e6 <memchr+0x32>
  407342:	4610      	mov	r0, r2
  407344:	e7e1      	b.n	40730a <memchr+0x56>
  407346:	bf00      	nop

00407348 <memmove>:
  407348:	4288      	cmp	r0, r1
  40734a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40734c:	d90d      	bls.n	40736a <memmove+0x22>
  40734e:	188b      	adds	r3, r1, r2
  407350:	4298      	cmp	r0, r3
  407352:	d20a      	bcs.n	40736a <memmove+0x22>
  407354:	1881      	adds	r1, r0, r2
  407356:	2a00      	cmp	r2, #0
  407358:	d054      	beq.n	407404 <memmove+0xbc>
  40735a:	1a9a      	subs	r2, r3, r2
  40735c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407360:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407364:	4293      	cmp	r3, r2
  407366:	d1f9      	bne.n	40735c <memmove+0x14>
  407368:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40736a:	2a0f      	cmp	r2, #15
  40736c:	d948      	bls.n	407400 <memmove+0xb8>
  40736e:	ea40 0301 	orr.w	r3, r0, r1
  407372:	079b      	lsls	r3, r3, #30
  407374:	d147      	bne.n	407406 <memmove+0xbe>
  407376:	f100 0410 	add.w	r4, r0, #16
  40737a:	f101 0310 	add.w	r3, r1, #16
  40737e:	4615      	mov	r5, r2
  407380:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407384:	f844 6c10 	str.w	r6, [r4, #-16]
  407388:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40738c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407390:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407394:	f844 6c08 	str.w	r6, [r4, #-8]
  407398:	3d10      	subs	r5, #16
  40739a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40739e:	f844 6c04 	str.w	r6, [r4, #-4]
  4073a2:	2d0f      	cmp	r5, #15
  4073a4:	f103 0310 	add.w	r3, r3, #16
  4073a8:	f104 0410 	add.w	r4, r4, #16
  4073ac:	d8e8      	bhi.n	407380 <memmove+0x38>
  4073ae:	f1a2 0310 	sub.w	r3, r2, #16
  4073b2:	f023 030f 	bic.w	r3, r3, #15
  4073b6:	f002 0e0f 	and.w	lr, r2, #15
  4073ba:	3310      	adds	r3, #16
  4073bc:	f1be 0f03 	cmp.w	lr, #3
  4073c0:	4419      	add	r1, r3
  4073c2:	4403      	add	r3, r0
  4073c4:	d921      	bls.n	40740a <memmove+0xc2>
  4073c6:	1f1e      	subs	r6, r3, #4
  4073c8:	460d      	mov	r5, r1
  4073ca:	4674      	mov	r4, lr
  4073cc:	3c04      	subs	r4, #4
  4073ce:	f855 7b04 	ldr.w	r7, [r5], #4
  4073d2:	f846 7f04 	str.w	r7, [r6, #4]!
  4073d6:	2c03      	cmp	r4, #3
  4073d8:	d8f8      	bhi.n	4073cc <memmove+0x84>
  4073da:	f1ae 0404 	sub.w	r4, lr, #4
  4073de:	f024 0403 	bic.w	r4, r4, #3
  4073e2:	3404      	adds	r4, #4
  4073e4:	4423      	add	r3, r4
  4073e6:	4421      	add	r1, r4
  4073e8:	f002 0203 	and.w	r2, r2, #3
  4073ec:	b152      	cbz	r2, 407404 <memmove+0xbc>
  4073ee:	3b01      	subs	r3, #1
  4073f0:	440a      	add	r2, r1
  4073f2:	f811 4b01 	ldrb.w	r4, [r1], #1
  4073f6:	f803 4f01 	strb.w	r4, [r3, #1]!
  4073fa:	4291      	cmp	r1, r2
  4073fc:	d1f9      	bne.n	4073f2 <memmove+0xaa>
  4073fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407400:	4603      	mov	r3, r0
  407402:	e7f3      	b.n	4073ec <memmove+0xa4>
  407404:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407406:	4603      	mov	r3, r0
  407408:	e7f1      	b.n	4073ee <memmove+0xa6>
  40740a:	4672      	mov	r2, lr
  40740c:	e7ee      	b.n	4073ec <memmove+0xa4>
  40740e:	bf00      	nop

00407410 <_realloc_r>:
  407410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407414:	4617      	mov	r7, r2
  407416:	b083      	sub	sp, #12
  407418:	460e      	mov	r6, r1
  40741a:	2900      	cmp	r1, #0
  40741c:	f000 80e7 	beq.w	4075ee <_realloc_r+0x1de>
  407420:	4681      	mov	r9, r0
  407422:	f107 050b 	add.w	r5, r7, #11
  407426:	f7fe fa03 	bl	405830 <__malloc_lock>
  40742a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40742e:	2d16      	cmp	r5, #22
  407430:	f023 0403 	bic.w	r4, r3, #3
  407434:	f1a6 0808 	sub.w	r8, r6, #8
  407438:	d84c      	bhi.n	4074d4 <_realloc_r+0xc4>
  40743a:	2210      	movs	r2, #16
  40743c:	4615      	mov	r5, r2
  40743e:	42af      	cmp	r7, r5
  407440:	d84d      	bhi.n	4074de <_realloc_r+0xce>
  407442:	4294      	cmp	r4, r2
  407444:	f280 8084 	bge.w	407550 <_realloc_r+0x140>
  407448:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4077f8 <_realloc_r+0x3e8>
  40744c:	f8db 0008 	ldr.w	r0, [fp, #8]
  407450:	eb08 0104 	add.w	r1, r8, r4
  407454:	4288      	cmp	r0, r1
  407456:	f000 80d6 	beq.w	407606 <_realloc_r+0x1f6>
  40745a:	6848      	ldr	r0, [r1, #4]
  40745c:	f020 0e01 	bic.w	lr, r0, #1
  407460:	448e      	add	lr, r1
  407462:	f8de e004 	ldr.w	lr, [lr, #4]
  407466:	f01e 0f01 	tst.w	lr, #1
  40746a:	d13f      	bne.n	4074ec <_realloc_r+0xdc>
  40746c:	f020 0003 	bic.w	r0, r0, #3
  407470:	4420      	add	r0, r4
  407472:	4290      	cmp	r0, r2
  407474:	f280 80c1 	bge.w	4075fa <_realloc_r+0x1ea>
  407478:	07db      	lsls	r3, r3, #31
  40747a:	f100 808f 	bmi.w	40759c <_realloc_r+0x18c>
  40747e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407482:	ebc3 0a08 	rsb	sl, r3, r8
  407486:	f8da 3004 	ldr.w	r3, [sl, #4]
  40748a:	f023 0303 	bic.w	r3, r3, #3
  40748e:	eb00 0e03 	add.w	lr, r0, r3
  407492:	4596      	cmp	lr, r2
  407494:	db34      	blt.n	407500 <_realloc_r+0xf0>
  407496:	68cb      	ldr	r3, [r1, #12]
  407498:	688a      	ldr	r2, [r1, #8]
  40749a:	4657      	mov	r7, sl
  40749c:	60d3      	str	r3, [r2, #12]
  40749e:	609a      	str	r2, [r3, #8]
  4074a0:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4074a4:	f8da 300c 	ldr.w	r3, [sl, #12]
  4074a8:	60cb      	str	r3, [r1, #12]
  4074aa:	1f22      	subs	r2, r4, #4
  4074ac:	2a24      	cmp	r2, #36	; 0x24
  4074ae:	6099      	str	r1, [r3, #8]
  4074b0:	f200 8136 	bhi.w	407720 <_realloc_r+0x310>
  4074b4:	2a13      	cmp	r2, #19
  4074b6:	f240 80fd 	bls.w	4076b4 <_realloc_r+0x2a4>
  4074ba:	6833      	ldr	r3, [r6, #0]
  4074bc:	f8ca 3008 	str.w	r3, [sl, #8]
  4074c0:	6873      	ldr	r3, [r6, #4]
  4074c2:	f8ca 300c 	str.w	r3, [sl, #12]
  4074c6:	2a1b      	cmp	r2, #27
  4074c8:	f200 8140 	bhi.w	40774c <_realloc_r+0x33c>
  4074cc:	3608      	adds	r6, #8
  4074ce:	f10a 0310 	add.w	r3, sl, #16
  4074d2:	e0f0      	b.n	4076b6 <_realloc_r+0x2a6>
  4074d4:	f025 0507 	bic.w	r5, r5, #7
  4074d8:	2d00      	cmp	r5, #0
  4074da:	462a      	mov	r2, r5
  4074dc:	daaf      	bge.n	40743e <_realloc_r+0x2e>
  4074de:	230c      	movs	r3, #12
  4074e0:	2000      	movs	r0, #0
  4074e2:	f8c9 3000 	str.w	r3, [r9]
  4074e6:	b003      	add	sp, #12
  4074e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074ec:	07d9      	lsls	r1, r3, #31
  4074ee:	d455      	bmi.n	40759c <_realloc_r+0x18c>
  4074f0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4074f4:	ebc3 0a08 	rsb	sl, r3, r8
  4074f8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4074fc:	f023 0303 	bic.w	r3, r3, #3
  407500:	4423      	add	r3, r4
  407502:	4293      	cmp	r3, r2
  407504:	db4a      	blt.n	40759c <_realloc_r+0x18c>
  407506:	4657      	mov	r7, sl
  407508:	f8da 100c 	ldr.w	r1, [sl, #12]
  40750c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407510:	1f22      	subs	r2, r4, #4
  407512:	2a24      	cmp	r2, #36	; 0x24
  407514:	60c1      	str	r1, [r0, #12]
  407516:	6088      	str	r0, [r1, #8]
  407518:	f200 810e 	bhi.w	407738 <_realloc_r+0x328>
  40751c:	2a13      	cmp	r2, #19
  40751e:	f240 8109 	bls.w	407734 <_realloc_r+0x324>
  407522:	6831      	ldr	r1, [r6, #0]
  407524:	f8ca 1008 	str.w	r1, [sl, #8]
  407528:	6871      	ldr	r1, [r6, #4]
  40752a:	f8ca 100c 	str.w	r1, [sl, #12]
  40752e:	2a1b      	cmp	r2, #27
  407530:	f200 8121 	bhi.w	407776 <_realloc_r+0x366>
  407534:	3608      	adds	r6, #8
  407536:	f10a 0210 	add.w	r2, sl, #16
  40753a:	6831      	ldr	r1, [r6, #0]
  40753c:	6011      	str	r1, [r2, #0]
  40753e:	6871      	ldr	r1, [r6, #4]
  407540:	6051      	str	r1, [r2, #4]
  407542:	68b1      	ldr	r1, [r6, #8]
  407544:	6091      	str	r1, [r2, #8]
  407546:	461c      	mov	r4, r3
  407548:	f8da 3004 	ldr.w	r3, [sl, #4]
  40754c:	463e      	mov	r6, r7
  40754e:	46d0      	mov	r8, sl
  407550:	1b62      	subs	r2, r4, r5
  407552:	2a0f      	cmp	r2, #15
  407554:	f003 0301 	and.w	r3, r3, #1
  407558:	d80e      	bhi.n	407578 <_realloc_r+0x168>
  40755a:	4323      	orrs	r3, r4
  40755c:	4444      	add	r4, r8
  40755e:	f8c8 3004 	str.w	r3, [r8, #4]
  407562:	6863      	ldr	r3, [r4, #4]
  407564:	f043 0301 	orr.w	r3, r3, #1
  407568:	6063      	str	r3, [r4, #4]
  40756a:	4648      	mov	r0, r9
  40756c:	f7fe f962 	bl	405834 <__malloc_unlock>
  407570:	4630      	mov	r0, r6
  407572:	b003      	add	sp, #12
  407574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407578:	eb08 0105 	add.w	r1, r8, r5
  40757c:	431d      	orrs	r5, r3
  40757e:	f042 0301 	orr.w	r3, r2, #1
  407582:	440a      	add	r2, r1
  407584:	f8c8 5004 	str.w	r5, [r8, #4]
  407588:	604b      	str	r3, [r1, #4]
  40758a:	6853      	ldr	r3, [r2, #4]
  40758c:	f043 0301 	orr.w	r3, r3, #1
  407590:	3108      	adds	r1, #8
  407592:	6053      	str	r3, [r2, #4]
  407594:	4648      	mov	r0, r9
  407596:	f7ff fb85 	bl	406ca4 <_free_r>
  40759a:	e7e6      	b.n	40756a <_realloc_r+0x15a>
  40759c:	4639      	mov	r1, r7
  40759e:	4648      	mov	r0, r9
  4075a0:	f7fd fd9a 	bl	4050d8 <_malloc_r>
  4075a4:	4607      	mov	r7, r0
  4075a6:	b1d8      	cbz	r0, 4075e0 <_realloc_r+0x1d0>
  4075a8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4075ac:	f023 0201 	bic.w	r2, r3, #1
  4075b0:	4442      	add	r2, r8
  4075b2:	f1a0 0108 	sub.w	r1, r0, #8
  4075b6:	4291      	cmp	r1, r2
  4075b8:	f000 80ac 	beq.w	407714 <_realloc_r+0x304>
  4075bc:	1f22      	subs	r2, r4, #4
  4075be:	2a24      	cmp	r2, #36	; 0x24
  4075c0:	f200 8099 	bhi.w	4076f6 <_realloc_r+0x2e6>
  4075c4:	2a13      	cmp	r2, #19
  4075c6:	d86a      	bhi.n	40769e <_realloc_r+0x28e>
  4075c8:	4603      	mov	r3, r0
  4075ca:	4632      	mov	r2, r6
  4075cc:	6811      	ldr	r1, [r2, #0]
  4075ce:	6019      	str	r1, [r3, #0]
  4075d0:	6851      	ldr	r1, [r2, #4]
  4075d2:	6059      	str	r1, [r3, #4]
  4075d4:	6892      	ldr	r2, [r2, #8]
  4075d6:	609a      	str	r2, [r3, #8]
  4075d8:	4631      	mov	r1, r6
  4075da:	4648      	mov	r0, r9
  4075dc:	f7ff fb62 	bl	406ca4 <_free_r>
  4075e0:	4648      	mov	r0, r9
  4075e2:	f7fe f927 	bl	405834 <__malloc_unlock>
  4075e6:	4638      	mov	r0, r7
  4075e8:	b003      	add	sp, #12
  4075ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075ee:	4611      	mov	r1, r2
  4075f0:	b003      	add	sp, #12
  4075f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4075f6:	f7fd bd6f 	b.w	4050d8 <_malloc_r>
  4075fa:	68ca      	ldr	r2, [r1, #12]
  4075fc:	6889      	ldr	r1, [r1, #8]
  4075fe:	4604      	mov	r4, r0
  407600:	60ca      	str	r2, [r1, #12]
  407602:	6091      	str	r1, [r2, #8]
  407604:	e7a4      	b.n	407550 <_realloc_r+0x140>
  407606:	6841      	ldr	r1, [r0, #4]
  407608:	f021 0103 	bic.w	r1, r1, #3
  40760c:	4421      	add	r1, r4
  40760e:	f105 0010 	add.w	r0, r5, #16
  407612:	4281      	cmp	r1, r0
  407614:	da5b      	bge.n	4076ce <_realloc_r+0x2be>
  407616:	07db      	lsls	r3, r3, #31
  407618:	d4c0      	bmi.n	40759c <_realloc_r+0x18c>
  40761a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40761e:	ebc3 0a08 	rsb	sl, r3, r8
  407622:	f8da 3004 	ldr.w	r3, [sl, #4]
  407626:	f023 0303 	bic.w	r3, r3, #3
  40762a:	eb01 0c03 	add.w	ip, r1, r3
  40762e:	4560      	cmp	r0, ip
  407630:	f73f af66 	bgt.w	407500 <_realloc_r+0xf0>
  407634:	4657      	mov	r7, sl
  407636:	f8da 300c 	ldr.w	r3, [sl, #12]
  40763a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40763e:	1f22      	subs	r2, r4, #4
  407640:	2a24      	cmp	r2, #36	; 0x24
  407642:	60cb      	str	r3, [r1, #12]
  407644:	6099      	str	r1, [r3, #8]
  407646:	f200 80b8 	bhi.w	4077ba <_realloc_r+0x3aa>
  40764a:	2a13      	cmp	r2, #19
  40764c:	f240 80a9 	bls.w	4077a2 <_realloc_r+0x392>
  407650:	6833      	ldr	r3, [r6, #0]
  407652:	f8ca 3008 	str.w	r3, [sl, #8]
  407656:	6873      	ldr	r3, [r6, #4]
  407658:	f8ca 300c 	str.w	r3, [sl, #12]
  40765c:	2a1b      	cmp	r2, #27
  40765e:	f200 80b5 	bhi.w	4077cc <_realloc_r+0x3bc>
  407662:	3608      	adds	r6, #8
  407664:	f10a 0310 	add.w	r3, sl, #16
  407668:	6832      	ldr	r2, [r6, #0]
  40766a:	601a      	str	r2, [r3, #0]
  40766c:	6872      	ldr	r2, [r6, #4]
  40766e:	605a      	str	r2, [r3, #4]
  407670:	68b2      	ldr	r2, [r6, #8]
  407672:	609a      	str	r2, [r3, #8]
  407674:	eb0a 0205 	add.w	r2, sl, r5
  407678:	ebc5 030c 	rsb	r3, r5, ip
  40767c:	f043 0301 	orr.w	r3, r3, #1
  407680:	f8cb 2008 	str.w	r2, [fp, #8]
  407684:	6053      	str	r3, [r2, #4]
  407686:	f8da 3004 	ldr.w	r3, [sl, #4]
  40768a:	f003 0301 	and.w	r3, r3, #1
  40768e:	431d      	orrs	r5, r3
  407690:	4648      	mov	r0, r9
  407692:	f8ca 5004 	str.w	r5, [sl, #4]
  407696:	f7fe f8cd 	bl	405834 <__malloc_unlock>
  40769a:	4638      	mov	r0, r7
  40769c:	e769      	b.n	407572 <_realloc_r+0x162>
  40769e:	6833      	ldr	r3, [r6, #0]
  4076a0:	6003      	str	r3, [r0, #0]
  4076a2:	6873      	ldr	r3, [r6, #4]
  4076a4:	6043      	str	r3, [r0, #4]
  4076a6:	2a1b      	cmp	r2, #27
  4076a8:	d829      	bhi.n	4076fe <_realloc_r+0x2ee>
  4076aa:	f100 0308 	add.w	r3, r0, #8
  4076ae:	f106 0208 	add.w	r2, r6, #8
  4076b2:	e78b      	b.n	4075cc <_realloc_r+0x1bc>
  4076b4:	463b      	mov	r3, r7
  4076b6:	6832      	ldr	r2, [r6, #0]
  4076b8:	601a      	str	r2, [r3, #0]
  4076ba:	6872      	ldr	r2, [r6, #4]
  4076bc:	605a      	str	r2, [r3, #4]
  4076be:	68b2      	ldr	r2, [r6, #8]
  4076c0:	609a      	str	r2, [r3, #8]
  4076c2:	463e      	mov	r6, r7
  4076c4:	4674      	mov	r4, lr
  4076c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4076ca:	46d0      	mov	r8, sl
  4076cc:	e740      	b.n	407550 <_realloc_r+0x140>
  4076ce:	eb08 0205 	add.w	r2, r8, r5
  4076d2:	1b4b      	subs	r3, r1, r5
  4076d4:	f043 0301 	orr.w	r3, r3, #1
  4076d8:	f8cb 2008 	str.w	r2, [fp, #8]
  4076dc:	6053      	str	r3, [r2, #4]
  4076de:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4076e2:	f003 0301 	and.w	r3, r3, #1
  4076e6:	431d      	orrs	r5, r3
  4076e8:	4648      	mov	r0, r9
  4076ea:	f846 5c04 	str.w	r5, [r6, #-4]
  4076ee:	f7fe f8a1 	bl	405834 <__malloc_unlock>
  4076f2:	4630      	mov	r0, r6
  4076f4:	e73d      	b.n	407572 <_realloc_r+0x162>
  4076f6:	4631      	mov	r1, r6
  4076f8:	f7ff fe26 	bl	407348 <memmove>
  4076fc:	e76c      	b.n	4075d8 <_realloc_r+0x1c8>
  4076fe:	68b3      	ldr	r3, [r6, #8]
  407700:	6083      	str	r3, [r0, #8]
  407702:	68f3      	ldr	r3, [r6, #12]
  407704:	60c3      	str	r3, [r0, #12]
  407706:	2a24      	cmp	r2, #36	; 0x24
  407708:	d02c      	beq.n	407764 <_realloc_r+0x354>
  40770a:	f100 0310 	add.w	r3, r0, #16
  40770e:	f106 0210 	add.w	r2, r6, #16
  407712:	e75b      	b.n	4075cc <_realloc_r+0x1bc>
  407714:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407718:	f022 0203 	bic.w	r2, r2, #3
  40771c:	4414      	add	r4, r2
  40771e:	e717      	b.n	407550 <_realloc_r+0x140>
  407720:	4631      	mov	r1, r6
  407722:	4638      	mov	r0, r7
  407724:	4674      	mov	r4, lr
  407726:	463e      	mov	r6, r7
  407728:	f7ff fe0e 	bl	407348 <memmove>
  40772c:	46d0      	mov	r8, sl
  40772e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407732:	e70d      	b.n	407550 <_realloc_r+0x140>
  407734:	463a      	mov	r2, r7
  407736:	e700      	b.n	40753a <_realloc_r+0x12a>
  407738:	4631      	mov	r1, r6
  40773a:	4638      	mov	r0, r7
  40773c:	461c      	mov	r4, r3
  40773e:	463e      	mov	r6, r7
  407740:	f7ff fe02 	bl	407348 <memmove>
  407744:	46d0      	mov	r8, sl
  407746:	f8da 3004 	ldr.w	r3, [sl, #4]
  40774a:	e701      	b.n	407550 <_realloc_r+0x140>
  40774c:	68b3      	ldr	r3, [r6, #8]
  40774e:	f8ca 3010 	str.w	r3, [sl, #16]
  407752:	68f3      	ldr	r3, [r6, #12]
  407754:	f8ca 3014 	str.w	r3, [sl, #20]
  407758:	2a24      	cmp	r2, #36	; 0x24
  40775a:	d018      	beq.n	40778e <_realloc_r+0x37e>
  40775c:	3610      	adds	r6, #16
  40775e:	f10a 0318 	add.w	r3, sl, #24
  407762:	e7a8      	b.n	4076b6 <_realloc_r+0x2a6>
  407764:	6933      	ldr	r3, [r6, #16]
  407766:	6103      	str	r3, [r0, #16]
  407768:	6973      	ldr	r3, [r6, #20]
  40776a:	6143      	str	r3, [r0, #20]
  40776c:	f106 0218 	add.w	r2, r6, #24
  407770:	f100 0318 	add.w	r3, r0, #24
  407774:	e72a      	b.n	4075cc <_realloc_r+0x1bc>
  407776:	68b1      	ldr	r1, [r6, #8]
  407778:	f8ca 1010 	str.w	r1, [sl, #16]
  40777c:	68f1      	ldr	r1, [r6, #12]
  40777e:	f8ca 1014 	str.w	r1, [sl, #20]
  407782:	2a24      	cmp	r2, #36	; 0x24
  407784:	d00f      	beq.n	4077a6 <_realloc_r+0x396>
  407786:	3610      	adds	r6, #16
  407788:	f10a 0218 	add.w	r2, sl, #24
  40778c:	e6d5      	b.n	40753a <_realloc_r+0x12a>
  40778e:	6933      	ldr	r3, [r6, #16]
  407790:	f8ca 3018 	str.w	r3, [sl, #24]
  407794:	6973      	ldr	r3, [r6, #20]
  407796:	f8ca 301c 	str.w	r3, [sl, #28]
  40779a:	3618      	adds	r6, #24
  40779c:	f10a 0320 	add.w	r3, sl, #32
  4077a0:	e789      	b.n	4076b6 <_realloc_r+0x2a6>
  4077a2:	463b      	mov	r3, r7
  4077a4:	e760      	b.n	407668 <_realloc_r+0x258>
  4077a6:	6932      	ldr	r2, [r6, #16]
  4077a8:	f8ca 2018 	str.w	r2, [sl, #24]
  4077ac:	6972      	ldr	r2, [r6, #20]
  4077ae:	f8ca 201c 	str.w	r2, [sl, #28]
  4077b2:	3618      	adds	r6, #24
  4077b4:	f10a 0220 	add.w	r2, sl, #32
  4077b8:	e6bf      	b.n	40753a <_realloc_r+0x12a>
  4077ba:	4631      	mov	r1, r6
  4077bc:	4638      	mov	r0, r7
  4077be:	f8cd c004 	str.w	ip, [sp, #4]
  4077c2:	f7ff fdc1 	bl	407348 <memmove>
  4077c6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4077ca:	e753      	b.n	407674 <_realloc_r+0x264>
  4077cc:	68b3      	ldr	r3, [r6, #8]
  4077ce:	f8ca 3010 	str.w	r3, [sl, #16]
  4077d2:	68f3      	ldr	r3, [r6, #12]
  4077d4:	f8ca 3014 	str.w	r3, [sl, #20]
  4077d8:	2a24      	cmp	r2, #36	; 0x24
  4077da:	d003      	beq.n	4077e4 <_realloc_r+0x3d4>
  4077dc:	3610      	adds	r6, #16
  4077de:	f10a 0318 	add.w	r3, sl, #24
  4077e2:	e741      	b.n	407668 <_realloc_r+0x258>
  4077e4:	6933      	ldr	r3, [r6, #16]
  4077e6:	f8ca 3018 	str.w	r3, [sl, #24]
  4077ea:	6973      	ldr	r3, [r6, #20]
  4077ec:	f8ca 301c 	str.w	r3, [sl, #28]
  4077f0:	3618      	adds	r6, #24
  4077f2:	f10a 0320 	add.w	r3, sl, #32
  4077f6:	e737      	b.n	407668 <_realloc_r+0x258>
  4077f8:	2000045c 	.word	0x2000045c

004077fc <__sread>:
  4077fc:	b510      	push	{r4, lr}
  4077fe:	460c      	mov	r4, r1
  407800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407804:	f000 f9bc 	bl	407b80 <_read_r>
  407808:	2800      	cmp	r0, #0
  40780a:	db03      	blt.n	407814 <__sread+0x18>
  40780c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40780e:	4403      	add	r3, r0
  407810:	6523      	str	r3, [r4, #80]	; 0x50
  407812:	bd10      	pop	{r4, pc}
  407814:	89a3      	ldrh	r3, [r4, #12]
  407816:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40781a:	81a3      	strh	r3, [r4, #12]
  40781c:	bd10      	pop	{r4, pc}
  40781e:	bf00      	nop

00407820 <__swrite>:
  407820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407824:	4616      	mov	r6, r2
  407826:	898a      	ldrh	r2, [r1, #12]
  407828:	461d      	mov	r5, r3
  40782a:	05d3      	lsls	r3, r2, #23
  40782c:	460c      	mov	r4, r1
  40782e:	4607      	mov	r7, r0
  407830:	d506      	bpl.n	407840 <__swrite+0x20>
  407832:	2200      	movs	r2, #0
  407834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407838:	2302      	movs	r3, #2
  40783a:	f000 f98d 	bl	407b58 <_lseek_r>
  40783e:	89a2      	ldrh	r2, [r4, #12]
  407840:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407844:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407848:	81a2      	strh	r2, [r4, #12]
  40784a:	4638      	mov	r0, r7
  40784c:	4632      	mov	r2, r6
  40784e:	462b      	mov	r3, r5
  407850:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407854:	f000 b8a0 	b.w	407998 <_write_r>

00407858 <__sseek>:
  407858:	b510      	push	{r4, lr}
  40785a:	460c      	mov	r4, r1
  40785c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407860:	f000 f97a 	bl	407b58 <_lseek_r>
  407864:	89a3      	ldrh	r3, [r4, #12]
  407866:	1c42      	adds	r2, r0, #1
  407868:	bf0e      	itee	eq
  40786a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40786e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407872:	6520      	strne	r0, [r4, #80]	; 0x50
  407874:	81a3      	strh	r3, [r4, #12]
  407876:	bd10      	pop	{r4, pc}

00407878 <__sclose>:
  407878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40787c:	f000 b8f2 	b.w	407a64 <_close_r>

00407880 <__swbuf_r>:
  407880:	b570      	push	{r4, r5, r6, lr}
  407882:	460d      	mov	r5, r1
  407884:	4614      	mov	r4, r2
  407886:	4606      	mov	r6, r0
  407888:	b110      	cbz	r0, 407890 <__swbuf_r+0x10>
  40788a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40788c:	2b00      	cmp	r3, #0
  40788e:	d048      	beq.n	407922 <__swbuf_r+0xa2>
  407890:	89a2      	ldrh	r2, [r4, #12]
  407892:	69a3      	ldr	r3, [r4, #24]
  407894:	60a3      	str	r3, [r4, #8]
  407896:	b291      	uxth	r1, r2
  407898:	0708      	lsls	r0, r1, #28
  40789a:	d538      	bpl.n	40790e <__swbuf_r+0x8e>
  40789c:	6923      	ldr	r3, [r4, #16]
  40789e:	2b00      	cmp	r3, #0
  4078a0:	d035      	beq.n	40790e <__swbuf_r+0x8e>
  4078a2:	0489      	lsls	r1, r1, #18
  4078a4:	b2ed      	uxtb	r5, r5
  4078a6:	d515      	bpl.n	4078d4 <__swbuf_r+0x54>
  4078a8:	6822      	ldr	r2, [r4, #0]
  4078aa:	6961      	ldr	r1, [r4, #20]
  4078ac:	1ad3      	subs	r3, r2, r3
  4078ae:	428b      	cmp	r3, r1
  4078b0:	da1c      	bge.n	4078ec <__swbuf_r+0x6c>
  4078b2:	3301      	adds	r3, #1
  4078b4:	68a1      	ldr	r1, [r4, #8]
  4078b6:	1c50      	adds	r0, r2, #1
  4078b8:	3901      	subs	r1, #1
  4078ba:	60a1      	str	r1, [r4, #8]
  4078bc:	6020      	str	r0, [r4, #0]
  4078be:	7015      	strb	r5, [r2, #0]
  4078c0:	6962      	ldr	r2, [r4, #20]
  4078c2:	429a      	cmp	r2, r3
  4078c4:	d01a      	beq.n	4078fc <__swbuf_r+0x7c>
  4078c6:	89a3      	ldrh	r3, [r4, #12]
  4078c8:	07db      	lsls	r3, r3, #31
  4078ca:	d501      	bpl.n	4078d0 <__swbuf_r+0x50>
  4078cc:	2d0a      	cmp	r5, #10
  4078ce:	d015      	beq.n	4078fc <__swbuf_r+0x7c>
  4078d0:	4628      	mov	r0, r5
  4078d2:	bd70      	pop	{r4, r5, r6, pc}
  4078d4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4078d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4078da:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4078de:	81a2      	strh	r2, [r4, #12]
  4078e0:	6822      	ldr	r2, [r4, #0]
  4078e2:	6661      	str	r1, [r4, #100]	; 0x64
  4078e4:	6961      	ldr	r1, [r4, #20]
  4078e6:	1ad3      	subs	r3, r2, r3
  4078e8:	428b      	cmp	r3, r1
  4078ea:	dbe2      	blt.n	4078b2 <__swbuf_r+0x32>
  4078ec:	4630      	mov	r0, r6
  4078ee:	4621      	mov	r1, r4
  4078f0:	f7ff f86c 	bl	4069cc <_fflush_r>
  4078f4:	b940      	cbnz	r0, 407908 <__swbuf_r+0x88>
  4078f6:	6822      	ldr	r2, [r4, #0]
  4078f8:	2301      	movs	r3, #1
  4078fa:	e7db      	b.n	4078b4 <__swbuf_r+0x34>
  4078fc:	4630      	mov	r0, r6
  4078fe:	4621      	mov	r1, r4
  407900:	f7ff f864 	bl	4069cc <_fflush_r>
  407904:	2800      	cmp	r0, #0
  407906:	d0e3      	beq.n	4078d0 <__swbuf_r+0x50>
  407908:	f04f 30ff 	mov.w	r0, #4294967295
  40790c:	bd70      	pop	{r4, r5, r6, pc}
  40790e:	4630      	mov	r0, r6
  407910:	4621      	mov	r1, r4
  407912:	f7fe ff3f 	bl	406794 <__swsetup_r>
  407916:	2800      	cmp	r0, #0
  407918:	d1f6      	bne.n	407908 <__swbuf_r+0x88>
  40791a:	89a2      	ldrh	r2, [r4, #12]
  40791c:	6923      	ldr	r3, [r4, #16]
  40791e:	b291      	uxth	r1, r2
  407920:	e7bf      	b.n	4078a2 <__swbuf_r+0x22>
  407922:	f7ff f8e7 	bl	406af4 <__sinit>
  407926:	e7b3      	b.n	407890 <__swbuf_r+0x10>

00407928 <_wcrtomb_r>:
  407928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40792c:	4605      	mov	r5, r0
  40792e:	b086      	sub	sp, #24
  407930:	461e      	mov	r6, r3
  407932:	460c      	mov	r4, r1
  407934:	b1a1      	cbz	r1, 407960 <_wcrtomb_r+0x38>
  407936:	4b10      	ldr	r3, [pc, #64]	; (407978 <_wcrtomb_r+0x50>)
  407938:	4617      	mov	r7, r2
  40793a:	f8d3 8000 	ldr.w	r8, [r3]
  40793e:	f7ff fc3f 	bl	4071c0 <__locale_charset>
  407942:	9600      	str	r6, [sp, #0]
  407944:	4603      	mov	r3, r0
  407946:	4621      	mov	r1, r4
  407948:	463a      	mov	r2, r7
  40794a:	4628      	mov	r0, r5
  40794c:	47c0      	blx	r8
  40794e:	1c43      	adds	r3, r0, #1
  407950:	d103      	bne.n	40795a <_wcrtomb_r+0x32>
  407952:	2200      	movs	r2, #0
  407954:	238a      	movs	r3, #138	; 0x8a
  407956:	6032      	str	r2, [r6, #0]
  407958:	602b      	str	r3, [r5, #0]
  40795a:	b006      	add	sp, #24
  40795c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407960:	4b05      	ldr	r3, [pc, #20]	; (407978 <_wcrtomb_r+0x50>)
  407962:	681f      	ldr	r7, [r3, #0]
  407964:	f7ff fc2c 	bl	4071c0 <__locale_charset>
  407968:	9600      	str	r6, [sp, #0]
  40796a:	4603      	mov	r3, r0
  40796c:	4622      	mov	r2, r4
  40796e:	4628      	mov	r0, r5
  407970:	a903      	add	r1, sp, #12
  407972:	47b8      	blx	r7
  407974:	e7eb      	b.n	40794e <_wcrtomb_r+0x26>
  407976:	bf00      	nop
  407978:	20000890 	.word	0x20000890

0040797c <__ascii_wctomb>:
  40797c:	b121      	cbz	r1, 407988 <__ascii_wctomb+0xc>
  40797e:	2aff      	cmp	r2, #255	; 0xff
  407980:	d804      	bhi.n	40798c <__ascii_wctomb+0x10>
  407982:	700a      	strb	r2, [r1, #0]
  407984:	2001      	movs	r0, #1
  407986:	4770      	bx	lr
  407988:	4608      	mov	r0, r1
  40798a:	4770      	bx	lr
  40798c:	238a      	movs	r3, #138	; 0x8a
  40798e:	6003      	str	r3, [r0, #0]
  407990:	f04f 30ff 	mov.w	r0, #4294967295
  407994:	4770      	bx	lr
  407996:	bf00      	nop

00407998 <_write_r>:
  407998:	b570      	push	{r4, r5, r6, lr}
  40799a:	4c08      	ldr	r4, [pc, #32]	; (4079bc <_write_r+0x24>)
  40799c:	4606      	mov	r6, r0
  40799e:	2500      	movs	r5, #0
  4079a0:	4608      	mov	r0, r1
  4079a2:	4611      	mov	r1, r2
  4079a4:	461a      	mov	r2, r3
  4079a6:	6025      	str	r5, [r4, #0]
  4079a8:	f7f9 f99e 	bl	400ce8 <_write>
  4079ac:	1c43      	adds	r3, r0, #1
  4079ae:	d000      	beq.n	4079b2 <_write_r+0x1a>
  4079b0:	bd70      	pop	{r4, r5, r6, pc}
  4079b2:	6823      	ldr	r3, [r4, #0]
  4079b4:	2b00      	cmp	r3, #0
  4079b6:	d0fb      	beq.n	4079b0 <_write_r+0x18>
  4079b8:	6033      	str	r3, [r6, #0]
  4079ba:	bd70      	pop	{r4, r5, r6, pc}
  4079bc:	2001da68 	.word	0x2001da68

004079c0 <__register_exitproc>:
  4079c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4079c4:	4c25      	ldr	r4, [pc, #148]	; (407a5c <__register_exitproc+0x9c>)
  4079c6:	6825      	ldr	r5, [r4, #0]
  4079c8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4079cc:	4606      	mov	r6, r0
  4079ce:	4688      	mov	r8, r1
  4079d0:	4692      	mov	sl, r2
  4079d2:	4699      	mov	r9, r3
  4079d4:	b3cc      	cbz	r4, 407a4a <__register_exitproc+0x8a>
  4079d6:	6860      	ldr	r0, [r4, #4]
  4079d8:	281f      	cmp	r0, #31
  4079da:	dc18      	bgt.n	407a0e <__register_exitproc+0x4e>
  4079dc:	1c43      	adds	r3, r0, #1
  4079de:	b17e      	cbz	r6, 407a00 <__register_exitproc+0x40>
  4079e0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4079e4:	2101      	movs	r1, #1
  4079e6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4079ea:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4079ee:	fa01 f200 	lsl.w	r2, r1, r0
  4079f2:	4317      	orrs	r7, r2
  4079f4:	2e02      	cmp	r6, #2
  4079f6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4079fa:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4079fe:	d01e      	beq.n	407a3e <__register_exitproc+0x7e>
  407a00:	3002      	adds	r0, #2
  407a02:	6063      	str	r3, [r4, #4]
  407a04:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407a08:	2000      	movs	r0, #0
  407a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407a0e:	4b14      	ldr	r3, [pc, #80]	; (407a60 <__register_exitproc+0xa0>)
  407a10:	b303      	cbz	r3, 407a54 <__register_exitproc+0x94>
  407a12:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407a16:	f7fd fb57 	bl	4050c8 <malloc>
  407a1a:	4604      	mov	r4, r0
  407a1c:	b1d0      	cbz	r0, 407a54 <__register_exitproc+0x94>
  407a1e:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407a22:	2700      	movs	r7, #0
  407a24:	e880 0088 	stmia.w	r0, {r3, r7}
  407a28:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407a2c:	4638      	mov	r0, r7
  407a2e:	2301      	movs	r3, #1
  407a30:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407a34:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  407a38:	2e00      	cmp	r6, #0
  407a3a:	d0e1      	beq.n	407a00 <__register_exitproc+0x40>
  407a3c:	e7d0      	b.n	4079e0 <__register_exitproc+0x20>
  407a3e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407a42:	430a      	orrs	r2, r1
  407a44:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407a48:	e7da      	b.n	407a00 <__register_exitproc+0x40>
  407a4a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  407a4e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407a52:	e7c0      	b.n	4079d6 <__register_exitproc+0x16>
  407a54:	f04f 30ff 	mov.w	r0, #4294967295
  407a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407a5c:	00408958 	.word	0x00408958
  407a60:	004050c9 	.word	0x004050c9

00407a64 <_close_r>:
  407a64:	b538      	push	{r3, r4, r5, lr}
  407a66:	4c07      	ldr	r4, [pc, #28]	; (407a84 <_close_r+0x20>)
  407a68:	2300      	movs	r3, #0
  407a6a:	4605      	mov	r5, r0
  407a6c:	4608      	mov	r0, r1
  407a6e:	6023      	str	r3, [r4, #0]
  407a70:	f7f9 ff1e 	bl	4018b0 <_close>
  407a74:	1c43      	adds	r3, r0, #1
  407a76:	d000      	beq.n	407a7a <_close_r+0x16>
  407a78:	bd38      	pop	{r3, r4, r5, pc}
  407a7a:	6823      	ldr	r3, [r4, #0]
  407a7c:	2b00      	cmp	r3, #0
  407a7e:	d0fb      	beq.n	407a78 <_close_r+0x14>
  407a80:	602b      	str	r3, [r5, #0]
  407a82:	bd38      	pop	{r3, r4, r5, pc}
  407a84:	2001da68 	.word	0x2001da68

00407a88 <_fclose_r>:
  407a88:	2900      	cmp	r1, #0
  407a8a:	d03d      	beq.n	407b08 <_fclose_r+0x80>
  407a8c:	b570      	push	{r4, r5, r6, lr}
  407a8e:	4605      	mov	r5, r0
  407a90:	460c      	mov	r4, r1
  407a92:	b108      	cbz	r0, 407a98 <_fclose_r+0x10>
  407a94:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407a96:	b37b      	cbz	r3, 407af8 <_fclose_r+0x70>
  407a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407a9c:	b90b      	cbnz	r3, 407aa2 <_fclose_r+0x1a>
  407a9e:	2000      	movs	r0, #0
  407aa0:	bd70      	pop	{r4, r5, r6, pc}
  407aa2:	4628      	mov	r0, r5
  407aa4:	4621      	mov	r1, r4
  407aa6:	f7fe fee7 	bl	406878 <__sflush_r>
  407aaa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407aac:	4606      	mov	r6, r0
  407aae:	b133      	cbz	r3, 407abe <_fclose_r+0x36>
  407ab0:	4628      	mov	r0, r5
  407ab2:	69e1      	ldr	r1, [r4, #28]
  407ab4:	4798      	blx	r3
  407ab6:	2800      	cmp	r0, #0
  407ab8:	bfb8      	it	lt
  407aba:	f04f 36ff 	movlt.w	r6, #4294967295
  407abe:	89a3      	ldrh	r3, [r4, #12]
  407ac0:	061b      	lsls	r3, r3, #24
  407ac2:	d41c      	bmi.n	407afe <_fclose_r+0x76>
  407ac4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407ac6:	b141      	cbz	r1, 407ada <_fclose_r+0x52>
  407ac8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407acc:	4299      	cmp	r1, r3
  407ace:	d002      	beq.n	407ad6 <_fclose_r+0x4e>
  407ad0:	4628      	mov	r0, r5
  407ad2:	f7ff f8e7 	bl	406ca4 <_free_r>
  407ad6:	2300      	movs	r3, #0
  407ad8:	6323      	str	r3, [r4, #48]	; 0x30
  407ada:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407adc:	b121      	cbz	r1, 407ae8 <_fclose_r+0x60>
  407ade:	4628      	mov	r0, r5
  407ae0:	f7ff f8e0 	bl	406ca4 <_free_r>
  407ae4:	2300      	movs	r3, #0
  407ae6:	6463      	str	r3, [r4, #68]	; 0x44
  407ae8:	f7ff f80a 	bl	406b00 <__sfp_lock_acquire>
  407aec:	2300      	movs	r3, #0
  407aee:	81a3      	strh	r3, [r4, #12]
  407af0:	f7ff f808 	bl	406b04 <__sfp_lock_release>
  407af4:	4630      	mov	r0, r6
  407af6:	bd70      	pop	{r4, r5, r6, pc}
  407af8:	f7fe fffc 	bl	406af4 <__sinit>
  407afc:	e7cc      	b.n	407a98 <_fclose_r+0x10>
  407afe:	4628      	mov	r0, r5
  407b00:	6921      	ldr	r1, [r4, #16]
  407b02:	f7ff f8cf 	bl	406ca4 <_free_r>
  407b06:	e7dd      	b.n	407ac4 <_fclose_r+0x3c>
  407b08:	2000      	movs	r0, #0
  407b0a:	4770      	bx	lr

00407b0c <_fstat_r>:
  407b0c:	b538      	push	{r3, r4, r5, lr}
  407b0e:	4c08      	ldr	r4, [pc, #32]	; (407b30 <_fstat_r+0x24>)
  407b10:	2300      	movs	r3, #0
  407b12:	4605      	mov	r5, r0
  407b14:	4608      	mov	r0, r1
  407b16:	4611      	mov	r1, r2
  407b18:	6023      	str	r3, [r4, #0]
  407b1a:	f7f9 fecd 	bl	4018b8 <_fstat>
  407b1e:	1c43      	adds	r3, r0, #1
  407b20:	d000      	beq.n	407b24 <_fstat_r+0x18>
  407b22:	bd38      	pop	{r3, r4, r5, pc}
  407b24:	6823      	ldr	r3, [r4, #0]
  407b26:	2b00      	cmp	r3, #0
  407b28:	d0fb      	beq.n	407b22 <_fstat_r+0x16>
  407b2a:	602b      	str	r3, [r5, #0]
  407b2c:	bd38      	pop	{r3, r4, r5, pc}
  407b2e:	bf00      	nop
  407b30:	2001da68 	.word	0x2001da68

00407b34 <_isatty_r>:
  407b34:	b538      	push	{r3, r4, r5, lr}
  407b36:	4c07      	ldr	r4, [pc, #28]	; (407b54 <_isatty_r+0x20>)
  407b38:	2300      	movs	r3, #0
  407b3a:	4605      	mov	r5, r0
  407b3c:	4608      	mov	r0, r1
  407b3e:	6023      	str	r3, [r4, #0]
  407b40:	f7f9 fec0 	bl	4018c4 <_isatty>
  407b44:	1c43      	adds	r3, r0, #1
  407b46:	d000      	beq.n	407b4a <_isatty_r+0x16>
  407b48:	bd38      	pop	{r3, r4, r5, pc}
  407b4a:	6823      	ldr	r3, [r4, #0]
  407b4c:	2b00      	cmp	r3, #0
  407b4e:	d0fb      	beq.n	407b48 <_isatty_r+0x14>
  407b50:	602b      	str	r3, [r5, #0]
  407b52:	bd38      	pop	{r3, r4, r5, pc}
  407b54:	2001da68 	.word	0x2001da68

00407b58 <_lseek_r>:
  407b58:	b570      	push	{r4, r5, r6, lr}
  407b5a:	4c08      	ldr	r4, [pc, #32]	; (407b7c <_lseek_r+0x24>)
  407b5c:	4606      	mov	r6, r0
  407b5e:	2500      	movs	r5, #0
  407b60:	4608      	mov	r0, r1
  407b62:	4611      	mov	r1, r2
  407b64:	461a      	mov	r2, r3
  407b66:	6025      	str	r5, [r4, #0]
  407b68:	f7f9 feae 	bl	4018c8 <_lseek>
  407b6c:	1c43      	adds	r3, r0, #1
  407b6e:	d000      	beq.n	407b72 <_lseek_r+0x1a>
  407b70:	bd70      	pop	{r4, r5, r6, pc}
  407b72:	6823      	ldr	r3, [r4, #0]
  407b74:	2b00      	cmp	r3, #0
  407b76:	d0fb      	beq.n	407b70 <_lseek_r+0x18>
  407b78:	6033      	str	r3, [r6, #0]
  407b7a:	bd70      	pop	{r4, r5, r6, pc}
  407b7c:	2001da68 	.word	0x2001da68

00407b80 <_read_r>:
  407b80:	b570      	push	{r4, r5, r6, lr}
  407b82:	4c08      	ldr	r4, [pc, #32]	; (407ba4 <_read_r+0x24>)
  407b84:	4606      	mov	r6, r0
  407b86:	2500      	movs	r5, #0
  407b88:	4608      	mov	r0, r1
  407b8a:	4611      	mov	r1, r2
  407b8c:	461a      	mov	r2, r3
  407b8e:	6025      	str	r5, [r4, #0]
  407b90:	f7f9 f88c 	bl	400cac <_read>
  407b94:	1c43      	adds	r3, r0, #1
  407b96:	d000      	beq.n	407b9a <_read_r+0x1a>
  407b98:	bd70      	pop	{r4, r5, r6, pc}
  407b9a:	6823      	ldr	r3, [r4, #0]
  407b9c:	2b00      	cmp	r3, #0
  407b9e:	d0fb      	beq.n	407b98 <_read_r+0x18>
  407ba0:	6033      	str	r3, [r6, #0]
  407ba2:	bd70      	pop	{r4, r5, r6, pc}
  407ba4:	2001da68 	.word	0x2001da68

00407ba8 <__aeabi_uldivmod>:
  407ba8:	b953      	cbnz	r3, 407bc0 <__aeabi_uldivmod+0x18>
  407baa:	b94a      	cbnz	r2, 407bc0 <__aeabi_uldivmod+0x18>
  407bac:	2900      	cmp	r1, #0
  407bae:	bf08      	it	eq
  407bb0:	2800      	cmpeq	r0, #0
  407bb2:	bf1c      	itt	ne
  407bb4:	f04f 31ff 	movne.w	r1, #4294967295
  407bb8:	f04f 30ff 	movne.w	r0, #4294967295
  407bbc:	f000 b83c 	b.w	407c38 <__aeabi_idiv0>
  407bc0:	b082      	sub	sp, #8
  407bc2:	46ec      	mov	ip, sp
  407bc4:	e92d 5000 	stmdb	sp!, {ip, lr}
  407bc8:	f000 f81e 	bl	407c08 <__gnu_uldivmod_helper>
  407bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
  407bd0:	b002      	add	sp, #8
  407bd2:	bc0c      	pop	{r2, r3}
  407bd4:	4770      	bx	lr
  407bd6:	bf00      	nop

00407bd8 <__gnu_ldivmod_helper>:
  407bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407bdc:	9c06      	ldr	r4, [sp, #24]
  407bde:	4615      	mov	r5, r2
  407be0:	4606      	mov	r6, r0
  407be2:	460f      	mov	r7, r1
  407be4:	4698      	mov	r8, r3
  407be6:	f000 f829 	bl	407c3c <__divdi3>
  407bea:	fb05 f301 	mul.w	r3, r5, r1
  407bee:	fb00 3808 	mla	r8, r0, r8, r3
  407bf2:	fba5 2300 	umull	r2, r3, r5, r0
  407bf6:	1ab2      	subs	r2, r6, r2
  407bf8:	4443      	add	r3, r8
  407bfa:	eb67 0303 	sbc.w	r3, r7, r3
  407bfe:	e9c4 2300 	strd	r2, r3, [r4]
  407c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c06:	bf00      	nop

00407c08 <__gnu_uldivmod_helper>:
  407c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c0c:	9c06      	ldr	r4, [sp, #24]
  407c0e:	4690      	mov	r8, r2
  407c10:	4606      	mov	r6, r0
  407c12:	460f      	mov	r7, r1
  407c14:	461d      	mov	r5, r3
  407c16:	f000 f95f 	bl	407ed8 <__udivdi3>
  407c1a:	fb00 f505 	mul.w	r5, r0, r5
  407c1e:	fba0 2308 	umull	r2, r3, r0, r8
  407c22:	fb08 5501 	mla	r5, r8, r1, r5
  407c26:	1ab2      	subs	r2, r6, r2
  407c28:	442b      	add	r3, r5
  407c2a:	eb67 0303 	sbc.w	r3, r7, r3
  407c2e:	e9c4 2300 	strd	r2, r3, [r4]
  407c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c36:	bf00      	nop

00407c38 <__aeabi_idiv0>:
  407c38:	4770      	bx	lr
  407c3a:	bf00      	nop

00407c3c <__divdi3>:
  407c3c:	2900      	cmp	r1, #0
  407c3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407c42:	f2c0 80a6 	blt.w	407d92 <__divdi3+0x156>
  407c46:	2600      	movs	r6, #0
  407c48:	2b00      	cmp	r3, #0
  407c4a:	f2c0 809c 	blt.w	407d86 <__divdi3+0x14a>
  407c4e:	4688      	mov	r8, r1
  407c50:	4694      	mov	ip, r2
  407c52:	469e      	mov	lr, r3
  407c54:	4615      	mov	r5, r2
  407c56:	4604      	mov	r4, r0
  407c58:	460f      	mov	r7, r1
  407c5a:	2b00      	cmp	r3, #0
  407c5c:	d13d      	bne.n	407cda <__divdi3+0x9e>
  407c5e:	428a      	cmp	r2, r1
  407c60:	d959      	bls.n	407d16 <__divdi3+0xda>
  407c62:	fab2 f382 	clz	r3, r2
  407c66:	b13b      	cbz	r3, 407c78 <__divdi3+0x3c>
  407c68:	f1c3 0220 	rsb	r2, r3, #32
  407c6c:	409f      	lsls	r7, r3
  407c6e:	fa20 f202 	lsr.w	r2, r0, r2
  407c72:	409d      	lsls	r5, r3
  407c74:	4317      	orrs	r7, r2
  407c76:	409c      	lsls	r4, r3
  407c78:	0c29      	lsrs	r1, r5, #16
  407c7a:	0c22      	lsrs	r2, r4, #16
  407c7c:	fbb7 fef1 	udiv	lr, r7, r1
  407c80:	b2a8      	uxth	r0, r5
  407c82:	fb01 771e 	mls	r7, r1, lr, r7
  407c86:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  407c8a:	fb00 f30e 	mul.w	r3, r0, lr
  407c8e:	42bb      	cmp	r3, r7
  407c90:	d90a      	bls.n	407ca8 <__divdi3+0x6c>
  407c92:	197f      	adds	r7, r7, r5
  407c94:	f10e 32ff 	add.w	r2, lr, #4294967295
  407c98:	f080 8105 	bcs.w	407ea6 <__divdi3+0x26a>
  407c9c:	42bb      	cmp	r3, r7
  407c9e:	f240 8102 	bls.w	407ea6 <__divdi3+0x26a>
  407ca2:	f1ae 0e02 	sub.w	lr, lr, #2
  407ca6:	442f      	add	r7, r5
  407ca8:	1aff      	subs	r7, r7, r3
  407caa:	b2a4      	uxth	r4, r4
  407cac:	fbb7 f3f1 	udiv	r3, r7, r1
  407cb0:	fb01 7713 	mls	r7, r1, r3, r7
  407cb4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407cb8:	fb00 f003 	mul.w	r0, r0, r3
  407cbc:	42b8      	cmp	r0, r7
  407cbe:	d908      	bls.n	407cd2 <__divdi3+0x96>
  407cc0:	197f      	adds	r7, r7, r5
  407cc2:	f103 32ff 	add.w	r2, r3, #4294967295
  407cc6:	f080 80f0 	bcs.w	407eaa <__divdi3+0x26e>
  407cca:	42b8      	cmp	r0, r7
  407ccc:	f240 80ed 	bls.w	407eaa <__divdi3+0x26e>
  407cd0:	3b02      	subs	r3, #2
  407cd2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  407cd6:	2200      	movs	r2, #0
  407cd8:	e003      	b.n	407ce2 <__divdi3+0xa6>
  407cda:	428b      	cmp	r3, r1
  407cdc:	d90f      	bls.n	407cfe <__divdi3+0xc2>
  407cde:	2200      	movs	r2, #0
  407ce0:	4613      	mov	r3, r2
  407ce2:	1c34      	adds	r4, r6, #0
  407ce4:	bf18      	it	ne
  407ce6:	2401      	movne	r4, #1
  407ce8:	4260      	negs	r0, r4
  407cea:	f04f 0500 	mov.w	r5, #0
  407cee:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  407cf2:	4058      	eors	r0, r3
  407cf4:	4051      	eors	r1, r2
  407cf6:	1900      	adds	r0, r0, r4
  407cf8:	4169      	adcs	r1, r5
  407cfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407cfe:	fab3 f283 	clz	r2, r3
  407d02:	2a00      	cmp	r2, #0
  407d04:	f040 8086 	bne.w	407e14 <__divdi3+0x1d8>
  407d08:	428b      	cmp	r3, r1
  407d0a:	d302      	bcc.n	407d12 <__divdi3+0xd6>
  407d0c:	4584      	cmp	ip, r0
  407d0e:	f200 80db 	bhi.w	407ec8 <__divdi3+0x28c>
  407d12:	2301      	movs	r3, #1
  407d14:	e7e5      	b.n	407ce2 <__divdi3+0xa6>
  407d16:	b912      	cbnz	r2, 407d1e <__divdi3+0xe2>
  407d18:	2301      	movs	r3, #1
  407d1a:	fbb3 f5f2 	udiv	r5, r3, r2
  407d1e:	fab5 f085 	clz	r0, r5
  407d22:	2800      	cmp	r0, #0
  407d24:	d13b      	bne.n	407d9e <__divdi3+0x162>
  407d26:	1b78      	subs	r0, r7, r5
  407d28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407d2c:	fa1f fc85 	uxth.w	ip, r5
  407d30:	2201      	movs	r2, #1
  407d32:	fbb0 f8fe 	udiv	r8, r0, lr
  407d36:	0c21      	lsrs	r1, r4, #16
  407d38:	fb0e 0718 	mls	r7, lr, r8, r0
  407d3c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407d40:	fb0c f308 	mul.w	r3, ip, r8
  407d44:	42bb      	cmp	r3, r7
  407d46:	d907      	bls.n	407d58 <__divdi3+0x11c>
  407d48:	197f      	adds	r7, r7, r5
  407d4a:	f108 31ff 	add.w	r1, r8, #4294967295
  407d4e:	d202      	bcs.n	407d56 <__divdi3+0x11a>
  407d50:	42bb      	cmp	r3, r7
  407d52:	f200 80bd 	bhi.w	407ed0 <__divdi3+0x294>
  407d56:	4688      	mov	r8, r1
  407d58:	1aff      	subs	r7, r7, r3
  407d5a:	b2a4      	uxth	r4, r4
  407d5c:	fbb7 f3fe 	udiv	r3, r7, lr
  407d60:	fb0e 7713 	mls	r7, lr, r3, r7
  407d64:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407d68:	fb0c fc03 	mul.w	ip, ip, r3
  407d6c:	45bc      	cmp	ip, r7
  407d6e:	d907      	bls.n	407d80 <__divdi3+0x144>
  407d70:	197f      	adds	r7, r7, r5
  407d72:	f103 31ff 	add.w	r1, r3, #4294967295
  407d76:	d202      	bcs.n	407d7e <__divdi3+0x142>
  407d78:	45bc      	cmp	ip, r7
  407d7a:	f200 80a7 	bhi.w	407ecc <__divdi3+0x290>
  407d7e:	460b      	mov	r3, r1
  407d80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407d84:	e7ad      	b.n	407ce2 <__divdi3+0xa6>
  407d86:	4252      	negs	r2, r2
  407d88:	ea6f 0606 	mvn.w	r6, r6
  407d8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407d90:	e75d      	b.n	407c4e <__divdi3+0x12>
  407d92:	4240      	negs	r0, r0
  407d94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d98:	f04f 36ff 	mov.w	r6, #4294967295
  407d9c:	e754      	b.n	407c48 <__divdi3+0xc>
  407d9e:	f1c0 0220 	rsb	r2, r0, #32
  407da2:	fa24 f102 	lsr.w	r1, r4, r2
  407da6:	fa07 f300 	lsl.w	r3, r7, r0
  407daa:	4085      	lsls	r5, r0
  407dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407db0:	40d7      	lsrs	r7, r2
  407db2:	4319      	orrs	r1, r3
  407db4:	fbb7 f2fe 	udiv	r2, r7, lr
  407db8:	0c0b      	lsrs	r3, r1, #16
  407dba:	fb0e 7712 	mls	r7, lr, r2, r7
  407dbe:	fa1f fc85 	uxth.w	ip, r5
  407dc2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  407dc6:	fb0c f702 	mul.w	r7, ip, r2
  407dca:	429f      	cmp	r7, r3
  407dcc:	fa04 f400 	lsl.w	r4, r4, r0
  407dd0:	d907      	bls.n	407de2 <__divdi3+0x1a6>
  407dd2:	195b      	adds	r3, r3, r5
  407dd4:	f102 30ff 	add.w	r0, r2, #4294967295
  407dd8:	d274      	bcs.n	407ec4 <__divdi3+0x288>
  407dda:	429f      	cmp	r7, r3
  407ddc:	d972      	bls.n	407ec4 <__divdi3+0x288>
  407dde:	3a02      	subs	r2, #2
  407de0:	442b      	add	r3, r5
  407de2:	1bdf      	subs	r7, r3, r7
  407de4:	b289      	uxth	r1, r1
  407de6:	fbb7 f8fe 	udiv	r8, r7, lr
  407dea:	fb0e 7318 	mls	r3, lr, r8, r7
  407dee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407df2:	fb0c f708 	mul.w	r7, ip, r8
  407df6:	429f      	cmp	r7, r3
  407df8:	d908      	bls.n	407e0c <__divdi3+0x1d0>
  407dfa:	195b      	adds	r3, r3, r5
  407dfc:	f108 31ff 	add.w	r1, r8, #4294967295
  407e00:	d25c      	bcs.n	407ebc <__divdi3+0x280>
  407e02:	429f      	cmp	r7, r3
  407e04:	d95a      	bls.n	407ebc <__divdi3+0x280>
  407e06:	f1a8 0802 	sub.w	r8, r8, #2
  407e0a:	442b      	add	r3, r5
  407e0c:	1bd8      	subs	r0, r3, r7
  407e0e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  407e12:	e78e      	b.n	407d32 <__divdi3+0xf6>
  407e14:	f1c2 0320 	rsb	r3, r2, #32
  407e18:	fa2c f103 	lsr.w	r1, ip, r3
  407e1c:	fa0e fe02 	lsl.w	lr, lr, r2
  407e20:	fa20 f703 	lsr.w	r7, r0, r3
  407e24:	ea41 0e0e 	orr.w	lr, r1, lr
  407e28:	fa08 f002 	lsl.w	r0, r8, r2
  407e2c:	fa28 f103 	lsr.w	r1, r8, r3
  407e30:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407e34:	4338      	orrs	r0, r7
  407e36:	fbb1 f8f5 	udiv	r8, r1, r5
  407e3a:	0c03      	lsrs	r3, r0, #16
  407e3c:	fb05 1118 	mls	r1, r5, r8, r1
  407e40:	fa1f f78e 	uxth.w	r7, lr
  407e44:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407e48:	fb07 f308 	mul.w	r3, r7, r8
  407e4c:	428b      	cmp	r3, r1
  407e4e:	fa0c fc02 	lsl.w	ip, ip, r2
  407e52:	d909      	bls.n	407e68 <__divdi3+0x22c>
  407e54:	eb11 010e 	adds.w	r1, r1, lr
  407e58:	f108 39ff 	add.w	r9, r8, #4294967295
  407e5c:	d230      	bcs.n	407ec0 <__divdi3+0x284>
  407e5e:	428b      	cmp	r3, r1
  407e60:	d92e      	bls.n	407ec0 <__divdi3+0x284>
  407e62:	f1a8 0802 	sub.w	r8, r8, #2
  407e66:	4471      	add	r1, lr
  407e68:	1ac9      	subs	r1, r1, r3
  407e6a:	b280      	uxth	r0, r0
  407e6c:	fbb1 f3f5 	udiv	r3, r1, r5
  407e70:	fb05 1113 	mls	r1, r5, r3, r1
  407e74:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407e78:	fb07 f703 	mul.w	r7, r7, r3
  407e7c:	428f      	cmp	r7, r1
  407e7e:	d908      	bls.n	407e92 <__divdi3+0x256>
  407e80:	eb11 010e 	adds.w	r1, r1, lr
  407e84:	f103 30ff 	add.w	r0, r3, #4294967295
  407e88:	d216      	bcs.n	407eb8 <__divdi3+0x27c>
  407e8a:	428f      	cmp	r7, r1
  407e8c:	d914      	bls.n	407eb8 <__divdi3+0x27c>
  407e8e:	3b02      	subs	r3, #2
  407e90:	4471      	add	r1, lr
  407e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407e96:	1bc9      	subs	r1, r1, r7
  407e98:	fba3 890c 	umull	r8, r9, r3, ip
  407e9c:	4549      	cmp	r1, r9
  407e9e:	d309      	bcc.n	407eb4 <__divdi3+0x278>
  407ea0:	d005      	beq.n	407eae <__divdi3+0x272>
  407ea2:	2200      	movs	r2, #0
  407ea4:	e71d      	b.n	407ce2 <__divdi3+0xa6>
  407ea6:	4696      	mov	lr, r2
  407ea8:	e6fe      	b.n	407ca8 <__divdi3+0x6c>
  407eaa:	4613      	mov	r3, r2
  407eac:	e711      	b.n	407cd2 <__divdi3+0x96>
  407eae:	4094      	lsls	r4, r2
  407eb0:	4544      	cmp	r4, r8
  407eb2:	d2f6      	bcs.n	407ea2 <__divdi3+0x266>
  407eb4:	3b01      	subs	r3, #1
  407eb6:	e7f4      	b.n	407ea2 <__divdi3+0x266>
  407eb8:	4603      	mov	r3, r0
  407eba:	e7ea      	b.n	407e92 <__divdi3+0x256>
  407ebc:	4688      	mov	r8, r1
  407ebe:	e7a5      	b.n	407e0c <__divdi3+0x1d0>
  407ec0:	46c8      	mov	r8, r9
  407ec2:	e7d1      	b.n	407e68 <__divdi3+0x22c>
  407ec4:	4602      	mov	r2, r0
  407ec6:	e78c      	b.n	407de2 <__divdi3+0x1a6>
  407ec8:	4613      	mov	r3, r2
  407eca:	e70a      	b.n	407ce2 <__divdi3+0xa6>
  407ecc:	3b02      	subs	r3, #2
  407ece:	e757      	b.n	407d80 <__divdi3+0x144>
  407ed0:	f1a8 0802 	sub.w	r8, r8, #2
  407ed4:	442f      	add	r7, r5
  407ed6:	e73f      	b.n	407d58 <__divdi3+0x11c>

00407ed8 <__udivdi3>:
  407ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407edc:	2b00      	cmp	r3, #0
  407ede:	d144      	bne.n	407f6a <__udivdi3+0x92>
  407ee0:	428a      	cmp	r2, r1
  407ee2:	4615      	mov	r5, r2
  407ee4:	4604      	mov	r4, r0
  407ee6:	d94f      	bls.n	407f88 <__udivdi3+0xb0>
  407ee8:	fab2 f782 	clz	r7, r2
  407eec:	460e      	mov	r6, r1
  407eee:	b14f      	cbz	r7, 407f04 <__udivdi3+0x2c>
  407ef0:	f1c7 0320 	rsb	r3, r7, #32
  407ef4:	40b9      	lsls	r1, r7
  407ef6:	fa20 f603 	lsr.w	r6, r0, r3
  407efa:	fa02 f507 	lsl.w	r5, r2, r7
  407efe:	430e      	orrs	r6, r1
  407f00:	fa00 f407 	lsl.w	r4, r0, r7
  407f04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407f08:	0c23      	lsrs	r3, r4, #16
  407f0a:	fbb6 f0fe 	udiv	r0, r6, lr
  407f0e:	b2af      	uxth	r7, r5
  407f10:	fb0e 6110 	mls	r1, lr, r0, r6
  407f14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407f18:	fb07 f100 	mul.w	r1, r7, r0
  407f1c:	4299      	cmp	r1, r3
  407f1e:	d909      	bls.n	407f34 <__udivdi3+0x5c>
  407f20:	195b      	adds	r3, r3, r5
  407f22:	f100 32ff 	add.w	r2, r0, #4294967295
  407f26:	f080 80ec 	bcs.w	408102 <__udivdi3+0x22a>
  407f2a:	4299      	cmp	r1, r3
  407f2c:	f240 80e9 	bls.w	408102 <__udivdi3+0x22a>
  407f30:	3802      	subs	r0, #2
  407f32:	442b      	add	r3, r5
  407f34:	1a5a      	subs	r2, r3, r1
  407f36:	b2a4      	uxth	r4, r4
  407f38:	fbb2 f3fe 	udiv	r3, r2, lr
  407f3c:	fb0e 2213 	mls	r2, lr, r3, r2
  407f40:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407f44:	fb07 f703 	mul.w	r7, r7, r3
  407f48:	4297      	cmp	r7, r2
  407f4a:	d908      	bls.n	407f5e <__udivdi3+0x86>
  407f4c:	1952      	adds	r2, r2, r5
  407f4e:	f103 31ff 	add.w	r1, r3, #4294967295
  407f52:	f080 80d8 	bcs.w	408106 <__udivdi3+0x22e>
  407f56:	4297      	cmp	r7, r2
  407f58:	f240 80d5 	bls.w	408106 <__udivdi3+0x22e>
  407f5c:	3b02      	subs	r3, #2
  407f5e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407f62:	2600      	movs	r6, #0
  407f64:	4631      	mov	r1, r6
  407f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f6a:	428b      	cmp	r3, r1
  407f6c:	d847      	bhi.n	407ffe <__udivdi3+0x126>
  407f6e:	fab3 f683 	clz	r6, r3
  407f72:	2e00      	cmp	r6, #0
  407f74:	d148      	bne.n	408008 <__udivdi3+0x130>
  407f76:	428b      	cmp	r3, r1
  407f78:	d302      	bcc.n	407f80 <__udivdi3+0xa8>
  407f7a:	4282      	cmp	r2, r0
  407f7c:	f200 80cd 	bhi.w	40811a <__udivdi3+0x242>
  407f80:	2001      	movs	r0, #1
  407f82:	4631      	mov	r1, r6
  407f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f88:	b912      	cbnz	r2, 407f90 <__udivdi3+0xb8>
  407f8a:	2501      	movs	r5, #1
  407f8c:	fbb5 f5f2 	udiv	r5, r5, r2
  407f90:	fab5 f885 	clz	r8, r5
  407f94:	f1b8 0f00 	cmp.w	r8, #0
  407f98:	d177      	bne.n	40808a <__udivdi3+0x1b2>
  407f9a:	1b4a      	subs	r2, r1, r5
  407f9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407fa0:	b2af      	uxth	r7, r5
  407fa2:	2601      	movs	r6, #1
  407fa4:	fbb2 f0fe 	udiv	r0, r2, lr
  407fa8:	0c23      	lsrs	r3, r4, #16
  407faa:	fb0e 2110 	mls	r1, lr, r0, r2
  407fae:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407fb2:	fb07 f300 	mul.w	r3, r7, r0
  407fb6:	428b      	cmp	r3, r1
  407fb8:	d907      	bls.n	407fca <__udivdi3+0xf2>
  407fba:	1949      	adds	r1, r1, r5
  407fbc:	f100 32ff 	add.w	r2, r0, #4294967295
  407fc0:	d202      	bcs.n	407fc8 <__udivdi3+0xf0>
  407fc2:	428b      	cmp	r3, r1
  407fc4:	f200 80ba 	bhi.w	40813c <__udivdi3+0x264>
  407fc8:	4610      	mov	r0, r2
  407fca:	1ac9      	subs	r1, r1, r3
  407fcc:	b2a4      	uxth	r4, r4
  407fce:	fbb1 f3fe 	udiv	r3, r1, lr
  407fd2:	fb0e 1113 	mls	r1, lr, r3, r1
  407fd6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  407fda:	fb07 f703 	mul.w	r7, r7, r3
  407fde:	42a7      	cmp	r7, r4
  407fe0:	d908      	bls.n	407ff4 <__udivdi3+0x11c>
  407fe2:	1964      	adds	r4, r4, r5
  407fe4:	f103 32ff 	add.w	r2, r3, #4294967295
  407fe8:	f080 808f 	bcs.w	40810a <__udivdi3+0x232>
  407fec:	42a7      	cmp	r7, r4
  407fee:	f240 808c 	bls.w	40810a <__udivdi3+0x232>
  407ff2:	3b02      	subs	r3, #2
  407ff4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407ff8:	4631      	mov	r1, r6
  407ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ffe:	2600      	movs	r6, #0
  408000:	4630      	mov	r0, r6
  408002:	4631      	mov	r1, r6
  408004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408008:	f1c6 0420 	rsb	r4, r6, #32
  40800c:	fa22 f504 	lsr.w	r5, r2, r4
  408010:	40b3      	lsls	r3, r6
  408012:	432b      	orrs	r3, r5
  408014:	fa20 fc04 	lsr.w	ip, r0, r4
  408018:	fa01 f706 	lsl.w	r7, r1, r6
  40801c:	fa21 f504 	lsr.w	r5, r1, r4
  408020:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  408024:	ea4c 0707 	orr.w	r7, ip, r7
  408028:	fbb5 f8fe 	udiv	r8, r5, lr
  40802c:	0c39      	lsrs	r1, r7, #16
  40802e:	fb0e 5518 	mls	r5, lr, r8, r5
  408032:	fa1f fc83 	uxth.w	ip, r3
  408036:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40803a:	fb0c f108 	mul.w	r1, ip, r8
  40803e:	42a9      	cmp	r1, r5
  408040:	fa02 f206 	lsl.w	r2, r2, r6
  408044:	d904      	bls.n	408050 <__udivdi3+0x178>
  408046:	18ed      	adds	r5, r5, r3
  408048:	f108 34ff 	add.w	r4, r8, #4294967295
  40804c:	d367      	bcc.n	40811e <__udivdi3+0x246>
  40804e:	46a0      	mov	r8, r4
  408050:	1a6d      	subs	r5, r5, r1
  408052:	b2bf      	uxth	r7, r7
  408054:	fbb5 f4fe 	udiv	r4, r5, lr
  408058:	fb0e 5514 	mls	r5, lr, r4, r5
  40805c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  408060:	fb0c fc04 	mul.w	ip, ip, r4
  408064:	458c      	cmp	ip, r1
  408066:	d904      	bls.n	408072 <__udivdi3+0x19a>
  408068:	18c9      	adds	r1, r1, r3
  40806a:	f104 35ff 	add.w	r5, r4, #4294967295
  40806e:	d35c      	bcc.n	40812a <__udivdi3+0x252>
  408070:	462c      	mov	r4, r5
  408072:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  408076:	ebcc 0101 	rsb	r1, ip, r1
  40807a:	fba4 2302 	umull	r2, r3, r4, r2
  40807e:	4299      	cmp	r1, r3
  408080:	d348      	bcc.n	408114 <__udivdi3+0x23c>
  408082:	d044      	beq.n	40810e <__udivdi3+0x236>
  408084:	4620      	mov	r0, r4
  408086:	2600      	movs	r6, #0
  408088:	e76c      	b.n	407f64 <__udivdi3+0x8c>
  40808a:	f1c8 0420 	rsb	r4, r8, #32
  40808e:	fa01 f308 	lsl.w	r3, r1, r8
  408092:	fa05 f508 	lsl.w	r5, r5, r8
  408096:	fa20 f704 	lsr.w	r7, r0, r4
  40809a:	40e1      	lsrs	r1, r4
  40809c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4080a0:	431f      	orrs	r7, r3
  4080a2:	fbb1 f6fe 	udiv	r6, r1, lr
  4080a6:	0c3a      	lsrs	r2, r7, #16
  4080a8:	fb0e 1116 	mls	r1, lr, r6, r1
  4080ac:	fa1f fc85 	uxth.w	ip, r5
  4080b0:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  4080b4:	fb0c f206 	mul.w	r2, ip, r6
  4080b8:	429a      	cmp	r2, r3
  4080ba:	fa00 f408 	lsl.w	r4, r0, r8
  4080be:	d907      	bls.n	4080d0 <__udivdi3+0x1f8>
  4080c0:	195b      	adds	r3, r3, r5
  4080c2:	f106 31ff 	add.w	r1, r6, #4294967295
  4080c6:	d237      	bcs.n	408138 <__udivdi3+0x260>
  4080c8:	429a      	cmp	r2, r3
  4080ca:	d935      	bls.n	408138 <__udivdi3+0x260>
  4080cc:	3e02      	subs	r6, #2
  4080ce:	442b      	add	r3, r5
  4080d0:	1a9b      	subs	r3, r3, r2
  4080d2:	b2bf      	uxth	r7, r7
  4080d4:	fbb3 f0fe 	udiv	r0, r3, lr
  4080d8:	fb0e 3310 	mls	r3, lr, r0, r3
  4080dc:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4080e0:	fb0c f100 	mul.w	r1, ip, r0
  4080e4:	4299      	cmp	r1, r3
  4080e6:	d907      	bls.n	4080f8 <__udivdi3+0x220>
  4080e8:	195b      	adds	r3, r3, r5
  4080ea:	f100 32ff 	add.w	r2, r0, #4294967295
  4080ee:	d221      	bcs.n	408134 <__udivdi3+0x25c>
  4080f0:	4299      	cmp	r1, r3
  4080f2:	d91f      	bls.n	408134 <__udivdi3+0x25c>
  4080f4:	3802      	subs	r0, #2
  4080f6:	442b      	add	r3, r5
  4080f8:	1a5a      	subs	r2, r3, r1
  4080fa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4080fe:	4667      	mov	r7, ip
  408100:	e750      	b.n	407fa4 <__udivdi3+0xcc>
  408102:	4610      	mov	r0, r2
  408104:	e716      	b.n	407f34 <__udivdi3+0x5c>
  408106:	460b      	mov	r3, r1
  408108:	e729      	b.n	407f5e <__udivdi3+0x86>
  40810a:	4613      	mov	r3, r2
  40810c:	e772      	b.n	407ff4 <__udivdi3+0x11c>
  40810e:	40b0      	lsls	r0, r6
  408110:	4290      	cmp	r0, r2
  408112:	d2b7      	bcs.n	408084 <__udivdi3+0x1ac>
  408114:	1e60      	subs	r0, r4, #1
  408116:	2600      	movs	r6, #0
  408118:	e724      	b.n	407f64 <__udivdi3+0x8c>
  40811a:	4630      	mov	r0, r6
  40811c:	e722      	b.n	407f64 <__udivdi3+0x8c>
  40811e:	42a9      	cmp	r1, r5
  408120:	d995      	bls.n	40804e <__udivdi3+0x176>
  408122:	f1a8 0802 	sub.w	r8, r8, #2
  408126:	441d      	add	r5, r3
  408128:	e792      	b.n	408050 <__udivdi3+0x178>
  40812a:	458c      	cmp	ip, r1
  40812c:	d9a0      	bls.n	408070 <__udivdi3+0x198>
  40812e:	3c02      	subs	r4, #2
  408130:	4419      	add	r1, r3
  408132:	e79e      	b.n	408072 <__udivdi3+0x19a>
  408134:	4610      	mov	r0, r2
  408136:	e7df      	b.n	4080f8 <__udivdi3+0x220>
  408138:	460e      	mov	r6, r1
  40813a:	e7c9      	b.n	4080d0 <__udivdi3+0x1f8>
  40813c:	3802      	subs	r0, #2
  40813e:	4429      	add	r1, r5
  408140:	e743      	b.n	407fca <__udivdi3+0xf2>
  408142:	bf00      	nop
  408144:	69207469 	.word	0x69207469
  408148:	20612073 	.word	0x20612073
  40814c:	68676968 	.word	0x68676968
  408150:	65707320 	.word	0x65707320
  408154:	64206465 	.word	0x64206465
  408158:	63697665 	.word	0x63697665
  40815c:	000a0d65 	.word	0x000a0d65
  408160:	69207469 	.word	0x69207469
  408164:	20612073 	.word	0x20612073
  408168:	6c6c7566 	.word	0x6c6c7566
  40816c:	65707320 	.word	0x65707320
  408170:	64206465 	.word	0x64206465
  408174:	63697665 	.word	0x63697665
  408178:	000a0d65 	.word	0x000a0d65
  40817c:	69207469 	.word	0x69207469
  408180:	20612073 	.word	0x20612073
  408184:	20776f6c 	.word	0x20776f6c
  408188:	65657073 	.word	0x65657073
  40818c:	65642064 	.word	0x65642064
  408190:	65636976 	.word	0x65636976
  408194:	00000a0d 	.word	0x00000a0d
  408198:	635f6975 	.word	0x635f6975
  40819c:	725f6d6f 	.word	0x725f6d6f
  4081a0:	74735f78 	.word	0x74735f78
  4081a4:	0d747261 	.word	0x0d747261
  4081a8:	0000000a 	.word	0x0000000a
  4081ac:	635f6975 	.word	0x635f6975
  4081b0:	745f6d6f 	.word	0x745f6d6f
  4081b4:	74735f78 	.word	0x74735f78
  4081b8:	0d747261 	.word	0x0d747261
  4081bc:	0000000a 	.word	0x0000000a
  4081c0:	732f2e2e 	.word	0x732f2e2e
  4081c4:	412f6372 	.word	0x412f6372
  4081c8:	742f4653 	.word	0x742f4653
  4081cc:	64726968 	.word	0x64726968
  4081d0:	74726170 	.word	0x74726170
  4081d4:	72662f79 	.word	0x72662f79
  4081d8:	74726565 	.word	0x74726565
  4081dc:	662f736f 	.word	0x662f736f
  4081e0:	72656572 	.word	0x72656572
  4081e4:	2d736f74 	.word	0x2d736f74
  4081e8:	2e332e37 	.word	0x2e332e37
  4081ec:	6f732f30 	.word	0x6f732f30
  4081f0:	65637275 	.word	0x65637275
  4081f4:	6575712f 	.word	0x6575712f
  4081f8:	632e6575 	.word	0x632e6575
  4081fc:	00000000 	.word	0x00000000

00408200 <ucExpectedStackBytes.6044>:
  408200:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
  408210:	a5a5a5a5 09097325 25096325 75250975     ....%s..%c.%u.%u
  408220:	0d752509 0000000a 09097325 30090930     .%u.....%s..0..0
  408230:	0a0d2525 00000000 09097325 09097525     %%......%s..%u..
  408240:	25257525 00000a0d 09097325 09097525     %u%%....%s..%u..
  408250:	2525313c 00000a0d 732f2e2e 412f6372     <1%%....../src/A
  408260:	742f4653 64726968 74726170 72662f79     SF/thirdparty/fr
  408270:	74726565 662f736f 72656572 2d736f74     eertos/freertos-
  408280:	2e332e37 6f732f30 65637275 7361742f     7.3.0/source/tas
  408290:	632e736b 00000000 454c4449 00000000     ks.c....IDLE....
  4082a0:	20726d54 00637653 732f2e2e 412f6372     Tmr Svc.../src/A
  4082b0:	742f4653 64726968 74726170 72662f79     SF/thirdparty/fr
  4082c0:	74726565 662f736f 72656572 2d736f74     eertos/freertos-
  4082d0:	2e332e37 6f732f30 65637275 6d69742f     7.3.0/source/tim
  4082e0:	2e737265 00000063 2d2d2d2d 2d2d2d2d     ers.c...--------
  4082f0:	2d2d2d2d 2d2d2d2d 2d2d2d2d 2d2d2d2d     ----------------
  408300:	2d2d2d2d 2d2d2d2d 64252d2d 2d2d2d2d     ----------%d----
  408310:	2d2d2d2d 2d2d2d2d 2d2d2d2d 0a0d2d2d     --------------..
  408320:	00000000 28643625 0d296425 0000000a     ....%6d(%d).....
  408330:	6c696146 74206465 7263206f 65746165     Failed to create
  408340:	6d655320 6f687061 203a6572 72617473      Semaphore: star
  408350:	65735474 726f736e 636f7250 69737365     tTsensorProcessi
  408360:	0d20676e 0000000a 2e2e2e2e 2e2e2e2e     ng .............
  408370:	72646e65 000a0d78 29642528 29732528     endrx...(%d)(%s)
  408380:	00000020 65746e65 6f632072 6769666e      ...enter config
  408390:	646f6d20 000a0d65 65746e65 65742072      mode...enter te
  4083a0:	63207473 616d6d6f 6d20646e 0d65646f     st command mode.
  4083b0:	0000000a 66726570 206d726f 666e6f63     ....perform conf
  4083c0:	6d206769 0d65646f 0000000a 66726570     ig mode.....perf
  4083d0:	206d726f 74736574 6d6f6320 646e616d     orm test command
  4083e0:	646f6d20 000a0d65 70747468 2f2f3a73      mode...https://
  4083f0:	752d3373 65772d73 312d7473 616d612e     s3-us-west-1.ama
  408400:	616e6f7a 632e7377 6d2f6d6f 73692e6f     zonaws.com/mo.is
  408410:	6c69616d 6d326d2f 61746f5f 3061335f     mail/m2m_ota_3a0
  408420:	6e69622e 00000000 69726553 49206c61     .bin....Serial I
  408430:	6425284e 25203a29 000a0d73 61766e49     N(%d): %s...Inva
  408440:	2064696c 64616568 72207265 69656365     lid header recei
  408450:	20646576 25783028 0d2e2978 0000000a     ved (0x%x)......
  408460:	61766e49 2064696c 2c435243 63655220     Invalid CRC, Rec
  408470:	65766965 52432064 78302843 2c297825     eived CRC(0x%x),
  408480:	6c614320 616c7563 20646574 28435243      Calculated CRC(
  408490:	78257830 0a0d2e29 00000000 462d6957     0x%x).......Wi-F
  4084a0:	6f4d2069 656c7564 61655220 0d217964     i Module Ready!.
  4084b0:	0000000a 65636552 20657669 20746567     ....Receive get 
  4084c0:	706d6574 74617265 20657275 6d6d6f63     temperature comm
  4084d0:	2e646e61 00000a0d 65636552 20657669     and.....Receive 
  4084e0:	20746567 70616e73 746f6873 6d6f6320     get snapshot com
  4084f0:	646e616d 000a0d2e 20746567 69666977     mand....get wifi
  408500:	73657220 726f6620 616d6920 0a0d6567      res for image..
  408510:	00000000 69666957 646f6d20 20656c75     ....Wifi module 
  408520:	6e6e6f63 20746365 4a206f74 65732044     connect to JD se
  408530:	72657672 000a0d2e 6e6e6f43 20746365     rver....Connect 
  408540:	52206f74 746f6d65 65532065 72657672     to Remote Server
  408550:	2e4b4f20 00000a0d 6e6e6f43 69746365      OK.....Connecti
  408560:	62206e6f 68746165 74726165 000a0d2e     on beatheart....
  408570:	61647055 44206574 20617461 0d2e4b4f     Update Data OK..
  408580:	0000000a 65736552 6f742074 63614620     ....Reset to Fac
  408590:	79726f74 2077654e 0d2e4b4f 0000000a     toryNew OK......
  4085a0:	44495555 53455220 4b4f2050 000a0d2e     UUID RESP OK....
  4085b0:	44495555 53455220 72452050 2e726f72     UUID RESP Error.
  4085c0:	00000a0d 72617453 6e732074 65666669     ....Start sniffe
  4085d0:	6f6d2072 2e2e6564 000a0d2e 20746f47     r mode......Got 
  4085e0:	69666977 69737320 25203a64 70202c73     wifi ssid: %s, p
  4085f0:	203a6b73 0a0d7325 00000000 72617453     sk: %s......Star
  408600:	69772074 63206966 656e6e6f 73207463     t wifi connect s
  408610:	28646973 2c297325 6b737020 29732528     sid(%s), psk(%s)
  408620:	000a0d2e 74726f43 41207375 75205050     ....Cortus APP u
  408630:	74616470 4b4f2065 000a0d2e 6f727245     pdate OK....Erro
  408640:	4f203a72 20554154 61766e69 2064696c     r: OTAU invalid 
  408650:	2e6c7275 00000a0d 6f727245 4f203a72     url.....Error: O
  408660:	20554154 6e776f64 64616f6c 69616620     TAU download fai
  408670:	2e64656c 00000a0d 6f727245 53203a72     led.....Error: S
  408680:	63746977 544f2068 69205541 6567616d     witch OTAU image
  408690:	69616620 2e64656c 00000a0d 69466957      failed.....WiFi
  4086a0:	72696620 7261776d 70752065 65746164      firmware update
  4086b0:	2e4b4f20 00000a0d 20746553 20707061      OK.....Set app 
  4086c0:	7561746f 6c727520 2e4b4f20 00000a0d     otau url OK.....
  4086d0:	20746553 69666977 72696620 7261776d     Set wifi firmwar
  4086e0:	746f2065 75207561 4f206c72 0a0d2e4b     e otau url OK...
  4086f0:	00000000 462d6957 6f632069 63656e6e     ....Wi-Fi connec
  408700:	6f742074 6f6c4320 4f206475 000a0d4b     t to Cloud OK...
  408710:	462d6957 65722069 6e727574 74656720     Wi-Fi return get
  408720:	72617520 66632074 4b4f2067 00000a0d      uart cfg OK....
  408730:	20504455 6b636170 6a207465 636e6f73     UDP packet jsonc
  408740:	72746e6f 70206c6f 656b6361 0a0d2e74     ontrol packet...
  408750:	00000000 20504455 6b636170 75207465     ....UDP packet u
  408760:	6f6e6b6e 70206e77 656b6361 0a0d2e74     nknown packet...
  408770:	00000000 6f727245 6f203a72 6f207475     ....Error: out o
  408780:	656d2066 79726f6d 000a0d2e 63205041     f memory....AP c
  408790:	46206e61 646e756f 000a0d2e 6e205041     an Found....AP n
  4087a0:	4620746f 646e756f 000a0d2e 6f727245     ot Found....Erro
  4087b0:	55203a72 20545241 656d6974 2e74756f     r: UART timeout.
  4087c0:	00000a0d 75736e55 726f7070 20646574     ....Unsupported 
  4087d0:	6d6d6f63 28646e61 2e296425 00000a0d     command(%d).....
  4087e0:	33323130 37363534 62613938 66656463     0123456789abcdef
  4087f0:	00000000 69666977 206e695f 6b736174     ....wifi_in task
  408800:	61747320 64657472 00000a0d 6e6f4378      started....xCon
  408810:	54676966 72656d69 00000000 6e6f4378     figTimer....xCon
  408820:	54676966 72656d69 65726320 20657461     figTimer create 
  408830:	6c696166 0d2e6465 0000000a 64654c78     failed......xLed
  408840:	656d6954 00000072 64654c78 65646f4d     Timer...xLedMode
  408850:	656d6954 72632072 65746165 69616620     Timer create fai
  408860:	2e64656c 00000a0d 69726573 6f5f6c61     led.....serial_o
  408870:	74207475 206b7361 72617473 0d646574     ut task started.
  408880:	0000000a 69726553 51206c61 65756575     ....Serial Queue
  408890:	206e4920 61657263 66206574 656c6961      In create faile
  4088a0:	000a0d64 69726553 51206c61 65756575     d...Serial Queue
  4088b0:	74754f20 65726320 20657461 6c696166      Out create fail
  4088c0:	0a0d6465 00000000 69666977 006e695f     ed......wifi_in.
  4088d0:	69726553 4f206c61 25285455 0a0d2964     Serial OUT(%d)..
  4088e0:	00000000 74412d2d 206c656d 20353547     ....--Atmel G55 
  4088f0:	20546f49 0a0d2d2d 53202d2d 35474d41     IoT --..-- SAMG5
  408900:	50585f35 4e49414c 505f4445 2d204f52     5_XPLAINED_PRO -
  408910:	2d0a0d2d 6f43202d 6c69706d 203a6465     -..-- Compiled: 
  408920:	20766f4e 32203620 20363130 333a3730     Nov  6 2016 07:3
  408930:	39323a38 0d2d2d20 00000000 69666977     8:29 --.....wifi
  408940:	7361745f 0000006b 736e6573 745f726f     _task...sensor_t
  408950:	006b7361 00000043                       ask.C...

00408958 <_global_impure_ptr>:
  408958:	20000030                                0.. 

0040895c <zeroes.6869>:
  40895c:	30303030 30303030 30303030 30303030     0000000000000000
  40896c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40897c:	00000000 6c756e28 0000296c              ....(null)..

00408988 <blanks.6868>:
  408988:	20202020 20202020 20202020 20202020                     

00408998 <_init>:
  408998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40899a:	bf00      	nop
  40899c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40899e:	bc08      	pop	{r3}
  4089a0:	469e      	mov	lr, r3
  4089a2:	4770      	bx	lr

004089a4 <__init_array_start>:
  4089a4:	00406859 	.word	0x00406859

004089a8 <__frame_dummy_init_array_entry>:
  4089a8:	0040016d                                m.@.

004089ac <_fini>:
  4089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4089ae:	bf00      	nop
  4089b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4089b2:	bc08      	pop	{r3}
  4089b4:	469e      	mov	lr, r3
  4089b6:	4770      	bx	lr

004089b8 <__fini_array_start>:
  4089b8:	00400149 	.word	0x00400149

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	1200 007a                                   ..z.

20000014 <uxCriticalNesting>:
20000014:	aaaa aaaa                                   ....

20000018 <xFreeBytesRemaining>:
20000018:	8000 0001                                   ....

2000001c <xNextTaskUnblockTime>:
2000001c:	ffff ffff                                   ....

20000020 <resp_out_data.9643>:
20000020:	badc 2001                                   ... 

20000024 <resp_out_data.9651>:
20000024:	b9b8 2001                                   ... 

20000028 <button_mode.9771>:
20000028:	0201                                             .

20000029 <led_blinking_mode>:
20000029:	0002 3c00                                        ...

2000002c <resp_out_data.9695>:
2000002c:	c73c 2001                                   <.. 

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
20000064:	8954 0040 0000 0000 0000 0000 0000 0000     T.@.............
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <_impure_ptr>:
20000458:	0030 2000                                   0.. 

2000045c <__malloc_av_>:
	...
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 

20000864 <__malloc_trim_threshold>:
20000864:	0000 0002                                   ....

20000868 <__malloc_sbrk_base>:
20000868:	ffff ffff                                   ....

2000086c <lc_ctype_charset>:
2000086c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000088c <__mb_cur_max>:
2000088c:	0001 0000                                   ....

20000890 <__wctomb>:
20000890:	797d 0040                                   }y@.
