Analysis & Synthesis report for SDRAM
Sun May 10 23:26:16 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |CCD|BUFF_CTRL
 11. State Machine - |CCD|COLOR_CTRL
 12. State Machine - |CCD|BT656:u3|videostate
 13. State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next
 14. State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_state
 15. State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_next
 16. State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0
 25. Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Source assignments for true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated
 30. Source assignments for true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated
 31. Parameter Settings for User Entity Instance: RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i
 32. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller
 33. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001
 36. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for Inferred Entity Instance: true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "true_dual_port_ram_dual_clock:u5"
 42. Port Connectivity Checks: "true_dual_port_ram_dual_clock:u4"
 43. Port Connectivity Checks: "YCrCb_to_RGB:u2"
 44. Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller_001"
 45. Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 46. Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller"
 47. Port Connectivity Checks: "RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i"
 48. Port Connectivity Checks: "RAMSYS:u0|RAMSYS_pll_0:pll_0"
 49. Port Connectivity Checks: "RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module"
 50. Port Connectivity Checks: "RAMSYS:u0"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 10 23:26:16 2015      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; SDRAM                                      ;
; Top-level Entity Name           ; CCD                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 680                                        ;
; Total pins                      ; 105                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 8,192                                      ;
; Total DSP Blocks                ; 1                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ccd                ; SDRAM              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ccd.vhd                                                                                           ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/ccd.vhd                                                 ;         ;
; YCrCb_to_RGB.vhd                                                                                  ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/YCrCb_to_RGB.vhd                                        ;         ;
; BT656.vhd                                                                                         ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/BT656.vhd                                               ;         ;
; vga.vhd                                                                                           ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/vga.vhd                                                 ;         ;
; RAM.vhd                                                                                           ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/RAM.vhd                                                 ;         ;
; my.vhd                                                                                            ; yes             ; User VHDL File               ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/my.vhd                                                  ;         ;
; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v                                   ; yes             ; Auto-Found Verilog HDL File  ; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v                                   ; RAMSYS  ;
; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v ; RAMSYS  ;
; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v                  ; yes             ; Auto-Found Verilog HDL File  ; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v                  ; RAMSYS  ;
; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v       ; RAMSYS  ;
; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v     ; yes             ; Auto-Found Verilog HDL File  ; c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v     ; RAMSYS  ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                       ;         ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal140.inc                                                                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                     ;         ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                                                        ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                                                        ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_4gi1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Antonio/Desktop/FPGA-SOC/CCD_VID/db/altsyncram_4gi1.tdf                                  ;         ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 426                                                                 ;
;                                             ;                                                                     ;
; Combinational ALUT usage for logic          ; 664                                                                 ;
;     -- 7 input functions                    ; 2                                                                   ;
;     -- 6 input functions                    ; 121                                                                 ;
;     -- 5 input functions                    ; 109                                                                 ;
;     -- 4 input functions                    ; 69                                                                  ;
;     -- <=3 input functions                  ; 363                                                                 ;
;                                             ;                                                                     ;
; Dedicated logic registers                   ; 680                                                                 ;
;                                             ;                                                                     ;
; I/O pins                                    ; 105                                                                 ;
; Total MLAB memory bits                      ; 0                                                                   ;
; Total block memory bits                     ; 8192                                                                ;
; Total DSP Blocks                            ; 1                                                                   ;
; Total PLLs                                  ; 4                                                                   ;
;     -- PLLs                                 ; 4                                                                   ;
;                                             ;                                                                     ;
; Maximum fan-out node                        ; RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3] ;
; Maximum fan-out                             ; 232                                                                 ;
; Total fan-out                               ; 4896                                                                ;
; Average fan-out                             ; 3.08                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CCD                                                                                                             ; 664 (328)         ; 680 (322)    ; 8192              ; 1          ; 105  ; 0            ; |CCD                                                                                                                                                                      ; work         ;
;    |BT656:u3|                                                                                                    ; 54 (54)           ; 67 (67)      ; 0                 ; 0          ; 0    ; 0            ; |CCD|BT656:u3                                                                                                                                                             ; work         ;
;    |RAMSYS:u0|                                                                                                   ; 222 (0)           ; 210 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0                                                                                                                                                            ; RAMSYS       ;
;       |RAMSYS_new_sdram_controller_0:new_sdram_controller_0|                                                     ; 222 (181)         ; 204 (132)    ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0                                                                                                       ; RAMSYS       ;
;          |RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module| ; 41 (41)           ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module ; RAMSYS       ;
;       |RAMSYS_pll_0:pll_0|                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|RAMSYS_pll_0:pll_0                                                                                                                                         ; RAMSYS       ;
;          |altera_pll:altera_pll_i|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                               ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                 ; RAMSYS       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                      ; RAMSYS       ;
;       |altera_reset_controller:rst_controller|                                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|altera_reset_controller:rst_controller                                                                                                                     ; RAMSYS       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CCD|RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                          ; RAMSYS       ;
;    |YCrCb_to_RGB:u2|                                                                                             ; 8 (8)             ; 30 (30)      ; 0                 ; 1          ; 0    ; 0            ; |CCD|YCrCb_to_RGB:u2                                                                                                                                                      ; work         ;
;    |true_dual_port_ram_dual_clock:u4|                                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u4                                                                                                                                     ; work         ;
;       |altsyncram:ram_rtl_0|                                                                                     ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0                                                                                                                ; work         ;
;          |altsyncram_4gi1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated                                                                                 ; work         ;
;    |true_dual_port_ram_dual_clock:u5|                                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u5                                                                                                                                     ; work         ;
;       |altsyncram:ram_rtl_0|                                                                                     ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0                                                                                                                ; work         ;
;          |altsyncram_4gi1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CCD|true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated                                                                                 ; work         ;
;    |vga:u1|                                                                                                      ; 52 (52)           ; 51 (51)      ; 0                 ; 0          ; 0    ; 0            ; |CCD|vga:u1                                                                                                                                                               ; work         ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 9x9     ; 1           ; 3.00                ; --                ;
; DSP Block           ; 1           ; --                  ; --                ;
; DSP 27-bit Element  ; 1           ; 1.00                ; --                ;
; Unsigned Multiplier ; 1           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |CCD|BUFF_CTRL                                ;
+---------------+---------------+---------------+---------------+
; Name          ; BUFF_CTRL.ST2 ; BUFF_CTRL.ST1 ; BUFF_CTRL.ST0 ;
+---------------+---------------+---------------+---------------+
; BUFF_CTRL.ST0 ; 0             ; 0             ; 0             ;
; BUFF_CTRL.ST1 ; 0             ; 1             ; 1             ;
; BUFF_CTRL.ST2 ; 1             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |CCD|COLOR_CTRL                                          ;
+------------------+-----------------+------------------+------------------+
; Name             ; COLOR_CTRL.GETY ; COLOR_CTRL.GETCR ; COLOR_CTRL.GETCB ;
+------------------+-----------------+------------------+------------------+
; COLOR_CTRL.GETCB ; 0               ; 0                ; 0                ;
; COLOR_CTRL.GETCR ; 0               ; 1                ; 1                ;
; COLOR_CTRL.GETY  ; 1               ; 0                ; 1                ;
+------------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CCD|BT656:u3|videostate                                                                                                          ;
+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+
; Name               ; videostate.IMGDONE ; videostate.EAV2 ; videostate.SAV2 ; videostate.EAV1 ; videostate.SAV1 ; videostate.VS2 ; videostate.VS1 ;
+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+
; videostate.VS1     ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ;
; videostate.VS2     ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1              ; 1              ;
; videostate.SAV1    ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0              ; 1              ;
; videostate.EAV1    ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0              ; 1              ;
; videostate.SAV2    ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0              ; 1              ;
; videostate.EAV2    ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0              ; 1              ;
; videostate.IMGDONE ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ;
+--------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                             ;
+------------+------------+------------+------------+----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                      ;
+------------+------------+------------+------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_state     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                       ; Reason for Removal                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; TVWE2                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                     ;
; offset[0..8,10,12,14,15,18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                     ;
; YCrCb_to_RGB:u2|Temp_CrR2[5..7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[8..17] ; Stuck at GND due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[8..17] ; Stuck at GND due to stuck port data_in                                                     ;
; BLUE[7]                                                                                                                                                                             ; Merged with RED[7]                                                                         ;
; GREEN[7]                                                                                                                                                                            ; Merged with RED[7]                                                                         ;
; BLUE[6]                                                                                                                                                                             ; Merged with RED[6]                                                                         ;
; GREEN[6]                                                                                                                                                                            ; Merged with RED[6]                                                                         ;
; BLUE[5]                                                                                                                                                                             ; Merged with RED[5]                                                                         ;
; GREEN[5]                                                                                                                                                                            ; Merged with RED[5]                                                                         ;
; BLUE[4]                                                                                                                                                                             ; Merged with RED[4]                                                                         ;
; GREEN[4]                                                                                                                                                                            ; Merged with RED[4]                                                                         ;
; BLUE[3]                                                                                                                                                                             ; Merged with RED[3]                                                                         ;
; GREEN[3]                                                                                                                                                                            ; Merged with RED[3]                                                                         ;
; GREEN[2]                                                                                                                                                                            ; Merged with RED[2]                                                                         ;
; BLUE[2]                                                                                                                                                                             ; Merged with RED[2]                                                                         ;
; BLUE[1]                                                                                                                                                                             ; Merged with RED[1]                                                                         ;
; GREEN[1]                                                                                                                                                                            ; Merged with RED[1]                                                                         ;
; GREEN[0]                                                                                                                                                                            ; Merged with RED[0]                                                                         ;
; BLUE[0]                                                                                                                                                                             ; Merged with RED[0]                                                                         ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                   ; Merged with RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]      ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[8,9,11..15]                                                                                              ; Merged with RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[10] ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0,1]                                                                                                      ; Merged with RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[10] ;
; offset[9,13,16,17]                                                                                                                                                                  ; Merged with offset[11]                                                                     ;
; init                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                             ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                            ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                            ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                            ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                            ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                             ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                             ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                             ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                           ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                           ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                           ; Lost fanout                                                                                ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                      ; Stuck at GND due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[8..15]                                                                                                        ; Stuck at GND due to stuck port data_in                                                     ;
; Total Number of Removed Registers = 102                                                                                                                                             ;                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[10] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[10], ;
;                                                                                                                                                                                  ; due to stuck port data_in ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[11] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[12] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[13] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[14] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[15] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 680   ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 339   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                 ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                 ; 1       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                 ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                 ; 2       ;
; RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 4       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                               ; 11      ;
; RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 103     ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                 ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                 ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                 ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                 ; 2       ;
; RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 1       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                      ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                      ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                      ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                       ; 2       ;
; RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                       ; 2       ;
; RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 1       ;
; Total number of inverted registers = 26                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+--------------------------------------------+--------------------------------------------+------+
; Register Name                              ; Megafunction                               ; Type ;
+--------------------------------------------+--------------------------------------------+------+
; true_dual_port_ram_dual_clock:u5|q_b[0..7] ; true_dual_port_ram_dual_clock:u5|ram_rtl_0 ; RAM  ;
; true_dual_port_ram_dual_clock:u4|q_b[0..7] ; true_dual_port_ram_dual_clock:u4|ram_rtl_0 ; RAM  ;
+--------------------------------------------+--------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CCD|BT656:u3|dataout[7]                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |CCD|vga:u1|Xpos[9]                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CCD|RED[7]                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CCD|TVADDR1[8]                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |CCD|vga:u1|Ypos[2]                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |CCD|RAMADDR1[1]                                                                                                                                                                     ;
; 6:1                ; 45 bits   ; 180 LEs       ; 0 LEs                ; 180 LEs                ; Yes        ; |CCD|SDRAM_ADDR2[6]                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CCD|SDRAM_ADDR2[13]                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                        ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |CCD|RAMFULL_POINTER[5]                                                                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CCD|pixcount[9]                                                                                                                                                                     ;
; 10:1               ; 25 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |CCD|SDRAM_ADDR[7]                                                                                                                                                                   ;
; 12:1               ; 34 bits   ; 272 LEs       ; 0 LEs                ; 272 LEs                ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CCD|COLOR_CTRL                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CCD|BT656:u3|count                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CCD|RAMADDR2                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CCD|Selector2                                                                                                                                                                       ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |CCD|Selector36                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|Selector36                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|Selector25                                                                                                       ;
; 16:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; No         ; |CCD|BT656:u3|Selector9                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |CCD|RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|Selector29                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+------------------------------------------+
; Assignment                  ; Value ; From ; To                                       ;
+-----------------------------+-------+------+------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                          ;
+-----------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 4                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 49.500000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 141.428571 MHz         ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 141.428571 MHz         ; String                            ;
; phase_shift2                         ; 6059 ps                ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 141.428571 MHz         ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                    ;
; NUMWORDS_A                         ; 512                  ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                    ;
; NUMWORDS_B                         ; 512                  ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                    ;
; NUMWORDS_A                         ; 512                  ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                    ;
; NUMWORDS_B                         ; 512                  ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 512                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 512                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 512                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 512                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "true_dual_port_ram_dual_clock:u5"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "true_dual_port_ram_dual_clock:u4"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; we_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCrCb_to_RGB:u2"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|RAMSYS_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; locked ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAMSYS:u0"                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_byteenable_n     ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdram_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_writedata[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdram_readdata[15..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 680                         ;
;     CLR               ; 82                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 160                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 155                         ;
;     ENA SLD           ; 9                           ;
;     plain             ; 258                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 671                         ;
;     arith             ; 201                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 192                         ;
;         2 data inputs ; 8                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 468                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 83                          ;
;         4 data inputs ; 69                          ;
;         5 data inputs ; 109                         ;
;         6 data inputs ; 121                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 105                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun May 10 23:25:26 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CCD -c SDRAM
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "RAMSYS.qsys"
Info (12250): 2015.05.10.23:25:34 Progress: Loading CCD_VID/RAMSYS.qsys
Info (12250): 2015.05.10.23:25:37 Progress: Reading input file
Info (12250): 2015.05.10.23:25:38 Progress: Adding clk_0 [clock_source 14.0]
Info (12250): 2015.05.10.23:25:38 Progress: Parameterizing module clk_0
Info (12250): 2015.05.10.23:25:38 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 14.0]
Info (12250): 2015.05.10.23:25:39 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2015.05.10.23:25:39 Progress: Adding pll_0 [altera_pll 14.0]
Info (12250): 2015.05.10.23:25:44 Progress: Parameterizing module pll_0
Info (12250): 2015.05.10.23:25:44 Progress: Building connections
Info (12250): 2015.05.10.23:25:44 Progress: Parameterizing connections
Info (12250): 2015.05.10.23:25:44 Progress: Validating
Info (12250): 2015.05.10.23:25:50 Progress: Done reading input file
Info (12250): RAMSYS.RAMSYS: There are recommended upgrades for: pll_0
Info (12250): RAMSYS.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): RAMSYS.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): RAMSYS: Generating RAMSYS "RAMSYS" for QUARTUS_SYNTH
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'RAMSYS_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=RAMSYS_new_sdram_controller_0 --dir=C:/Users/Antonio/AppData/Local/Temp/alt6565_2657987901534629705.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Antonio/AppData/Local/Temp/alt6565_2657987901534629705.dir/0001_new_sdram_controller_0_gen//RAMSYS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'RAMSYS_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "RAMSYS" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Pll_0: "RAMSYS" instantiated altera_pll "pll_0"
Info (12250): Rst_controller: "RAMSYS" instantiated altera_reset_controller "rst_controller"
Info (12250): RAMSYS: Done "RAMSYS" with 4 modules, 7 files
Info (12249): Finished elaborating Qsys system entity "RAMSYS.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file ccd.vhd
    Info (12022): Found design unit 1: CCD-main
    Info (12023): Found entity 1: CCD
Info (12021): Found 2 design units, including 1 entities, in source file ycrcb_to_rgb.vhd
    Info (12022): Found design unit 1: YCrCb_to_RGB-main
    Info (12023): Found entity 1: YCrCb_to_RGB
Info (12021): Found 2 design units, including 1 entities, in source file bt656.vhd
    Info (12022): Found design unit 1: BT656-main
    Info (12023): Found entity 1: BT656
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-main
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: true_dual_port_ram_dual_clock-rtl
    Info (12023): Found entity 1: true_dual_port_ram_dual_clock
Info (12021): Found 2 design units, including 0 entities, in source file my.vhd
    Info (12022): Found design unit 1: pcg
    Info (12022): Found design unit 2: pcg-body
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ramsys/ramsys.v
    Info (12023): Found entity 1: RAMSYS
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: RAMSYS_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: RAMSYS_new_sdram_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/ramsys_pll_0.v
    Info (12023): Found entity 1: RAMSYS_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Warning (10037): Verilog HDL or VHDL warning at ramsys_new_sdram_controller_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at ramsys_new_sdram_controller_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at ramsys_new_sdram_controller_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at ramsys_new_sdram_controller_0.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "ccd" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ccd.vhd(11): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at ccd.vhd(47): object "test" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ccd.vhd(51): object "Comp_B" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ccd.vhd(51): object "Comp_G" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ccd.vhd(66): used implicit default value for signal "TVIN2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at ccd.vhd(66): object "TVOUT1" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ccd.vhd(77): used implicit default value for signal "RAMIN2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at ccd.vhd(77): object "RAMOUT1" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at ccd.vhd(78): used explicit default value for signal "RAMWE2" because signal was never assigned a value
Warning (10873): Using initial value X (don't care) for net "SDRAM_WRITEDATA[15..8]" at ccd.vhd(97)
Info (12128): Elaborating entity "RAMSYS" for hierarchy "RAMSYS:u0"
Info (12128): Elaborating entity "RAMSYS_new_sdram_controller_0" for hierarchy "RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0"
Info (12128): Elaborating entity "RAMSYS_new_sdram_controller_0_input_efifo_module" for hierarchy "RAMSYS:u0|RAMSYS_new_sdram_controller_0:new_sdram_controller_0|RAMSYS_new_sdram_controller_0_input_efifo_module:the_RAMSYS_new_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "RAMSYS_pll_0" for hierarchy "RAMSYS:u0|RAMSYS_pll_0:pll_0"
Info (12128): Elaborating entity "altera_pll" for hierarchy "RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "49.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "141.428571 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "141.428571 MHz"
    Info (12134): Parameter "phase_shift2" = "6059 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "141.428571 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "RAMSYS:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "RAMSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "vga" for hierarchy "vga:u1"
Info (12128): Elaborating entity "YCrCb_to_RGB" for hierarchy "YCrCb_to_RGB:u2"
Info (12128): Elaborating entity "BT656" for hierarchy "BT656:u3"
Info (12128): Elaborating entity "true_dual_port_ram_dual_clock" for hierarchy "true_dual_port_ram_dual_clock:u4"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "true_dual_port_ram_dual_clock:u5|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "true_dual_port_ram_dual_clock:u4|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf
    Info (12023): Found entity 1: altsyncram_4gi1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE1_SoC_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1024 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Sun May 10 23:26:16 2015
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:43


