// Seed: 4280166331
module module_0 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9
);
  logic id_11;
  ;
  assign id_1 = !id_8;
  logic [(  -1  ) : -1] id_12;
  ;
  integer id_13;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4
    , id_15,
    output tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    output wire id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    input tri id_13
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_0,
      id_13,
      id_2,
      id_11,
      id_12,
      id_0,
      id_11
  );
endmodule
