// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_HH_
#define _depthwise_conv2d_fix_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_3_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<16> > ap_var_for_const0;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const2;


    // Module declarations
    depthwise_conv2d_fix(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix);

    ~depthwise_conv2d_fix();

    sc_trace_file* mVcdFile;

    network_mux_32_16_3_1<1,3,16,16,16,2,16>* network_mux_32_16_3_1_U6;
    network_mux_32_16_3_1<1,3,16,16,16,2,16>* network_mux_32_16_3_1_U7;
    network_mux_32_16_3_1<1,3,16,16,16,2,16>* network_mux_32_16_3_1_U8;
    network_mux_32_16_3_1<1,3,16,16,16,2,16>* network_mux_32_16_3_1_U9;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U10;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U11;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U12;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U13;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U14;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U15;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U16;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U17;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U18;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten71_reg_176;
    sc_signal< sc_lv<1> > out_d_0_reg_188;
    sc_signal< sc_lv<10> > indvar_flatten_reg_200;
    sc_signal< sc_lv<5> > out_h_0_reg_211;
    sc_signal< sc_lv<5> > out_w_0_reg_223;
    sc_signal< sc_lv<16> > reg_235;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1125;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1125_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1125_pp0_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_240;
    sc_signal< sc_lv<5> > tmp_1_0_fu_249_p2;
    sc_signal< sc_lv<5> > tmp_1_0_reg_1107;
    sc_signal< sc_lv<5> > tmp_2_0_fu_255_p2;
    sc_signal< sc_lv<5> > tmp_2_0_reg_1113;
    sc_signal< sc_lv<5> > tmp6_fu_261_p2;
    sc_signal< sc_lv<5> > tmp6_reg_1119;
    sc_signal< sc_lv<1> > icmp_ln34_fu_267_p2;
    sc_signal< sc_lv<1> > icmp_ln34_reg_1125_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln22_fu_273_p2;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1129;
    sc_signal< sc_lv<10> > add_ln22_3_fu_279_p2;
    sc_signal< sc_lv<10> > add_ln22_3_reg_1143;
    sc_signal< sc_lv<1> > out_d_fu_285_p2;
    sc_signal< sc_lv<1> > out_d_reg_1148;
    sc_signal< sc_lv<11> > tmp5_0_0_fu_315_p2;
    sc_signal< sc_lv<11> > tmp5_0_0_reg_1156;
    sc_signal< sc_lv<11> > tmp5_1_0_fu_343_p2;
    sc_signal< sc_lv<11> > tmp5_1_0_reg_1161;
    sc_signal< sc_lv<10> > tmp5_2_0_fu_367_p2;
    sc_signal< sc_lv<10> > tmp5_2_0_reg_1166;
    sc_signal< sc_lv<11> > tmp7_fu_395_p2;
    sc_signal< sc_lv<11> > tmp7_reg_1171;
    sc_signal< sc_lv<10> > add_ln34_23_fu_401_p2;
    sc_signal< sc_lv<10> > add_ln34_23_reg_1176;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln34_fu_407_p3;
    sc_signal< sc_lv<5> > select_ln34_reg_1181;
    sc_signal< sc_lv<1> > icmp_ln23_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1189;
    sc_signal< sc_lv<1> > select_ln34_13_fu_420_p3;
    sc_signal< sc_lv<1> > select_ln34_13_reg_1194;
    sc_signal< sc_lv<1> > select_ln34_14_fu_426_p3;
    sc_signal< sc_lv<1> > select_ln34_14_reg_1202;
    sc_signal< sc_lv<1> > and_ln34_fu_437_p2;
    sc_signal< sc_lv<1> > and_ln34_reg_1208;
    sc_signal< sc_lv<5> > out_h_fu_442_p2;
    sc_signal< sc_lv<5> > out_h_reg_1218;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_454_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1226;
    sc_signal< sc_lv<11> > tmp5_0_0_mid1_fu_484_p2;
    sc_signal< sc_lv<11> > tmp5_0_0_mid1_reg_1234;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_fu_490_p2;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_reg_1239;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_fu_495_p2;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_reg_1245;
    sc_signal< sc_lv<5> > tmp6_mid1_fu_500_p2;
    sc_signal< sc_lv<5> > tmp6_mid1_reg_1251;
    sc_signal< sc_lv<5> > select_ln22_fu_505_p3;
    sc_signal< sc_lv<5> > select_ln22_reg_1257;
    sc_signal< sc_lv<7> > tmp7_mid167_fu_538_p2;
    sc_signal< sc_lv<7> > tmp7_mid167_reg_1262;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_544_p3;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_reg_1267;
    sc_signal< sc_lv<11> > tmp5_1_0_mid1_fu_572_p2;
    sc_signal< sc_lv<11> > tmp5_1_0_mid1_reg_1274;
    sc_signal< sc_lv<10> > tmp5_2_0_mid1_fu_596_p2;
    sc_signal< sc_lv<10> > tmp5_2_0_mid1_reg_1279;
    sc_signal< sc_lv<11> > tmp7_mid1_fu_624_p2;
    sc_signal< sc_lv<11> > tmp7_mid1_reg_1284;
    sc_signal< sc_lv<5> > out_w_fu_630_p2;
    sc_signal< sc_lv<5> > out_w_reg_1289;
    sc_signal< sc_lv<10> > select_ln22_3_fu_635_p3;
    sc_signal< sc_lv<10> > select_ln22_3_reg_1296;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_662_p3;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_reg_1301;
    sc_signal< sc_lv<10> > tmp5_2_0_mid2_fu_668_p3;
    sc_signal< sc_lv<10> > tmp5_2_0_mid2_reg_1308;
    sc_signal< sc_lv<11> > zext_ln34_15_fu_680_p1;
    sc_signal< sc_lv<11> > zext_ln34_15_reg_1315;
    sc_signal< sc_lv<11> > add_ln34_fu_683_p2;
    sc_signal< sc_lv<11> > add_ln34_reg_1320;
    sc_signal< sc_lv<11> > zext_ln34_17_fu_688_p1;
    sc_signal< sc_lv<11> > zext_ln34_17_reg_1325;
    sc_signal< sc_lv<11> > add_ln34_3_fu_691_p2;
    sc_signal< sc_lv<11> > add_ln34_3_reg_1330;
    sc_signal< sc_lv<5> > add_ln34_4_fu_696_p2;
    sc_signal< sc_lv<5> > add_ln34_4_reg_1335;
    sc_signal< sc_lv<11> > add_ln40_fu_701_p2;
    sc_signal< sc_lv<11> > add_ln40_reg_1341;
    sc_signal< sc_lv<11> > add_ln40_reg_1341_pp0_iter2_reg;
    sc_signal< sc_lv<11> > add_ln40_reg_1341_pp0_iter3_reg;
    sc_signal< sc_lv<2> > select_ln34_15_fu_713_p3;
    sc_signal< sc_lv<2> > select_ln34_15_reg_1356;
    sc_signal< sc_lv<11> > add_ln34_5_fu_763_p2;
    sc_signal< sc_lv<11> > add_ln34_5_reg_1371;
    sc_signal< sc_lv<11> > add_ln34_6_fu_768_p2;
    sc_signal< sc_lv<11> > add_ln34_6_reg_1376;
    sc_signal< sc_lv<11> > add_ln34_7_fu_772_p2;
    sc_signal< sc_lv<11> > add_ln34_7_reg_1381;
    sc_signal< sc_lv<11> > add_ln34_8_fu_776_p2;
    sc_signal< sc_lv<11> > add_ln34_8_reg_1386;
    sc_signal< sc_lv<16> > grp_fu_728_p5;
    sc_signal< sc_lv<16> > tmp_5_reg_1406;
    sc_signal< sc_lv<16> > grp_fu_748_p5;
    sc_signal< sc_lv<16> > tmp_6_reg_1411;
    sc_signal< sc_lv<10> > add_ln34_9_fu_852_p2;
    sc_signal< sc_lv<10> > add_ln34_9_reg_1426;
    sc_signal< sc_lv<10> > add_ln34_10_fu_857_p2;
    sc_signal< sc_lv<10> > add_ln34_10_reg_1431;
    sc_signal< sc_lv<10> > add_ln34_11_fu_862_p2;
    sc_signal< sc_lv<10> > add_ln34_11_reg_1436;
    sc_signal< sc_lv<30> > sext_ln34_3_fu_871_p1;
    sc_signal< sc_lv<30> > sext_ln34_3_reg_1441;
    sc_signal< sc_lv<30> > mul_ln34_fu_1058_p2;
    sc_signal< sc_lv<30> > mul_ln34_reg_1447;
    sc_signal< sc_lv<30> > sext_ln34_6_fu_878_p1;
    sc_signal< sc_lv<30> > sext_ln34_6_reg_1452;
    sc_signal< sc_lv<30> > mul_ln34_1_fu_1064_p2;
    sc_signal< sc_lv<30> > mul_ln34_1_reg_1457;
    sc_signal< sc_lv<16> > grp_fu_796_p5;
    sc_signal< sc_lv<16> > tmp_7_reg_1462;
    sc_signal< sc_lv<16> > grp_fu_816_p5;
    sc_signal< sc_lv<16> > tmp_8_reg_1467;
    sc_signal< sc_lv<30> > sext_ln34_9_fu_911_p1;
    sc_signal< sc_lv<30> > sext_ln34_9_reg_1482;
    sc_signal< sc_lv<30> > mul_ln34_2_fu_1070_p2;
    sc_signal< sc_lv<30> > mul_ln34_2_reg_1487;
    sc_signal< sc_lv<30> > sext_ln34_12_fu_918_p1;
    sc_signal< sc_lv<30> > sext_ln34_12_reg_1492;
    sc_signal< sc_lv<30> > mul_ln34_3_fu_1076_p2;
    sc_signal< sc_lv<30> > mul_ln34_3_reg_1497;
    sc_signal< sc_lv<16> > add_ln40_1_fu_925_p2;
    sc_signal< sc_lv<16> > add_ln40_1_reg_1507;
    sc_signal< sc_lv<30> > mul_ln34_4_fu_1082_p2;
    sc_signal< sc_lv<30> > mul_ln34_4_reg_1512;
    sc_signal< sc_lv<30> > mul_ln34_5_fu_1087_p2;
    sc_signal< sc_lv<30> > mul_ln34_5_reg_1517;
    sc_signal< sc_lv<16> > add_ln40_3_fu_963_p2;
    sc_signal< sc_lv<16> > add_ln40_3_reg_1522;
    sc_signal< sc_lv<30> > mul_ln34_6_fu_1092_p2;
    sc_signal< sc_lv<30> > mul_ln34_6_reg_1527;
    sc_signal< sc_lv<30> > mul_ln34_7_fu_1097_p2;
    sc_signal< sc_lv<30> > mul_ln34_7_reg_1532;
    sc_signal< sc_lv<16> > add_ln40_4_fu_994_p2;
    sc_signal< sc_lv<16> > add_ln40_4_reg_1537;
    sc_signal< sc_lv<16> > trunc_ln40_6_reg_1542;
    sc_signal< sc_lv<16> > trunc_ln40_7_reg_1547;
    sc_signal< sc_lv<30> > mul_ln34_8_fu_1102_p2;
    sc_signal< sc_lv<30> > mul_ln34_8_reg_1552;
    sc_signal< sc_lv<16> > add_ln40_6_fu_1036_p2;
    sc_signal< sc_lv<16> > add_ln40_6_reg_1557;
    sc_signal< sc_lv<16> > add_ln40_8_fu_1045_p2;
    sc_signal< sc_lv<16> > add_ln40_8_reg_1562;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten71_phi_fu_180_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_192_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_204_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_215_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_227_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln34_4_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln34_5_fu_743_p1;
    sc_signal< sc_lv<64> > zext_ln34_6_fu_791_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln34_7_fu_811_p1;
    sc_signal< sc_lv<64> > zext_ln34_8_fu_839_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln34_9_fu_847_p1;
    sc_signal< sc_lv<64> > zext_ln34_10_fu_881_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln34_11_fu_885_p1;
    sc_signal< sc_lv<64> > zext_ln34_12_fu_921_p1;
    sc_signal< sc_lv<64> > zext_ln40_fu_1053_p1;
    sc_signal< sc_lv<5> > zext_ln40_1_fu_245_p1;
    sc_signal< sc_lv<10> > p_shl_fu_291_p3;
    sc_signal< sc_lv<6> > p_shl1_fu_303_p3;
    sc_signal< sc_lv<11> > p_shl10_cast_fu_299_p1;
    sc_signal< sc_lv<11> > p_shl11_cast_fu_311_p1;
    sc_signal< sc_lv<10> > p_shl8_fu_321_p3;
    sc_signal< sc_lv<6> > p_shl9_fu_332_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_328_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_339_p1;
    sc_signal< sc_lv<6> > p_shl7_fu_356_p3;
    sc_signal< sc_lv<10> > p_shl6_fu_349_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_363_p1;
    sc_signal< sc_lv<10> > p_shl4_fu_373_p3;
    sc_signal< sc_lv<7> > p_shl5_fu_384_p3;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_380_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_391_p1;
    sc_signal< sc_lv<1> > xor_ln34_fu_432_p2;
    sc_signal< sc_lv<1> > empty_54_fu_450_p2;
    sc_signal< sc_lv<10> > p_shl10_mid1_fu_462_p3;
    sc_signal< sc_lv<6> > p_shl11_mid1_fu_473_p3;
    sc_signal< sc_lv<11> > p_shl10_cast_mid1_fu_469_p1;
    sc_signal< sc_lv<11> > p_shl11_cast_mid1_fu_480_p1;
    sc_signal< sc_lv<5> > zext_ln34_33_fu_447_p1;
    sc_signal< sc_lv<6> > tmp_s_fu_516_p3;
    sc_signal< sc_lv<3> > tmp_9_fu_527_p3;
    sc_signal< sc_lv<7> > p_shl4_cast_mid161_ca_fu_523_p1;
    sc_signal< sc_lv<7> > p_shl5_cast_mid165_ca_fu_534_p1;
    sc_signal< sc_lv<11> > select_ln34_16_fu_510_p3;
    sc_signal< sc_lv<10> > p_shl8_mid1_fu_550_p3;
    sc_signal< sc_lv<6> > p_shl9_mid1_fu_561_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_mid1_fu_557_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_mid1_fu_568_p1;
    sc_signal< sc_lv<6> > p_shl7_mid1_fu_585_p3;
    sc_signal< sc_lv<10> > p_shl6_mid1_fu_578_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_mid1_fu_592_p1;
    sc_signal< sc_lv<10> > p_shl4_mid1_fu_602_p3;
    sc_signal< sc_lv<7> > p_shl5_mid1_fu_613_p3;
    sc_signal< sc_lv<11> > p_shl4_cast_mid1_fu_609_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_mid1_fu_620_p1;
    sc_signal< sc_lv<11> > tmp7_mid167_cast_fu_653_p1;
    sc_signal< sc_lv<11> > select_ln34_17_fu_641_p3;
    sc_signal< sc_lv<10> > select_ln34_18_fu_647_p3;
    sc_signal< sc_lv<11> > select_ln34_19_fu_656_p3;
    sc_signal< sc_lv<11> > tmp7_mid2_fu_674_p3;
    sc_signal< sc_lv<32> > sext_ln34_1_fu_720_p1;
    sc_signal< sc_lv<2> > grp_fu_728_p4;
    sc_signal< sc_lv<32> > sext_ln34_4_fu_740_p1;
    sc_signal< sc_lv<2> > grp_fu_748_p4;
    sc_signal< sc_lv<11> > zext_ln34_19_fu_760_p1;
    sc_signal< sc_lv<32> > sext_ln34_7_fu_788_p1;
    sc_signal< sc_lv<2> > grp_fu_796_p4;
    sc_signal< sc_lv<32> > sext_ln34_10_fu_808_p1;
    sc_signal< sc_lv<32> > sext_ln34_13_fu_836_p1;
    sc_signal< sc_lv<32> > sext_ln34_15_fu_844_p1;
    sc_signal< sc_lv<10> > zext_ln34_14_fu_827_p1;
    sc_signal< sc_lv<10> > zext_ln34_16_fu_830_p1;
    sc_signal< sc_lv<10> > zext_ln34_18_fu_833_p1;
    sc_signal< sc_lv<16> > trunc_ln40_1_fu_898_p4;
    sc_signal< sc_lv<16> > trunc_ln_fu_889_p4;
    sc_signal< sc_lv<16> > trunc_ln40_3_fu_940_p4;
    sc_signal< sc_lv<16> > trunc_ln40_2_fu_931_p4;
    sc_signal< sc_lv<16> > add_ln40_2_fu_957_p2;
    sc_signal< sc_lv<16> > trunc_ln40_5_fu_977_p4;
    sc_signal< sc_lv<16> > trunc_ln40_4_fu_968_p4;
    sc_signal< sc_lv<16> > trunc_ln40_8_fu_1022_p4;
    sc_signal< sc_lv<16> > add_ln40_5_fu_1031_p2;
    sc_signal< sc_lv<16> > add_ln40_7_fu_1041_p2;
    sc_signal< sc_lv<32> > sext_ln40_fu_1050_p1;
    sc_signal< sc_lv<16> > mul_ln34_4_fu_1082_p0;
    sc_signal< sc_lv<16> > mul_ln34_5_fu_1087_p0;
    sc_signal< sc_lv<16> > mul_ln34_6_fu_1092_p0;
    sc_signal< sc_lv<16> > mul_ln34_7_fu_1097_p0;
    sc_signal< sc_lv<16> > mul_ln34_8_fu_1102_p0;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<10> ap_const_lv10_3C;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<16> ap_const_lv16_CEF6;
    static const sc_lv<16> ap_const_lv16_CE73;
    static const sc_lv<16> ap_const_lv16_78D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_3_fu_279_p2();
    void thread_add_ln34_10_fu_857_p2();
    void thread_add_ln34_11_fu_862_p2();
    void thread_add_ln34_23_fu_401_p2();
    void thread_add_ln34_3_fu_691_p2();
    void thread_add_ln34_4_fu_696_p2();
    void thread_add_ln34_5_fu_763_p2();
    void thread_add_ln34_6_fu_768_p2();
    void thread_add_ln34_7_fu_772_p2();
    void thread_add_ln34_8_fu_776_p2();
    void thread_add_ln34_9_fu_852_p2();
    void thread_add_ln34_fu_683_p2();
    void thread_add_ln40_1_fu_925_p2();
    void thread_add_ln40_2_fu_957_p2();
    void thread_add_ln40_3_fu_963_p2();
    void thread_add_ln40_4_fu_994_p2();
    void thread_add_ln40_5_fu_1031_p2();
    void thread_add_ln40_6_fu_1036_p2();
    void thread_add_ln40_7_fu_1041_p2();
    void thread_add_ln40_8_fu_1045_p2();
    void thread_add_ln40_fu_701_p2();
    void thread_and_ln34_fu_437_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten71_phi_fu_180_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_204_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_192_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_215_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_227_p4();
    void thread_ap_ready();
    void thread_empty_54_fu_450_p2();
    void thread_grp_fu_728_p4();
    void thread_grp_fu_748_p4();
    void thread_grp_fu_796_p4();
    void thread_icmp_ln22_fu_273_p2();
    void thread_icmp_ln23_fu_414_p2();
    void thread_icmp_ln34_fu_267_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_mul_ln34_4_fu_1082_p0();
    void thread_mul_ln34_5_fu_1087_p0();
    void thread_mul_ln34_6_fu_1092_p0();
    void thread_mul_ln34_7_fu_1097_p0();
    void thread_mul_ln34_8_fu_1102_p0();
    void thread_out_d_fu_285_p2();
    void thread_out_h_fu_442_p2();
    void thread_out_w_0_mid2_fu_454_p3();
    void thread_out_w_fu_630_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl10_cast_fu_299_p1();
    void thread_p_shl10_cast_mid1_fu_469_p1();
    void thread_p_shl10_mid1_fu_462_p3();
    void thread_p_shl11_cast_fu_311_p1();
    void thread_p_shl11_cast_mid1_fu_480_p1();
    void thread_p_shl11_mid1_fu_473_p3();
    void thread_p_shl1_fu_303_p3();
    void thread_p_shl4_cast_fu_380_p1();
    void thread_p_shl4_cast_mid161_ca_fu_523_p1();
    void thread_p_shl4_cast_mid1_fu_609_p1();
    void thread_p_shl4_fu_373_p3();
    void thread_p_shl4_mid1_fu_602_p3();
    void thread_p_shl5_cast_fu_391_p1();
    void thread_p_shl5_cast_mid165_ca_fu_534_p1();
    void thread_p_shl5_cast_mid1_fu_620_p1();
    void thread_p_shl5_fu_384_p3();
    void thread_p_shl5_mid1_fu_613_p3();
    void thread_p_shl6_fu_349_p3();
    void thread_p_shl6_mid1_fu_578_p3();
    void thread_p_shl7_cast_fu_363_p1();
    void thread_p_shl7_cast_mid1_fu_592_p1();
    void thread_p_shl7_fu_356_p3();
    void thread_p_shl7_mid1_fu_585_p3();
    void thread_p_shl8_cast_fu_328_p1();
    void thread_p_shl8_cast_mid1_fu_557_p1();
    void thread_p_shl8_fu_321_p3();
    void thread_p_shl8_mid1_fu_550_p3();
    void thread_p_shl9_cast_fu_339_p1();
    void thread_p_shl9_cast_mid1_fu_568_p1();
    void thread_p_shl9_fu_332_p3();
    void thread_p_shl9_mid1_fu_561_p3();
    void thread_p_shl_fu_291_p3();
    void thread_select_ln22_3_fu_635_p3();
    void thread_select_ln22_fu_505_p3();
    void thread_select_ln34_13_fu_420_p3();
    void thread_select_ln34_14_fu_426_p3();
    void thread_select_ln34_15_fu_713_p3();
    void thread_select_ln34_16_fu_510_p3();
    void thread_select_ln34_17_fu_641_p3();
    void thread_select_ln34_18_fu_647_p3();
    void thread_select_ln34_19_fu_656_p3();
    void thread_select_ln34_fu_407_p3();
    void thread_sext_ln34_10_fu_808_p1();
    void thread_sext_ln34_12_fu_918_p1();
    void thread_sext_ln34_13_fu_836_p1();
    void thread_sext_ln34_15_fu_844_p1();
    void thread_sext_ln34_1_fu_720_p1();
    void thread_sext_ln34_3_fu_871_p1();
    void thread_sext_ln34_4_fu_740_p1();
    void thread_sext_ln34_6_fu_878_p1();
    void thread_sext_ln34_7_fu_788_p1();
    void thread_sext_ln34_9_fu_911_p1();
    void thread_sext_ln40_fu_1050_p1();
    void thread_tmp5_0_0_fu_315_p2();
    void thread_tmp5_0_0_mid1_fu_484_p2();
    void thread_tmp5_0_0_mid2_fu_544_p3();
    void thread_tmp5_1_0_fu_343_p2();
    void thread_tmp5_1_0_mid1_fu_572_p2();
    void thread_tmp5_1_0_mid2_fu_662_p3();
    void thread_tmp5_2_0_fu_367_p2();
    void thread_tmp5_2_0_mid1_fu_596_p2();
    void thread_tmp5_2_0_mid2_fu_668_p3();
    void thread_tmp6_fu_261_p2();
    void thread_tmp6_mid1_fu_500_p2();
    void thread_tmp7_fu_395_p2();
    void thread_tmp7_mid167_cast_fu_653_p1();
    void thread_tmp7_mid167_fu_538_p2();
    void thread_tmp7_mid1_fu_624_p2();
    void thread_tmp7_mid2_fu_674_p3();
    void thread_tmp_1_0_fu_249_p2();
    void thread_tmp_1_0_mid1_fu_490_p2();
    void thread_tmp_2_0_fu_255_p2();
    void thread_tmp_2_0_mid1_fu_495_p2();
    void thread_tmp_9_fu_527_p3();
    void thread_tmp_s_fu_516_p3();
    void thread_trunc_ln40_1_fu_898_p4();
    void thread_trunc_ln40_2_fu_931_p4();
    void thread_trunc_ln40_3_fu_940_p4();
    void thread_trunc_ln40_4_fu_968_p4();
    void thread_trunc_ln40_5_fu_977_p4();
    void thread_trunc_ln40_8_fu_1022_p4();
    void thread_trunc_ln_fu_889_p4();
    void thread_xor_ln34_fu_432_p2();
    void thread_zext_ln34_10_fu_881_p1();
    void thread_zext_ln34_11_fu_885_p1();
    void thread_zext_ln34_12_fu_921_p1();
    void thread_zext_ln34_14_fu_827_p1();
    void thread_zext_ln34_15_fu_680_p1();
    void thread_zext_ln34_16_fu_830_p1();
    void thread_zext_ln34_17_fu_688_p1();
    void thread_zext_ln34_18_fu_833_p1();
    void thread_zext_ln34_19_fu_760_p1();
    void thread_zext_ln34_33_fu_447_p1();
    void thread_zext_ln34_4_fu_723_p1();
    void thread_zext_ln34_5_fu_743_p1();
    void thread_zext_ln34_6_fu_791_p1();
    void thread_zext_ln34_7_fu_811_p1();
    void thread_zext_ln34_8_fu_839_p1();
    void thread_zext_ln34_9_fu_847_p1();
    void thread_zext_ln40_1_fu_245_p1();
    void thread_zext_ln40_fu_1053_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
