0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab1/TwoToFourDecoder.sv,1547594225,systemVerilog,,C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab2/fpga_top_Lab2.sv,,TwoToFourDecoder,,,,,,,,
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab2/Lab2_4to16decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab2/fpga_top_Lab2.sv,1548188104,systemVerilog,,,,fpga_top_Lab2,,,,,,,,
