module module_0 (
    output logic [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input logic [id_2 : 1 'h0] id_4,
    input id_5,
    input [id_2 : id_5] id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  id_10 id_11 (
      .id_4(id_8),
      .id_1(id_9),
      .id_8(id_3),
      .id_1(id_7 == id_4)
  );
  assign id_11 = id_4;
  id_12 id_13 (
      .id_9(id_1),
      .id_3(id_6),
      .id_7(id_5)
  );
  id_14 id_15 (
      .id_11(1'b0),
      .id_5 (id_5)
  );
  logic id_16;
  id_17 id_18 (
      .id_9 (id_9),
      .id_4 (id_2),
      .id_13(id_5),
      .id_16(id_5),
      .id_15(id_16)
  );
endmodule
