{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1552321485876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Chen_Kevin_16x4SRAM EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Chen_Kevin_16x4SRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552321485891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552321485922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552321485922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552321486738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552321486770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1552321487566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1552321487566 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552321487566 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4333 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552321487582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552321487582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/kille/desktop/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4335 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552321487582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552321487582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1056 " "TimeQuest Timing Analyzer is analyzing 1056 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1552321488085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Chen_Kevin_16x4SRAM.sdc " "Synopsys Design Constraints File file not found: 'Chen_Kevin_16x4SRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1552321488085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1552321488085 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1552321488132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~0  " "Automatically promoted node Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552321488242 ""}  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 16 -1 0 } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chen_Kevin_4x8SwitchesAndKeys:inst10|Mux17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552321488242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~1  " "Automatically promoted node Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552321488242 ""}  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 16 -1 0 } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chen_Kevin_4x8SwitchesAndKeys:inst10|Mux17~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552321488242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~2  " "Automatically promoted node Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux17~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552321488242 ""}  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 16 -1 0 } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chen_Kevin_4x8SwitchesAndKeys:inst10|Mux17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552321488242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux8~0  " "Automatically promoted node Chen_Kevin_4x8SwitchesAndKeys:inst10\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552321488242 ""}  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 16 -1 0 } } { "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/kille/desktop/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chen_Kevin_4x8SwitchesAndKeys:inst10|Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 0 { 0 ""} 0 4285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552321488242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552321488476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552321488476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552321488476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552321488492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1552321488492 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552321488492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552321488523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552321490714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552321491407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552321491422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552321493182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552321493182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552321493401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1552321496448 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552321496448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552321498666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1552321498666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552321498666 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.69 " "Total time spent on timing analysis during the Fitter is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1552321498698 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552321498713 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A0 0 " "Pin \"Chen_Kevin_Segment_A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B0 0 " "Pin \"Chen_Kevin_Segment_B0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C0 0 " "Pin \"Chen_Kevin_Segment_C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D0 0 " "Pin \"Chen_Kevin_Segment_D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E0 0 " "Pin \"Chen_Kevin_Segment_E0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F0 0 " "Pin \"Chen_Kevin_Segment_F0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G0 0 " "Pin \"Chen_Kevin_Segment_G0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A1 0 " "Pin \"Chen_Kevin_Segment_A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B1 0 " "Pin \"Chen_Kevin_Segment_B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C1 0 " "Pin \"Chen_Kevin_Segment_C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D1 0 " "Pin \"Chen_Kevin_Segment_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E1 0 " "Pin \"Chen_Kevin_Segment_E1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F1 0 " "Pin \"Chen_Kevin_Segment_F1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G1 0 " "Pin \"Chen_Kevin_Segment_G1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A2 0 " "Pin \"Chen_Kevin_Segment_A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B2 0 " "Pin \"Chen_Kevin_Segment_B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C2 0 " "Pin \"Chen_Kevin_Segment_C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D2 0 " "Pin \"Chen_Kevin_Segment_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E2 0 " "Pin \"Chen_Kevin_Segment_E2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F2 0 " "Pin \"Chen_Kevin_Segment_F2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G2 0 " "Pin \"Chen_Kevin_Segment_G2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A3 0 " "Pin \"Chen_Kevin_Segment_A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B3 0 " "Pin \"Chen_Kevin_Segment_B3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C3 0 " "Pin \"Chen_Kevin_Segment_C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D3 0 " "Pin \"Chen_Kevin_Segment_D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E3 0 " "Pin \"Chen_Kevin_Segment_E3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F3 0 " "Pin \"Chen_Kevin_Segment_F3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G3 0 " "Pin \"Chen_Kevin_Segment_G3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A4 0 " "Pin \"Chen_Kevin_Segment_A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B4 0 " "Pin \"Chen_Kevin_Segment_B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C4 0 " "Pin \"Chen_Kevin_Segment_C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D4 0 " "Pin \"Chen_Kevin_Segment_D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E4 0 " "Pin \"Chen_Kevin_Segment_E4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F4 0 " "Pin \"Chen_Kevin_Segment_F4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G4 0 " "Pin \"Chen_Kevin_Segment_G4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A5 0 " "Pin \"Chen_Kevin_Segment_A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B5 0 " "Pin \"Chen_Kevin_Segment_B5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C5 0 " "Pin \"Chen_Kevin_Segment_C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D5 0 " "Pin \"Chen_Kevin_Segment_D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E5 0 " "Pin \"Chen_Kevin_Segment_E5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F5 0 " "Pin \"Chen_Kevin_Segment_F5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G5 0 " "Pin \"Chen_Kevin_Segment_G5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A6 0 " "Pin \"Chen_Kevin_Segment_A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B6 0 " "Pin \"Chen_Kevin_Segment_B6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C6 0 " "Pin \"Chen_Kevin_Segment_C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D6 0 " "Pin \"Chen_Kevin_Segment_D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E6 0 " "Pin \"Chen_Kevin_Segment_E6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F6 0 " "Pin \"Chen_Kevin_Segment_F6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G6 0 " "Pin \"Chen_Kevin_Segment_G6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_A7 0 " "Pin \"Chen_Kevin_Segment_A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_B7 0 " "Pin \"Chen_Kevin_Segment_B7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_C7 0 " "Pin \"Chen_Kevin_Segment_C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_D7 0 " "Pin \"Chen_Kevin_Segment_D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_E7 0 " "Pin \"Chen_Kevin_Segment_E7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_F7 0 " "Pin \"Chen_Kevin_Segment_F7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Chen_Kevin_Segment_G7 0 " "Pin \"Chen_Kevin_Segment_G7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552321498744 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1552321498744 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552321499151 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552321499260 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552321499704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552321500110 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1552321500250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/output_files/Chen_Kevin_16x4SRAM.fit.smsg " "Generated suppressed messages file C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/output_files/Chen_Kevin_16x4SRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552321500485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552321501428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 12:25:01 2019 " "Processing ended: Mon Mar 11 12:25:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552321501428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552321501428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552321501428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552321501428 ""}
