Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 06 01:36:01 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_project_control_sets_placed.rpt
| Design       : final_project
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           12 |
| Yes          | No                    | No                     |              72 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|  clocker/inst/clk_out1 | sd_read_write/cs_i_1_n_0              |                                           |                1 |              1 |
|  clocker/inst/clk_out1 | sd_read_write/recv_data[0]_i_1_n_0    |                                           |                1 |              1 |
|  clocker/inst/clk_out2 |                                       | audio_stuff/audio_at32khz/PWM_out_i_1_n_0 |                1 |              1 |
|  clocker/inst/clk_out1 |                                       | display/strobe[5]_i_1_n_0                 |                2 |              4 |
|  clocker/inst/clk_out1 |                                       | display/counter_reg[12]                   |                3 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/bit_counter[7]_i_1_n_0  | sd_read_write/bit_counter[9]_i_1_n_0      |                2 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/cmd_out[47]_i_1_n_0     | sd_read_write/cmd_out[6]_i_1_n_0          |                1 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/return_state[4]_i_1_n_0 |                                           |                2 |              5 |
|  clocker/inst/clk_out1 | sd_read_write/state[4]_i_1_n_0        |                                           |                4 |              5 |
|  clocker/inst/clk_out1 | sd_read_write/bit_counter[7]_i_1_n_0  |                                           |                2 |              6 |
|  clocker/inst/clk_out1 | sd_read_write/byte_counter[8]_i_2_n_0 | sd_read_write/byte_counter[8]_i_1_n_0     |                3 |              7 |
|  clocker/inst/clk_out1 | sd_read_write/data_sig[7]_i_1_n_0     |                                           |                1 |              7 |
|  clocker/inst/clk_out2 |                                       | SW_IBUF[15]                               |                3 |              8 |
|  clocker/inst/clk_out1 |                                       | julian_color/test_color/hreset            |                3 |             12 |
|  clocker/inst/clk_out1 | julian_color/test_color/hreset        | julian_color/test_color/vcount0           |                3 |             12 |
|  clocker/inst/clk_out1 | sd_read_write/cmd_out[47]_i_1_n_0     |                                           |                5 |             20 |
|  clocker/inst/clk_out1 |                                       |                                           |               12 |             26 |
|  clocker/inst/clk_out1 | sd_read_write/boot_counter[0]_i_1_n_0 |                                           |                7 |             27 |
|  clocker/inst/clk_out1 | sd_read_write/cmd_out[47]_i_1_n_0     | sd_read_write/cmd_out[39]_i_1_n_0         |                5 |             32 |
+------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+


