#include <fstream>
#include <iostream>
#include <sstream>
#include <set>
#include <map>
#include <vector>
#include <string>
#include <algorithm>
#include <cassert>

#include "verilog_writer2.h"

#include "globals.h"
#include "path_delay.h"

class PrintingVisitor : public NetlistVisitor {
    private:
        void visit_top_impl(const char* top_level_name) { 
            printf("Top: %s\n", top_level_name); 
        }

        void visit_clb_impl(const t_pb* clb) { 
            const t_pb_type* pb_type = clb->pb_graph_node->pb_type;
            printf("CLB: %s (%s)\n", clb->name, pb_type->name); 
        }

        void visit_atom_impl(const t_pb* atom) { 
            const t_pb_type* pb_type = atom->pb_graph_node->pb_type;
            const t_model* model = logical_block[atom->logical_block].model;
            printf("ATOM: %s (%s: %s)\n", atom->name, pb_type->name, model->name); 
        }
};



class VerilogSdfWriterVisitor : public NetlistVisitor {
    public:
        VerilogSdfWriterVisitor(std::ostream& verilog_os, std::ostream& sdf_os)
            : verilog_os_(verilog_os)
            , sdf_os_(sdf_os) {
            
            pin_id_to_tnode_lookup_ = alloc_and_load_tnode_lookup_from_pin_id();
        }

        //Non copyable/assignable/moveable
        VerilogSdfWriterVisitor(VerilogSdfWriterVisitor& other) = delete;
        VerilogSdfWriterVisitor(VerilogSdfWriterVisitor&& other) = delete;
        VerilogSdfWriterVisitor& operator=(VerilogSdfWriterVisitor& rhs) = delete;

        ~VerilogSdfWriterVisitor() {
            free(pin_id_to_tnode_lookup_);
        }

    private: //Internal types
        enum class PortDir {
            IN,
            OUT
        };

        class Arc {
            public:
                Arc(std::string src, std::string snk, float del)
                    : source_name_(src)
                    , sink_name_(snk)
                    , delay_(del)
                    {}

                std::string source_name() { return source_name_; }
                std::string sink_name() { return sink_name_; }
                float delay() { return delay_; }

            private:
                std::string source_name_;
                std::string sink_name_;
                float delay_;
        };

        class Instance {
            public:
                Instance(std::string type_name, std::string param, std::string inst_name, std::map<std::string,std::string> port_conns, std::map<int,Arc> timing_arc_values)
                    : type_(type_name)
                    , param_(param)
                    , inst_name_(inst_name)
                    , port_connections_(port_conns)
                    , timing_arcs_(timing_arc_values)
                    {}

                const std::map<int,Arc>& timing_arcs() { return timing_arcs_; }

                void print_verilog(std::ostream& os, std::string indent) {
                    //Instantiate the lut
                    os << indent << type_;
                    if(!param_.empty()) {
                        os << " #(" << param_ << ") ";
                    }
                    os << inst_name_ << "(";

                    //and all its named port connections
                    for(auto iter = port_connections_.begin(); iter != port_connections_.end(); ++iter) {
                        os << "." + iter->first << "(" << iter->second << ")";

                        if(iter != --port_connections_.end()) {
                            os << ", ";
                        }
                    }
                    os << ");\n\n";
                }
                std::string instance_name() { return inst_name_; }
                std::string type() { return type_; }
            private:
                std::string type_;
                std::string param_;
                std::string inst_name_;
                std::map<std::string,std::string> port_connections_;
                std::map<int,Arc> timing_arcs_; //Pin index to timing arc

        };

        class Assignment {
            public:
                Assignment(std::string lval, std::string rval)
                    : lval_(lval)
                    , rval_(rval)
                    {}

                void print_verilog(std::ostream& os, std::string indent) {
                    os << indent << "assign " << lval_ << " = " << rval_ << ";\n";
                }
            private:
                std::string lval_;
                std::string rval_;
        };
    private: //NetlistVisitor interface functions

        void visit_top_impl(const char* top_level_name) { 
            top_module_name_ = top_level_name;
        }

        void visit_atom_impl(const t_pb* atom) { 
            const t_model* model = logical_block[atom->logical_block].model;

            if(model->name == std::string("input")) {
                inputs_.emplace_back(make_io(atom, PortDir::IN));
            } else if(model->name == std::string("output")) {
                outputs_.emplace_back(make_io(atom, PortDir::OUT));
            } else if(model->name == std::string("names")) {
                cell_instances_.push_back(make_lut_instance(atom));
            }
        }

        void finish_impl() {
            
            print_verilog();

            print_sdf();
        }

    private: //Helper functions

        void print_verilog(int depth=0) {
            verilog_os_ << indent(depth) << "//Verilog generated by VPR from post-place-and-route implementation\n";
            verilog_os_ << indent(depth) << "module " << top_module_name_ << " (\n";
            for(auto iter = inputs_.begin(); iter != inputs_.end(); ++iter) {
                verilog_os_ << indent(depth+1) << "input " << *iter;
                if(iter + 1 != inputs_.end() || outputs_.size() > 0) {
                   verilog_os_ << ",";
                }
                verilog_os_ << "\n";
            }

            for(auto iter = outputs_.begin(); iter != outputs_.end(); ++iter) {
                verilog_os_ << indent(depth+1) << "output " << *iter;
                if(iter + 1 != outputs_.end()) {
                   verilog_os_ << ",";
                }
                verilog_os_ << "\n";
            }
            verilog_os_ << indent(depth) << ");\n" ;

            verilog_os_ << "\n";
            verilog_os_ << indent(depth+1) << "//Wires\n";
            for(auto& kv : logical_net_drivers_) {
                verilog_os_ << indent(depth+1) << "wire " << kv.second.first << ";\n";
            }
            for(auto& kv : logical_net_sinks_) {
                for(auto& wire_tnode_pair : kv.second) {
                    verilog_os_ << indent(depth+1) << "wire " << wire_tnode_pair.first << ";\n";
                }
            }

            verilog_os_ << "\n";
            verilog_os_ << indent(depth+1) << "//IO assignments\n";
            for(auto& assign : assignments_) {
                assign.print_verilog(verilog_os_, indent(depth+1));
            }

            verilog_os_ << "\n";
            verilog_os_ << indent(depth+1) << "//Interconnect\n";
            for(const auto& kv : logical_net_sinks_) {
                int atom_net_idx = kv.first;
                auto driver_iter = logical_net_drivers_.find(atom_net_idx);
                assert(driver_iter != logical_net_drivers_.end());
                const auto& driver_wire = driver_iter->second.first;

                for(auto& sink_wire_tnode_pair : kv.second) {
                    std::string inst_name = interconnect_name(driver_wire, sink_wire_tnode_pair.first);
                    verilog_os_ << indent(depth+1) << "fpga_interconnect " << inst_name;
                    verilog_os_ << "(" << driver_wire << ", " << sink_wire_tnode_pair.first << ");\n\n";
                }
            }

            verilog_os_ << "\n";
            verilog_os_ << indent(depth+1) << "//Cell instances\n";
            for(auto& inst : cell_instances_) {
                inst.print_verilog(verilog_os_, indent(depth+1));
            }

            verilog_os_ << "\n";
            verilog_os_ << indent(depth) << "endmodule\n";
        }

        void print_sdf(int depth=0) {
            sdf_os_ << indent(depth) << "(DELAYFILE\n";
            sdf_os_ << indent(depth+1) << "(SDFVERSION \"2.1\")\n";
            sdf_os_ << indent(depth+1) << "(DESIGN \""<< blif_circuit_name << "\")\n";
            sdf_os_ << indent(depth+1) << "(VENDOR \"verilog-to-routing\")\n";
            sdf_os_ << indent(depth+1) << "(PROGRAM \"vpr\")\n";
            sdf_os_ << indent(depth+1) << "(VERSION \"" << BUILD_VERSION << "\")\n";
            sdf_os_ << indent(depth+1) << "(DIVIDER /)\n";
            sdf_os_ << indent(depth+1) << "(TIMESCALE 1 ps)\n";
            sdf_os_ << "\n";

            //Interconnect
            for(const auto& kv : logical_net_sinks_) {
                int atom_net_idx = kv.first;
                auto driver_iter = logical_net_drivers_.find(atom_net_idx);
                assert(driver_iter != logical_net_drivers_.end());
                auto driver_wire = driver_iter->second.first;
                auto driver_tnode = driver_iter->second.second;

                for(auto& sink_wire_tnode_pair : kv.second) {
                    auto sink_wire = sink_wire_tnode_pair.first;
                    auto sink_tnode = sink_wire_tnode_pair.second;

                    sdf_os_ << indent(depth+1) << "(CELL\n";
                    sdf_os_ << indent(depth+2) << "(CELLTYPE \"fpga_interconnect\")\n";
                    sdf_os_ << indent(depth+2) << "(INSTANCE " << interconnect_name(driver_wire, sink_wire) << ")\n";
                    sdf_os_ << indent(depth+2) << "(DELAY\n";
                    sdf_os_ << indent(depth+3) << "(ABSOLUTE\n";

                    int delay = get_delay_ps(driver_tnode, sink_tnode);

                    std::stringstream delay_triple;
                    delay_triple << "(" << delay << ":" << delay << ":" << delay << ")";

                    sdf_os_ << indent(depth+4) << "(IOPATH datain dataout " << delay_triple.str() << " " << delay_triple.str() << ")\n";
                    sdf_os_ << indent(depth+3) << ")\n";
                    sdf_os_ << indent(depth+2) << ")\n";
                    sdf_os_ << indent(depth+1) << ")\n";
                    sdf_os_ << indent(depth) << "\n";
                }
            }

            //Cells
            for(auto& inst : cell_instances_) {
                sdf_os_ << indent(depth+1) << "(CELL\n";
                sdf_os_ << indent(depth+2) << "(CELLTYPE \"" << inst.type() << "\")\n";
                sdf_os_ << indent(depth+2) << "(INSTANCE " << inst.instance_name()<< ")\n";
                sdf_os_ << indent(depth+2) << "(DELAY\n";
                sdf_os_ << indent(depth+3) << "(ABSOLUTE\n";
                
                for(auto& pin_arc_pair : inst.timing_arcs()) {
                    auto arc = pin_arc_pair.second;

                    int delay_ps = get_delay_ps(arc.delay());

                    std::stringstream delay_triple;
                    delay_triple << "(" << delay_ps << ":" << delay_ps << ":" << delay_ps << ")";

                    sdf_os_ << indent(depth+4) << "(IOPATH " << arc.source_name() << " " << arc.sink_name();
                    sdf_os_ << " " << delay_triple.str() << " " << delay_triple.str() << ")\n";
                }

                sdf_os_ << indent(depth+3) << ")\n";
                sdf_os_ << indent(depth+2) << ")\n";
                sdf_os_ << indent(depth+1) << ")\n";
                sdf_os_ << indent(depth) << "\n";
            }

            sdf_os_ << indent(depth) << ")\n";
        }

        std::string escape_name(const char* name) {
            std::string escaped_name = name;
            for(size_t i = 0; i < escaped_name.size(); i++) {
                //Replace invalid verilog characters (e.g. '^' , '~' , '[' , etc. ) with '_'
                if(escaped_name[i] == '^' || 
                    (int) escaped_name[i] < 48 || 
                   ((int) escaped_name[i] > 57 && (int) escaped_name[i] < 65) || 
                   ((int) escaped_name[i] > 90 && (int) escaped_name[i] < 97) ||
                    (int) escaped_name[i] > 122) {
                    escaped_name[i]='_';
                }
            }
            return escaped_name;
        }

        int find_num_inputs(const t_pb* pb) {
            int count = 0;
            for(int i = 0; i < pb->pb_graph_node->num_input_ports; i++) {
                count += pb->pb_graph_node->num_input_pins[i];
            }
            return count;
        }

        std::string make_inst_wire(int atom_net_idx, int tnode_id, std::string inst_name, PortDir dir, int port_idx, int pin_idx) {
            std::stringstream ss;
            ss << inst_name;
            if(dir == PortDir::IN) {
                ss << "_input";
            } else {
                assert(dir == PortDir::OUT);
                ss << "_output";
            }
            ss << "_" << port_idx;
            ss << "_" << pin_idx;

            std::string wire_name = ss.str();

            auto value = std::make_pair(wire_name, tnode_id);
            if(dir == PortDir::IN) {
                //Add the sink
                logical_net_sinks_[atom_net_idx].push_back(value);

            } else {
                //Add the driver
                auto ret = logical_net_drivers_.insert(std::make_pair(atom_net_idx, value));
                assert(ret.second); //Was inserted, drivers are unique
            }

            return wire_name;
        }

        std::string make_io(const t_pb* atom, PortDir dir) {
            std::string io_name = escape_name(atom->name);  
            

            const t_pb_graph_node* pb_graph_node = atom->pb_graph_node;

            int cluster_pin_idx = -1;
            if(dir == PortDir::IN) {
                assert(pb_graph_node->num_output_ports == 1); //One output port
                assert(pb_graph_node->num_output_pins[0] == 1); //One output pin
                cluster_pin_idx = pb_graph_node->output_pins[0][0].pin_count_in_cluster; //Unique pin index in cluster

            } else {
                assert(pb_graph_node->num_input_ports == 1); //One input port
                assert(pb_graph_node->num_input_pins[0] == 1); //One input pin
                cluster_pin_idx = pb_graph_node->input_pins[0][0].pin_count_in_cluster; //Unique pin index in cluster

                //Trip off the starting 'out_' that vpr adds to uniqify outputs
                //this makes the port names match the input blif file
                io_name = std::string(io_name.begin() + 4, io_name.end());
            }

            const t_block* top_block = find_top_block(atom);

            int atom_net_idx = top_block->pb_route[cluster_pin_idx].atom_net_idx; //Connected net in atom netlist

            //Port direction is inverted (inputs drive internal nets, outputs sink internal nets)
            PortDir wire_dir = (dir == PortDir::IN) ? PortDir::OUT : PortDir::IN;

            //Look up the tnode associated with this pin (used for delay calculation)
            int tnode_id = find_tnode(atom, cluster_pin_idx);

            auto wire_name = make_inst_wire(atom_net_idx, tnode_id, io_name, wire_dir, 0, 0);

            //Connect the wires to to I/Os with assign statements
            if(wire_dir == PortDir::IN) {
                assignments_.emplace_back(io_name, wire_name);
            } else {
                assignments_.emplace_back(wire_name, io_name);
            }
            
            return io_name;
        }

        Instance make_lut_instance(const t_pb* atom)  {
            //Determine what size LUT
            int lut_size = find_num_inputs(atom);

            //Determine the instance type
            std::stringstream ss;
            ss << "LUT_" << lut_size;
            auto inst_type = ss.str();

            //Determine the truth table
            std::stringstream lut_mask_param_ss;
            int lut_bits = (1 << lut_size);
            lut_mask_param_ss << lut_bits;
            lut_mask_param_ss << "'b";
            lut_mask_param_ss << load_lut_mask(lut_size, atom);
            std::string lut_mask_param = lut_mask_param_ss.str();

            //Determine the instance name
            auto inst_name = "lut_" + escape_name(atom->name);

            //Determine the port connections
            std::map<std::string,std::string> port_conns;

            const t_pb_graph_node* pb_graph_node = atom->pb_graph_node;
            assert(pb_graph_node->num_input_ports == 1); //LUT has one input port

            const t_block* top_block = find_top_block(atom);

            //Add inputs adding connections
            std::map<int,Arc> timing_arcs;
            for(int pin_idx = 0; pin_idx < pb_graph_node->num_input_pins[0]; pin_idx++) {
                int cluster_pin_idx = pb_graph_node->input_pins[0][pin_idx].pin_count_in_cluster; //Unique pin index in cluster
                int atom_net_idx = top_block->pb_route[cluster_pin_idx].atom_net_idx; //Connected net in atom netlist

                std::string port_name = "in_" + std::to_string(pin_idx);
                if(atom_net_idx == OPEN) {
                    //Disconnected

                    //We ground disconnected LUT input pins
                    auto ret = port_conns.insert(std::make_pair(port_name, "1'b0")); 
                    assert(ret.second); //Was inserted
                } else {
                    //Connected to a net
                    
                    //Look up the tnode associated with this pin (used for delay calculation)
                    int tnode_id = find_tnode(atom, cluster_pin_idx);

                    std::string input_net = make_inst_wire(atom_net_idx, tnode_id, inst_name, PortDir::IN, 0, pin_idx);
                    auto ret = port_conns.insert(std::make_pair(port_name, input_net)); 
                    assert(ret.second); //Was inserted


                    //Record the timing arc
                    std::string source_name = "inter" + std::to_string(pin_idx) + "/datain";
                    std::string sink_name = "inter" + std::to_string(pin_idx) + "/dataout";

                    assert(tnode[tnode_id].num_edges == 1);
                    float delay = tnode[tnode_id].out_edges[0].Tdel;
                    Arc timing_arc(source_name, sink_name, delay);

                    timing_arcs.insert(std::make_pair(pin_idx,timing_arc));
                }
            }

            //Add the single output connection
            {
                assert(pb_graph_node->num_output_ports == 1); //LUT has one output port
                assert(pb_graph_node->num_output_pins[0] == 1); //LUT has one output pin
                int cluster_pin_idx = pb_graph_node->output_pins[0][0].pin_count_in_cluster; //Unique pin index in cluster
                int atom_net_idx = top_block->pb_route[cluster_pin_idx].atom_net_idx; //Connected net in atom netlist

                std::string port_name = "out";
                if(atom_net_idx == OPEN) {
                    //Disconnected

                    //We leave disconnected LUT output pins disconnected
                    auto ret = port_conns.insert(std::make_pair(port_name, "")); 
                    assert(ret.second); //Was inserted
                } else {
                    //Connected to a net

                    //Look up the tnode associated with this pin (used for delay calculation)
                    int tnode_id = find_tnode(atom, cluster_pin_idx);

                    std::string input_net = make_inst_wire(atom_net_idx, tnode_id, inst_name, PortDir::OUT, 0, 0);
                    auto ret = port_conns.insert(std::make_pair(port_name, input_net)); 
                    assert(ret.second); //Was inserted
                }
            }

            auto inst = Instance(inst_type, lut_mask_param, inst_name, port_conns, timing_arcs);

            return inst;
        }

        const t_block* find_top_block(const t_pb* curr) {
            //TODO: this is not very efficient...
            const t_pb* top_pb = find_top_clb(curr); 

            for(int i = 0; i < num_blocks; i++) {
                if(block[i].pb == top_pb) {
                    return &block[i];
                }
            }
            assert(false);
        }

        const t_pb* find_top_clb(const t_pb* curr) {
            //Walk up through the pb graph until curr
            //has no parent, at which point it will be the top pb
            const t_pb* parent = curr->parent_pb;
            while(parent != nullptr) {
                curr = parent;
                parent = curr->parent_pb;
            }
            return curr;
        }

        int find_tnode(const t_pb* atom, int cluster_pin_idx) {

            int clb_index = logical_block[atom->logical_block].clb_index;
            int tnode_id = pin_id_to_tnode_lookup_[clb_index][cluster_pin_idx];

            assert(tnode_id != OPEN);

            return tnode_id;
        }

        std::string load_lut_mask(size_t num_inputs, const t_pb* atom) {
            const t_model* model = logical_block[atom->logical_block].model;
            assert(model->name == std::string("names"));

            int lut_bits = (1 << num_inputs);

            //Initialize LUT mask to all false
            std::string lut_mask = std::string(lut_bits, '0'); 

            //VPR stores the truth table as in BLIF
            //Each row of the table (i.e. a c-string) is stored in a linked list 
            //
            //The c-string is the literal row from BLIF, e.g. "0 1" for an inverter, "11 1" for an AND2
            t_linked_vptr* truth_table_row_ptr = logical_block[atom->logical_block].truth_table;
            
            //Process each row
            while(truth_table_row_ptr != nullptr) {
                const std::string truth_table_row = (const char*) truth_table_row_ptr->data_vptr;

                auto truth_val_iter = truth_table_row.end() - 1;
                auto space_iter = truth_table_row.end() - 2;

                assert(*space_iter == ' ');
                
                //Extract the truth (output value) for this row
                std::string truth_value(truth_val_iter, truth_table_row.end());
                assert(truth_value == "1" || truth_value == "0");

                //Extract the input values for this row
                std::string input_values(truth_table_row.begin(), space_iter);
                assert(input_values.size() == truth_table_row.size() - 2);

                //We now pad-out the input_values to match the LUT size (ignoring connectivity)
                input_values = input_values + std::string(num_inputs - input_values.size(), '0');
                assert(input_values.size() == num_inputs);

                //Now we permute the input_values to reflect which physical LUT input is connected
                //to each logical signal
                //
                //We create a permutation array (which at index i contains the index of input_values to be placed at i)
                //which is then applied
                std::vector<size_t> permute(num_inputs);
                std::iota(permute.begin(), permute.end(), 0);

                //Determine the permutation
                //
                //We walk through the logical inputs to this atom (i.e. in the original truth table/netlist)
                //and find the corresponding input in the implementation atom (i.e. in the current netlist)
                for(size_t i = 0; i < num_inputs; i++) {
                    int logical_net = logical_block[atom->logical_block].input_nets[0][i]; //The original net in the input netlist

                    if(logical_net != OPEN) {
                        int atom_input_net = OPEN;
                        size_t j;
                        for(j = 0; j < num_inputs; j++) {
                            atom_input_net = find_atom_input_logical_net(atom, j);

                            if(logical_net == atom_input_net) {
                                break;
                            }
                        }
                        assert(atom_input_net == logical_net);

                        std::swap(permute[i], permute[j]);
                    }
                }

                //Apply the permutation
                std::string permuted_input_values(num_inputs, '0');
                for(size_t i = 0; i < num_inputs; i++) {
                    permuted_input_values[i] = input_values[permute[i]];
                }

                //Convert the set of input values to an index in the LUT mask
                //and set the corresponding entry to the truth value
                for(int lut_mask_idx : expand_input_values_to_lut_mask_index(lut_bits, permuted_input_values)) {
                    lut_mask[lut_mask_idx] = *truth_val_iter;
                }
                
                truth_table_row_ptr = truth_table_row_ptr->next;
            }

            return lut_mask;
        }

        int find_atom_input_logical_net(const t_pb* atom, int atom_input_idx) {
            const t_pb_graph_node* pb_node = atom->pb_graph_node;

            int cluster_pin_idx = pb_node->input_pins[0][atom_input_idx].pin_count_in_cluster;
            const t_block* top_clb = find_top_block(atom);
            int atom_net_idx = top_clb->pb_route[cluster_pin_idx].atom_net_idx;
            return atom_net_idx;
        }

        std::vector<int> expand_input_values_to_lut_mask_index(int lut_bits, std::string input_values) {
            //Return a vector of indicies, since a single set of input values (if they have don't cares)
            //can expend to multiplie indicies.
            //However currently we do not support don't cares in the input values.
            std::vector<int> lut_mask_indicies;


            //We invert the index here to make the actual LUT mask parameter sensible,
            //by intializing it to the highest index in the lut_mask string, and then
            //subtracting the powers for each input that is specified as true.
            //
            //For example:
            //
            //  Consider an AND2 implemented in a 6-LUT
            //  The truth table in blif looks like:
            //  .names a b a_and_b
            //  11 1
            //
            //  The corresponding input_values is "11"
            //
            //  We initialize lut_mask_idx to 63 (since there are 2^6 == 64 bits in the lut mask)
            //
            //  This index corresponds to the right-most character in the std::string
            //  used to represent the lut mask:
            //
            //      0000000000000000000000000000000000000000000000000000000000000000
            //                                                                     ^
            //
            //  which corresponds to the LSB of the LUT mask when interpreted in verilog
            //
            //  We then subtract the corresponding power (i.e. 2^i) to get the string index
            //  corresponding to the appropriate case:
            //
            //      lut_mask_index = 63 - 2^0 - 2^1 = 60
            //
            //  Which is then used to set the appropriate lutmask bit
            //  
            //      0000000000000000000000000000000000000000000000000000000000001000
            //                                                                  ^   
            int lut_mask_idx = lut_bits-1;
            for(size_t i = 0; i < input_values.size(); i++) {
                int index_power = (1 << i); 

                if(input_values[i] == '1') {
                    lut_mask_idx -= index_power;
                } else {
                    assert(input_values[i] == '0'); //Currently no support for don't cares
                }
            }
            lut_mask_indicies.push_back(lut_mask_idx);

            return lut_mask_indicies;
        }

        int get_delay_ps(float delay_sec) {

            return delay_sec * 1e12 + 0.5; //Scale and rounding
        }

        int get_delay_ps(int source_tnode, int sink_tnode) {
            float source_delay = tnode[source_tnode].T_arr;
            float sink_delay = tnode[sink_tnode].T_arr;

            float delay_sec = sink_delay - source_delay;


            return get_delay_ps(delay_sec);
        }

        std::string interconnect_name(std::string driver_wire, std::string sink_wire) {
            return "routing_segment_" + driver_wire + "_to_" + sink_wire;
        }

        std::string indent(size_t depth) {
            std::string new_indent;
            for(size_t i = 0; i < depth; ++i) {
                new_indent += indent_;
            }
            return new_indent;
        }

    private: //Data
        std::string top_module_name_;
        std::vector<std::string> inputs_;
        std::vector<std::string> outputs_;
        std::vector<Assignment> assignments_;
        std::vector<Instance> cell_instances_;
        std::vector<Instance> interconnect_instances_;

        std::map<int, std::pair<std::string,int>> logical_net_drivers_; //Value: pair of wire_name and tnode_id
        std::map<int, std::vector<std::pair<std::string,int>>> logical_net_sinks_; //Value: vector wire_name tnode_id pairs
        std::map<std::string, float> logical_net_sink_delays_;

        int** pin_id_to_tnode_lookup_;

        std::ostream& verilog_os_;
        std::ostream& sdf_os_;
        std::string indent_ = "    ";
};

void verilog_writer2() {
    std::string top_level_name = blif_circuit_name;
    std::string verilog_filename = top_level_name + "_post_synthesis.v";
    std::string sdf_filename = top_level_name + "_post_synthesis.sdf";

    std::ofstream verilog_os(verilog_filename);
    std::ofstream sdf_os(sdf_filename);

    VerilogSdfWriterVisitor visitor(verilog_os, sdf_os);

    NetlistWalker nl_walker(visitor);

    nl_walker.walk();

}
