INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fadd_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fmul_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhonc/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
