m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/home/fpgaworkspace/riscv_cpu/simulation/modelsim
vramm
Z1 !s110 1562494875
!i10b 1
!s100 Bn;^`6lWcl5Uh3mN6?^8Y2
IoY:O<f1AXLYFPL7U?W6z:2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1562486693
8/home/home/fpgaworkspace/riscv_cpu/ramm.v
F/home/home/fpgaworkspace/riscv_cpu/ramm.v
L0 40
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1562494875.000000
!s107 /home/home/fpgaworkspace/riscv_cpu/ramm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/home/fpgaworkspace/riscv_cpu|/home/home/fpgaworkspace/riscv_cpu/ramm.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+/home/home/fpgaworkspace/riscv_cpu
Z7 tCvgOpt 0
vriscv_cpu
R1
!i10b 1
!s100 `lLINgDVLB?l5g^ADBIih2
IL5R6bWh0E0oMQE5Mz>c=23
R2
R0
w1562494832
8/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v
F/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v
L0 4
R3
r1
!s85 0
31
R4
!s107 /home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/home/fpgaworkspace/riscv_cpu|/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v|
!i113 1
R5
R6
R7
