$date
	Sun Dec 28 17:05:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % rst $end
$var reg 1 & shift $end
$scope module piso_dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 ' parallel_in [3:0] $end
$var wire 1 % rst $end
$var wire 1 & shift $end
$var parameter 32 ( width $end
$var reg 1 ! serial_out $end
$var reg 4 ) shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
$end
#0
$dumpvars
bx )
b0 '
0&
1%
b0 $
1#
0"
x!
$end
#5
0!
b0 )
1"
#10
0"
0%
#15
1"
#20
0"
b1001 $
b1001 '
#25
b1001 )
1"
#30
0"
1&
0#
#35
b100 )
1!
1"
#40
0"
#45
b10 )
0!
1"
#50
0"
#55
b1 )
1"
#60
0"
#65
b0 )
1!
1"
#70
0"
0&
#75
1"
#80
0"
#85
1"
#90
0"
