# Hello World in Verilog

## Solution

```Verilog
module main;
  initial
    begin
      $display("Hello, World!");
      $finish;
    end
endmodule

```