-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits_hmm\hdlsrc\fec_ber_hw_V2\soft_demodulation_src_From_SSR3.vhd
-- Created: 2022-10-27 17:56:31
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: soft_demodulation_src_From_SSR3
-- Source Path: fec_ber_hw_V2/Soft Demodulation/From SSR3
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.soft_demodulation_src_Soft_Demodulation_pkg.ALL;

ENTITY soft_demodulation_src_From_SSR3 IS
  PORT( data_ssr                          :   IN    vector_of_std_logic_vector32(0 TO 3);  -- uint32 [4]
        data_wide                         :   OUT   std_logic_vector(127 DOWNTO 0)  -- ufix128
        );
END soft_demodulation_src_From_SSR3;


ARCHITECTURE rtl OF soft_demodulation_src_From_SSR3 IS

  -- Signals
  SIGNAL data_ssr_3                       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL data_ssr_2                       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL data_ssr_1                       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL data_ssr_0                       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL bit_concat_out1                  : unsigned(127 DOWNTO 0);  -- ufix128

BEGIN
  data_ssr_3 <= unsigned(data_ssr(3));

  data_ssr_2 <= unsigned(data_ssr(2));

  data_ssr_1 <= unsigned(data_ssr(1));

  data_ssr_0 <= unsigned(data_ssr(0));

  bit_concat_out1 <= data_ssr_3 & data_ssr_2 & data_ssr_1 & data_ssr_0;

  data_wide <= std_logic_vector(bit_concat_out1);

END rtl;

