Source Block: hdl/library/common/ad_mux_core.v@46:56@HdlStmAssign
  output [CH_W-1:0] data_out
);

wire [CH_W-1:0] data_out_loc;

assign data_out_loc = data_in >> CH_W*ch_sel;

generate if (EN_REG) begin
  reg [CH_W-1:0] data_out_reg;
  always @(posedge clk) begin
    data_out_reg <= data_out_loc;

Diff Content:
- 51 assign data_out_loc = data_in >> CH_W*ch_sel;
+ 51   assign data_out_loc = data_in >> CH_W*ch_sel;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_mux_core.v@48:66

wire [CH_W-1:0] data_out_loc;

assign data_out_loc = data_in >> CH_W*ch_sel;

generate if (EN_REG) begin
  reg [CH_W-1:0] data_out_reg;
  always @(posedge clk) begin
    data_out_reg <= data_out_loc;
  end
  assign data_out = data_out_reg;
end else begin
  assign data_out = data_out_loc;
end
endgenerate

endmodule



