FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 28052.0.0 7bca2b83c7f4 */
/* bench 28052.0.1 a7828d1f005b */
/* bench 28052.0.2 2ccda0ef26da */
/* bench 28052.0.3 94feb1e613db */
/* bench 28052.0.4 6532617c741c */
/* bench 28052.0.5 0efcad1b4d12 */
/* bench 28052.0.6 9f0f90863ac8 */
/*
 * Copyright (C) 2020 Google, Inc
 */

#ifndef _ASM_RISCV_CLINT_H
#define _ASM_RISCV_CLINT_H

#include <linux/types.h>
#include <asm/mmio.h>

#ifdef CONFIG_RISCV_M_MODE
/*
 * This lives in the CLINT driver, but is accessed directly by timex.h to avoid
 * any overhead when accessing the MMIO timer.
 *
 * The ISA defines mtime as a 64-bit memory-mapped register that increments at
 * a constant frequency, but it doesn't define some other constraints we depend
 * on (most notably ordering constraints, but also some simpler stuff like the
 * memory layout).  Thus, this is called "clint_time_val" instead of something
 * like "riscv_mtime", to signify that these non-ISA assumptions must hold.
/* bench 26879.2.0 7271a6145e39 */
 */
/* bench 19511.0.0 8b4bc5be5b64 */
/* bench 19511.0.1 41bf44fcc029 */
/* bench 19511.0.2 774cfe824073 */
/* bench 19511.0.3 60117753616c */
/* bench 19511.0.4 39a6199375ba */
/* bench 19511.0.5 ce688b6086c6 */
/* bench 19511.0.6 880bb2660676 */
/* bench 19511.0.7 5e9ba8fff000 */
/* bench 19511.0.8 fc5840fb92a5 */
#endif
