

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:45:32 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        4-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  101|  101|  101|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1   |  100|  100|        10|          -|          -|    10|    no    |
        | + KNNVOTE2  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.88ns
ST_2: agg_result_V_s [1/1] 0.00ns
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

ST_2: i_val_V [1/1] 0.00ns
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

ST_2: min [1/1] 0.00ns
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

ST_2: exitcond1 [1/1] 1.88ns
:3  %exitcond1 = icmp eq i4 %i_val_V, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_V [1/1] 0.80ns
:5  %i_V = add i4 %i_val_V, 1

ST_2: stg_12 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_2: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_val_V, i2 0)

ST_2: tmp_10_cast [1/1] 0.00ns
:3  %tmp_10_cast = zext i6 %tmp to i7

ST_2: stg_17 [1/1] 1.57ns
:4  br label %3

ST_2: stg_18 [1/1] 0.00ns
:0  ret i4 %agg_result_V_s


 <State 3>: 4.11ns
ST_3: p_1 [1/1] 0.00ns
:0  %p_1 = phi i3 [ 0, %2 ], [ %j_V, %4 ]

ST_3: min_1 [1/1] 0.00ns
:1  %min_1 = phi i8 [ 0, %2 ], [ %sum, %4 ]

ST_3: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %p_1, -4

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_V [1/1] 0.80ns
:4  %j_V = add i3 %p_1, 1

ST_3: stg_24 [1/1] 0.00ns
:5  br i1 %exitcond, label %._crit_edge, label %4

ST_3: tmp_7_cast [1/1] 0.00ns
:1  %tmp_7_cast = zext i3 %p_1 to i7

ST_3: tmp_s [1/1] 1.72ns
:2  %tmp_s = add i7 %tmp_10_cast, %tmp_7_cast

ST_3: tmp_11_cast [1/1] 0.00ns
:3  %tmp_11_cast = zext i7 %tmp_s to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:4  %knn_set_V_addr = getelementptr [40 x i6]* %knn_set_V, i64 0, i64 %tmp_11_cast

ST_3: knn_set_V_load [2/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_3: min_1_cast [1/1] 0.00ns
._crit_edge:0  %min_1_cast = zext i8 %min_1 to i32

ST_3: tmp_6 [1/1] 2.52ns
._crit_edge:1  %tmp_6 = icmp slt i32 %min_1_cast, %min

ST_3: agg_result_V_0_agg_result_V_s [1/1] 1.37ns
._crit_edge:2  %agg_result_V_0_agg_result_V_s = select i1 %tmp_6, i4 %i_val_V, i4 %agg_result_V_s

ST_3: min_2_min [1/1] 1.37ns
._crit_edge:3  %min_2_min = select i1 %tmp_6, i32 %min_1_cast, i32 %min

ST_3: empty_4 [1/1] 0.00ns
._crit_edge:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_9)

ST_3: stg_35 [1/1] 0.00ns
._crit_edge:5  br label %1


 <State 4>: 4.11ns
ST_4: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

ST_4: knn_set_V_load [1/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_4: tmp_8_cast [1/1] 0.00ns
:6  %tmp_8_cast = zext i6 %knn_set_V_load to i8

ST_4: sum [1/1] 1.72ns
:7  %sum = add i8 %min_1, %tmp_8_cast

ST_4: stg_40 [1/1] 0.00ns
:8  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5                         (br               ) [ 01111]
agg_result_V_s                (phi              ) [ 00111]
i_val_V                       (phi              ) [ 00111]
min                           (phi              ) [ 00111]
exitcond1                     (icmp             ) [ 00111]
empty                         (speclooptripcount) [ 00000]
i_V                           (add              ) [ 01111]
stg_12                        (br               ) [ 00000]
stg_13                        (specloopname     ) [ 00000]
tmp_9                         (specregionbegin  ) [ 00011]
tmp                           (bitconcatenate   ) [ 00000]
tmp_10_cast                   (zext             ) [ 00011]
stg_17                        (br               ) [ 00111]
stg_18                        (ret              ) [ 00000]
p_1                           (phi              ) [ 00010]
min_1                         (phi              ) [ 00011]
exitcond                      (icmp             ) [ 00111]
empty_3                       (speclooptripcount) [ 00000]
j_V                           (add              ) [ 00111]
stg_24                        (br               ) [ 00000]
tmp_7_cast                    (zext             ) [ 00000]
tmp_s                         (add              ) [ 00000]
tmp_11_cast                   (zext             ) [ 00000]
knn_set_V_addr                (getelementptr    ) [ 00001]
min_1_cast                    (zext             ) [ 00000]
tmp_6                         (icmp             ) [ 00000]
agg_result_V_0_agg_result_V_s (select           ) [ 01111]
min_2_min                     (select           ) [ 01111]
empty_4                       (specregionend    ) [ 00000]
stg_35                        (br               ) [ 01111]
stg_36                        (specloopname     ) [ 00000]
knn_set_V_load                (load             ) [ 00000]
tmp_8_cast                    (zext             ) [ 00000]
sum                           (add              ) [ 00111]
stg_40                        (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="knn_set_V_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="6" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="7" slack="0"/>
<pin id="46" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="6" slack="0"/>
<pin id="51" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_load/3 "/>
</bind>
</comp>

<comp id="54" class="1005" name="agg_result_V_s_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="1"/>
<pin id="56" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_s (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="agg_result_V_s_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="4" slack="1"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_s/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_val_V_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="1"/>
<pin id="68" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_val_V (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_val_V_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_val_V/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="min_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="min_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="p_1_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_1_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="min_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="1"/>
<pin id="103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="min_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="8" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exitcond1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_10_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_7_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="1"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_11_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="min_1_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_1_cast/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="agg_result_V_0_agg_result_V_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="1"/>
<pin id="176" dir="0" index="2" bw="4" slack="1"/>
<pin id="177" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="min_2_min_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_8_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sum_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_10_cast_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="220" class="1005" name="knn_set_V_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="agg_result_V_0_agg_result_V_s_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_s "/>
</bind>
</comp>

<comp id="230" class="1005" name="min_2_min_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="58" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="70" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="70" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="70" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="94" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="94" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="94" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="166"><net_src comp="105" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="78" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="66" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="54" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="167" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="163" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="78" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="49" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="101" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="119" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="210"><net_src comp="133" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="218"><net_src comp="143" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="223"><net_src comp="42" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="228"><net_src comp="173" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="233"><net_src comp="181" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="238"><net_src comp="193" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : knn_set_V | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_V : 1
		stg_12 : 2
		tmp : 1
		tmp_10_cast : 2
		stg_18 : 1
	State 3
		exitcond : 1
		j_V : 1
		stg_24 : 2
		tmp_7_cast : 1
		tmp_s : 2
		tmp_11_cast : 3
		knn_set_V_addr : 4
		knn_set_V_load : 5
		min_1_cast : 1
		tmp_6 : 2
		agg_result_V_0_agg_result_V_s : 3
		min_2_min : 3
	State 4
		tmp_8_cast : 1
		sum : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|  select  | agg_result_V_0_agg_result_V_s_fu_173 |    0    |    4    |
|          |           min_2_min_fu_181           |    0    |    32   |
|----------|--------------------------------------|---------|---------|
|          |              i_V_fu_119              |    0    |    4    |
|    add   |              j_V_fu_143              |    0    |    3    |
|          |             tmp_s_fu_153             |    0    |    6    |
|          |              sum_fu_193              |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |           exitcond1_fu_113           |    0    |    2    |
|   icmp   |            exitcond_fu_137           |    0    |    2    |
|          |             tmp_6_fu_167             |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|              tmp_fu_125              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          tmp_10_cast_fu_133          |    0    |    0    |
|          |           tmp_7_cast_fu_149          |    0    |    0    |
|   zext   |          tmp_11_cast_fu_158          |    0    |    0    |
|          |           min_1_cast_fu_163          |    0    |    0    |
|          |           tmp_8_cast_fu_189          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    72   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|agg_result_V_0_agg_result_V_s_reg_225|    4   |
|        agg_result_V_s_reg_54        |    4   |
|             i_V_reg_202             |    4   |
|            i_val_V_reg_66           |    4   |
|             j_V_reg_215             |    3   |
|        knn_set_V_addr_reg_220       |    6   |
|            min_1_reg_101            |    8   |
|          min_2_min_reg_230          |   32   |
|              min_reg_78             |   32   |
|              p_1_reg_90             |    3   |
|             sum_reg_235             |    8   |
|         tmp_10_cast_reg_207         |    7   |
+-------------------------------------+--------+
|                Total                |   115  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_49   |  p0  |   2  |   6  |   12   ||    6    |
| agg_result_V_s_reg_54 |  p0  |   2  |   4  |    8   ||    4    |
|     i_val_V_reg_66    |  p0  |   2  |   4  |    8   ||    4    |
|       min_reg_78      |  p0  |   2  |  32  |   64   ||    32   |
|     min_1_reg_101     |  p0  |   2  |   8  |   16   ||    8    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   108  ||  7.855  ||    54   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   54   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   115  |   126  |
+-----------+--------+--------+--------+
