#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct 21 02:22:21 2021
# Process ID: 56643
# Current directory: /data/vap/vitis-nix-config
# Command line: vivado -log ./logfiles/vivado/vivado.log -journal ./logfiles/vivado/vivado.jou
# Log file: /data/vap/vitis-nix-config/./logfiles/vivado/vivado.log
# Journal file: /data/vap/vitis-nix-config/./logfiles/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data/vap/vitis-nix-config/thermostat.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/data/vap/vitis-nix-config/thermostat.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 7774.387 ; gain = 76.246 ; free physical = 1288 ; free virtual = 9637
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'thermostat'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'thermostat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj thermostat_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xelab -wto 17f5697a1aec4b0aab2972ca1e057f38 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_behav xil_defaultlib.thermostat -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 17f5697a1aec4b0aab2972ca1e057f38 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_behav xil_defaultlib.thermostat -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thermostat_behav -key {Behavioral:sim_1:Functional:thermostat} -tclbatch {thermostat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source thermostat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thermostat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7890.531 ; gain = 65.832 ; free physical = 603 ; free virtual = 8983
set_property top thermostat_simulation [current_fileset]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top thermostat_simulation [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'thermostat_simulation'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'thermostat_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj thermostat_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/data/vap/vitis-nix-config/src/rtl/thermostat_simulation.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermostat_simulation'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xelab -wto 17f5697a1aec4b0aab2972ca1e057f38 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_simulation_behav xil_defaultlib.thermostat_simulation -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 17f5697a1aec4b0aab2972ca1e057f38 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_simulation_behav xil_defaultlib.thermostat_simulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 7 [/data/vap/vitis-nix-config/src/rtl/thermostat_simulation.vhdl:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thermostat_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 02:24:05 2021...
