Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,50
design__inferred_latch__count,0
design__instance__count,452
design__instance__area,4448.91
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000030929717468097806
power__switching__total,0.000018076938431477174
power__leakage__total,0.0000015425807760038879
power__total,0.000050549235311336815
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,7.904457756512318
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.151831662651174
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,8.115071511132372
timing__setup__ws__corner:nom_slow_1p08V_125C,7.900796684962772
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,7.979477748854
timing__setup__ws__corner:nom_typ_1p20V_25C,9.323988955945127
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,7.904457756512318
timing__setup__ws,7.900796684962772
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,452
design__instance__area__stdcell,4448.91
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.153721
design__instance__utilization__stdcell,0.153721
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,51
design__instance__area__class:inverter,279.418
design__instance__count__class:sequential_cell,7
design__instance__area__class:sequential_cell,330.221
design__instance__count__class:multi_input_combinational_cell,356
design__instance__area__class:multi_input_combinational_cell,3498.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,38
design__instance__area__class:timing_repair_buffer,341.107
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6988.86
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,478
route__net__special,2
route__drc_errors__iter:0,166
route__wirelength__iter:0,7864
route__drc_errors__iter:1,87
route__wirelength__iter:1,7782
route__drc_errors__iter:2,53
route__wirelength__iter:2,7802
route__drc_errors__iter:3,11
route__wirelength__iter:3,7773
route__drc_errors__iter:4,0
route__wirelength__iter:4,7762
route__drc_errors,0
route__wirelength,7762
route__vias,2412
route__vias__singlecut,2412
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,122.57
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,353
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,353
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,353
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,353
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000329384
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000299096
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,6.57253E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000299096
design_powergrid__voltage__worst,0.00000299096
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000329384
design_powergrid__drop__worst__net:VPWR,0.00000329384
design_powergrid__voltage__worst__net:VGND,0.00000299096
design_powergrid__drop__worst__net:VGND,0.00000299096
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.19000000000000019344660422138115762891175108961760997772216796875E-7
ir__drop__worst,0.0000032899999999999998405333760664870368373158271424472332000732421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
