#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Mar 19 15:54:16 2019
# Process ID: 6588
# Current directory: C:/Users/lauro/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1884 C:\Users\lauro\lab4\lab4.xpr
# Log file: C:/Users/lauro/lab4/vivado.log
# Journal file: C:/Users/lauro/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lauro/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lauro/led_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_led_ip_0_0' generated file not found 'c:/Users/lauro/lab4/lab4.srcs/sources_1/bd/system/OneDrive/Documents/lab3_user_logic.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_led_ip_0_0' generated file not found 'c:/Users/lauro/lab4/lab4.srcs/sources_1/bd/system/OneDrive/Documents/lab3_user_logic.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 841.625 ; gain = 211.754
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lauro/lab4/lab4.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switchs
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/lauro/lab4/lab4.srcs/sources_1/bd/system/system.bd>
launch_sdk -workspace C:/Users/lauro/lab4/lab4.sdk -hwspec C:/Users/lauro/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lauro/lab4/lab4.sdk -hwspec C:/Users/lauro/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 15:56:51 2019...
