#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 26 09:39:22 2021
# Process ID: 10488
# Current directory: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15928 C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Lab2\lab2\lab2.xpr
# Log file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/vivado.log
# Journal file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 834.816 ; gain = 204.859
update_compile_order -fileset sources_1
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Successfully read diagram <design_1> from BD file <C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.770 ; gain = 40.250
save_project_as Midterm1B_KuldeepGohil C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil'
Wrote  : <C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1377.770 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets buttons_GPIO] [get_bd_cells buttons]
delete_bd_objs [get_bd_intf_ports btns_4bits]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
endgroup
set_property location {4 1280 201} [get_bd_cells axi_gpio_0]
set_property location {3 1249 227} [get_bd_cells axi_gpio_0]
set_property name LEDs [get_bd_cells axi_gpio_0]
set_property name leds_4bits [get_bd_intf_ports btns_4bits]
set_property name LEDs [get_bd_intf_ports leds_4bits]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells LEDs]
endgroup
validate_bd_design
WARNING: [BD 41-1771] Block interface /LEDs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'leds_4bits'. This interface is connected to an external interface /LEDs, whose name 'LEDs' does not match with the board interface name 'leds_4bits'.
This is a visual-only issue - this interface /LEDs/GPIO will be connected to board interface 'leds_4bits'. If desired, please change the name of this port /LEDs manually.
save_bd_design
Wrote  : <C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Midterm1\Midterm1B_KuldeepGohil\Midterm1B_KuldeepGohil.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /LEDs/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'leds_4bits'. This interface is connected to an external interface /LEDs, whose name 'LEDs' does not match with the board interface name 'leds_4bits'.
This is a visual-only issue - this interface /LEDs/GPIO will be connected to board interface 'leds_4bits'. If desired, please change the name of this port /LEDs manually.
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LEDs .
Exporting to file C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Feb 26 09:45:10 2021] Launched design_1_auto_pc_0_synth_1, design_1_axi_gpio_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_gpio_0_2_synth_1: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/design_1_axi_gpio_0_2_synth_1/runme.log
synth_1: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/synth_1/runme.log
[Fri Feb 26 09:45:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/runme.log
write_bd_layout -format pdf -orientation portrait C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/midterm1BlockDiagram.pdf
C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/midterm1BlockDiagram.pdf
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1939.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1939.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2055.453 ; gain = 677.684
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/design_1_wrapper.sysdef C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Feb 26 11:49:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/runme.log
file copy -force C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/design_1_wrapper.sysdef C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Fri Feb 26 12:56:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Feb 26 13:03:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2250.578 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2250.578 ; gain = 0.000
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/LEDs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/switches/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/switches/U0'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/switches/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/switches/U0'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/LEDs/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/LEDs/U0'
Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/LEDs/U0'
Finished Parsing XDC File [c:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/LEDs/U0'
Parsing XDC File [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Midterm1/Midterm1B_KuldeepGohil/Midterm1B_KuldeepGohil.srcs/constrs_1/new/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2543.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 13:32:25 2021...
