// Seed: 2304345193
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4;
  logic id_5;
  assign id_5 = id_4;
  assign id_2 = 1;
  type_12(
      id_1, 1, id_0
  ); type_13(
      1, 1, 1
  );
  logic id_6 = 1;
  type_15(
      id_4, 1
  );
  logic id_7;
  assign id_6 = 1;
endmodule
