"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[7087],{6045:e=>{e.exports=JSON.parse('{"title":"Verificare","slug":"/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/","navigation":{"previous":{"title":"Design reportat la descriere hardware","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Design/Teorie/"},"next":{"title":"Verificarea circuitelor digitale","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/"}}}')}}]);