Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan  1 20:01:02 2023
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.899        0.000                      0                  120        0.213        0.000                      0                  120       41.160        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.899        0.000                      0                  120        0.213        0.000                      0                  120       41.160        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.899ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.082ns (22.854%)  route 3.652ns (77.146%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.406     9.882    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    88.182    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 77.899    

Slack (MET) :             77.899ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.082ns (22.854%)  route 3.652ns (77.146%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.406     9.882    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    88.182    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[1]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 77.899    

Slack (MET) :             77.899ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.082ns (22.854%)  route 3.652ns (77.146%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.406     9.882    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    88.182    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[2]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 77.899    

Slack (MET) :             77.899ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.082ns (22.854%)  route 3.652ns (77.146%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.406     9.882    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    88.182    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[5]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 77.899    

Slack (MET) :             77.899ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.082ns (22.854%)  route 3.652ns (77.146%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.406     9.882    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504    88.182    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[6]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 77.899    

Slack (MET) :             77.938ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.082ns (23.049%)  route 3.612ns (76.951%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.366     9.842    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    88.181    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X37Y30         FDSE (Setup_fdse_C_S)       -0.637    87.781    uart_reader/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.781    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 77.938    

Slack (MET) :             77.938ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.082ns (23.049%)  route 3.612ns (76.951%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.366     9.842    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    88.181    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X37Y30         FDSE (Setup_fdse_C_S)       -0.637    87.781    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         87.781    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 77.938    

Slack (MET) :             77.938ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.082ns (23.049%)  route 3.612ns (76.951%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.150     9.476 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.366     9.842    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    88.181    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[4]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X37Y30         FDSE (Setup_fdse_C_S)       -0.637    87.781    uart_reader/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         87.781    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 77.938    

Slack (MET) :             78.231ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.056ns (21.849%)  route 3.777ns (78.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.450 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.531     9.981    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    88.181    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X37Y30         FDSE (Setup_fdse_C_CE)      -0.205    88.213    uart_reader/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.213    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 78.231    

Slack (MET) :             78.231ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.056ns (21.849%)  route 3.777ns (78.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.621     5.148    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_reader/etu_cnt_reg[9]/Q
                         net (fo=3, routed)           1.436     7.040    uart_reader/etu_cnt_reg_n_0_[9]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.150     7.190 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.803     7.993    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326     8.319 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.008     9.326    uart_reader/etu_full__10
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.450 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.531     9.981    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503    88.181    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X37Y30         FDSE (Setup_fdse_C_CE)      -0.205    88.213    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         88.213    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 78.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.474    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  uart_reader/bit_cnt_reg[0]/Q
                         net (fo=4, routed)           0.161     1.776    uart_reader/bit_cnt_reg_n_0_[0]
    SLICE_X36Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     1.987    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.121     1.608    uart_reader/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.411%)  route 0.156ns (45.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.475    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  uart_reader/data_out_reg[0]/Q
                         net (fo=1, routed)           0.156     1.772    uart_writer/data_reg[0]_0
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  uart_writer/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_writer/data[0]
    SLICE_X38Y31         FDRE                                         r  uart_writer/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.989    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  uart_writer/data_reg[0]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.092     1.603    uart_writer/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.475    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  uart_reader/data_out_reg[1]/Q
                         net (fo=2, routed)           0.122     1.737    uart_reader/in12[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  uart_reader/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    uart_reader/data_out[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X37Y31         FDSE (Hold_fdse_C_D)         0.092     1.567    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 uart_writer/rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.566%)  route 0.222ns (54.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.474    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_writer/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_writer/rdy_reg/Q
                         net (fo=3, routed)           0.222     1.837    uart_writer/rdy
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  uart_writer/state_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_writer_n_2
    SLICE_X36Y29         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.852     1.986    clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  state_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.121     1.629    state_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 uart_reader/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.033%)  route 0.158ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.475    uart_reader/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_reader/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.158     1.774    uart_reader/FSM_onehot_state_reg_n_0_[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.566    uart_reader/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart_writer/rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.455%)  route 0.223ns (54.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.474    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_writer/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_writer/rdy_reg/Q
                         net (fo=3, routed)           0.223     1.838    uart_reader/rdy
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  uart_reader/en_i_1/O
                         net (fo=1, routed)           0.000     1.883    uart_reader_n_8
    SLICE_X36Y29         FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.852     1.986    clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  en_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.120     1.628    en_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.474    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.198     1.813    uart_writer/state__0[1]
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  uart_writer/dout_i_2/O
                         net (fo=1, routed)           0.000     1.858    uart_writer/dout_i_2_n_0
    SLICE_X37Y29         FDRE                                         r  uart_writer/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.852     1.986    uart_writer/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  uart_writer/dout_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.091     1.599    uart_writer/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.743%)  route 0.173ns (45.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.475    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uart_reader/data_out_reg[7]/Q
                         net (fo=3, routed)           0.173     1.812    uart_reader/in12[6]
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    uart_reader/data_out[7]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/data_out_reg[7]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.121     1.596    uart_reader/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_writer/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.720%)  route 0.141ns (38.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.475    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  uart_writer/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  uart_writer/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.141     1.744    uart_writer/bit_cnt_reg_n_0_[2]
    SLICE_X38Y29         LUT5 (Prop_lut5_I1_O)        0.099     1.843 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     1.987    uart_writer/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.092     1.580    uart_writer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.474    uart_writer/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  uart_writer/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_writer/etu_cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.734    uart_writer/etu_cnt_reg_n_0_[8]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  uart_writer/etu_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.842    uart_writer/etu_cnt0_carry__0_n_4
    SLICE_X39Y29         FDRE                                         r  uart_writer/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     1.987    uart_writer/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  uart_writer/etu_cnt_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.579    uart_writer/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y29   en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y29   state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y31   uart_reader/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X37Y30   uart_reader/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y30   uart_reader/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y31   uart_reader/bit_cnt_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X37Y31   uart_reader/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y29   en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y29   en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y29   state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y29   state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   uart_reader/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y29   en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y29   en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y29   state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y29   state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y31   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   uart_reader/FSM_onehot_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.976ns (64.662%)  route 2.719ns (35.338%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           2.719     4.183    led_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.512     7.695 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.695    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 4.975ns (64.658%)  route 2.719ns (35.342%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           2.719     4.182    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     7.694 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.694    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.990ns (71.449%)  route 1.994ns (28.551%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.994     3.458    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     6.985 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.985    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.990ns (71.447%)  route 1.994ns (28.553%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.994     3.456    led_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         3.528     6.984 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.984    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.459ns (78.517%)  route 0.399ns (21.483%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.399     0.629    led_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.858 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.858    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.459ns (78.523%)  route 0.399ns (21.477%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.399     0.631    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.858 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.858    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.444ns (66.781%)  route 0.718ns (33.219%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.718     0.949    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     2.163 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.163    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.445ns (66.795%)  route 0.718ns (33.205%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.718     0.950    led_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         1.213     2.163 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.163    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.972ns (54.296%)  route 3.343ns (45.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.146    uart_writer/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.343     8.945    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.461 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.461    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.739ns  (logic 4.042ns (70.435%)  route 1.697ns (29.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.619     5.146    clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  state_reg/Q
                         net (fo=2, routed)           1.697     7.361    rgb_OBUF[2]
    F2                   OBUF (Prop_obuf_I_O)         3.524    10.885 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.885    rgb[2]
    F2                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.389ns (80.027%)  route 0.347ns (19.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.583     1.473    clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  state_reg/Q
                         net (fo=2, routed)           0.347     1.984    rgb_OBUF[2]
    F2                   OBUF (Prop_obuf_I_O)         1.225     3.209 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.209    rgb[2]
    F2                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.358ns (52.342%)  route 1.236ns (47.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.583     1.473    uart_writer/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.236     2.850    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.067 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.067    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.076ns  (logic 1.963ns (32.317%)  route 4.112ns (67.683%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.264     4.717    uart_reader/uart_rx_IBUF
    SLICE_X36Y31         LUT2 (Prop_lut2_I1_O)        0.156     4.873 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.848     5.721    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.355     6.076 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.076    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.851    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.963ns (34.469%)  route 3.733ns (65.531%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.264     4.717    uart_reader/uart_rx_IBUF
    SLICE_X36Y31         LUT2 (Prop_lut2_I1_O)        0.156     4.873 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.468     5.341    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.355     5.696 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.696    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.576ns (30.379%)  route 3.613ns (69.621%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.082     4.534    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.658 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.531     5.189    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.851    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.576ns (30.379%)  route 3.613ns (69.621%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.082     4.534    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.658 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.531     5.189    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.851    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.576ns (30.379%)  route 3.613ns (69.621%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.082     4.534    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.658 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.531     5.189    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.503     4.851    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  uart_reader/data_out_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.576ns (30.475%)  route 3.596ns (69.525%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.264     4.717    uart_reader/uart_rx_IBUF
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.841 r  uart_reader/valid_i_1/O
                         net (fo=1, routed)           0.332     5.173    uart_reader/valid_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/valid_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.576ns (30.660%)  route 3.565ns (69.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           2.910     4.363    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.655     5.142    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.576ns (30.660%)  route 3.565ns (69.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           2.910     4.363    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.655     5.142    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.576ns (30.660%)  route 3.565ns (69.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           2.910     4.363    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.655     5.142    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.576ns (30.660%)  route 3.565ns (69.340%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           2.910     4.363    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.655     5.142    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.504     4.852    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.266ns (16.873%)  route 1.308ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.308     1.529    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.574 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.574    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.266ns (15.066%)  route 1.497ns (84.934%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.497     1.717    uart_reader/uart_rx_IBUF
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    uart_reader/data_out[7]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/data_out_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.266ns (14.999%)  route 1.505ns (85.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.372     1.593    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.638 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.133     1.770    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.989    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.266ns (14.999%)  route 1.505ns (85.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.372     1.593    uart_reader/uart_rx_IBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.638 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.133     1.770    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.989    uart_reader/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.311ns (17.275%)  route 1.487ns (82.725%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.286     1.507    uart_reader/uart_rx_IBUF
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.552 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.201     1.753    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.311ns (17.132%)  route 1.502ns (82.868%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.286     1.507    uart_reader/uart_rx_IBUF
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.552 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.216     1.768    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  uart_reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uart_reader/FSM_onehot_state[2]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.311ns (17.094%)  route 1.506ns (82.906%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.286     1.507    uart_reader/uart_rx_IBUF
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.552 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.220     1.772    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.266ns (14.530%)  route 1.562ns (85.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.434     1.654    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.699 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.128     1.827    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.266ns (14.530%)  route 1.562ns (85.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.434     1.654    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.699 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.128     1.827    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.266ns (14.530%)  route 1.562ns (85.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.434     1.654    uart_reader/uart_rx_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.699 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.128     1.827    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.988    uart_reader/clk_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[2]/C





