library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity part4 is
	port(
		clk: in STD_LOGIC;
		w: in STD_LOGIC;
		waddress: in STD_LOGIC_VECTOR (4 downto 0);
		raddress: in STD_LOGIC_VECTOR (4 downto 0);
		DataIn: in STD_LOGIC_VECTOR (3 downto 0);
		DataOut: out STD_LOGIC_VECTOR (6 downto 0)
	);
end entity;

architecture Behaviour of part4 is

	component ram32x4 is
		port(
			clock: in STD_LOGIC  := '1';
			data: in STD_LOGIC_VECTOR (3 DOWNTO 0);
			rdaddress: in STD_LOGIC_VECTOR (4 DOWNTO 0);
			wraddress: in STD_LOGIC_VECTOR (4 DOWNTO 0);
			wren: in STD_LOGIC  := '0';
			q: out STD_LOGIC_VECTOR (3 DOWNTO 0)	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
		);
	end component;

begin

	
	
end architecture Behaviour;