/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [20:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_23z;
  wire [34:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z[2] ? celloutsig_0_3z[7] : celloutsig_0_4z[2];
  assign celloutsig_1_7z = celloutsig_1_2z[10] ? celloutsig_1_4z : celloutsig_1_3z[6];
  assign celloutsig_1_19z = ~_00_;
  assign celloutsig_0_8z = celloutsig_0_7z[17] | ~(celloutsig_0_1z);
  assign celloutsig_0_16z = celloutsig_0_5z | ~(celloutsig_0_4z[5]);
  assign celloutsig_1_4z = celloutsig_1_3z[12] | ~(in_data[108]);
  reg [20:0] _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 21'h000000;
    else _09_ <= { in_data[182:170], celloutsig_1_9z, celloutsig_1_0z };
  assign { _02_[20:18], _00_, _02_[16:4], _01_, _02_[2:0] } = _09_;
  reg [4:0] _10_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 5'h00;
    else _10_ <= { 1'h1, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z };
  assign out_data[36:32] = _10_;
  assign celloutsig_1_18z = { celloutsig_1_6z[6:2], celloutsig_1_7z, celloutsig_1_4z } & celloutsig_1_5z[6:0];
  assign celloutsig_0_10z = celloutsig_0_7z[8:0] == { celloutsig_0_4z[7:6], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_0z[8:2], celloutsig_0_9z } == { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:3] >= in_data[18:14];
  assign celloutsig_1_0z = in_data[186:163] <= in_data[159:136];
  assign celloutsig_0_3z = - celloutsig_0_0z[9:1];
  assign celloutsig_0_7z = - { celloutsig_0_0z[7:3], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_17z = - { celloutsig_0_7z[11:7], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_20z = - celloutsig_0_14z[20:17];
  assign celloutsig_0_25z = - { celloutsig_0_17z[14:4], celloutsig_0_11z, out_data[36:32], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_1_9z = in_data[165:159] | { in_data[149:144], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_7z[16:3], celloutsig_0_4z } | { celloutsig_0_7z[20:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_6z = in_data[117:108] | { in_data[150:143], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_0z[8] & celloutsig_0_5z;
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[118];
  assign celloutsig_1_3z = { celloutsig_1_2z[8:7], celloutsig_1_2z[10:1], 1'h0 } >> { in_data[157:147], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[35:26] <<< in_data[52:43];
  assign celloutsig_1_5z = in_data[158:147] <<< { celloutsig_1_3z[12:2], celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[7:0] ^ celloutsig_0_0z[9:2];
  assign celloutsig_0_6z = { celloutsig_0_4z[5:1], celloutsig_0_1z } ^ celloutsig_0_0z[8:3];
  assign celloutsig_0_12z = celloutsig_0_6z[2:0] ^ { celloutsig_0_0z[4:3], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_3z ^ { celloutsig_0_20z[1:0], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_2z[10:1] = in_data[173:164] ^ in_data[153:144];
  assign { _02_[17], _02_[3] } = { _00_, _01_ };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[134:128], out_data[96], out_data[31:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z[34:3] };
endmodule
