// Seed: 2128797544
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3
);
  assign id_3 = id_1;
  logic id_5 = 1;
  wire [1 : 1] id_6 = id_0;
  assign module_1.id_3 = 0;
  assign id_6 = id_5;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4,
    input wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8
  );
endmodule
