$date
  Sun Sep 18 14:49:06 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " we $end
$var reg 8 # ram_address[7:0] $end
$var reg 8 $ ram_input[7:0] $end
$var reg 8 % ram_output[7:0] $end
$scope module ram0 $end
$var reg 1 & clock $end
$var reg 1 ' we $end
$var reg 8 ( address[7:0] $end
$var reg 8 ) datain[7:0] $end
$var reg 8 * dataout[7:0] $end
$comment ram is not handled $end
$var reg 8 + read_address[7:0] $end
$upscope $end
$enddefinitions $end
#0
0!
U"
bUUUUUUUU #
bUUUUUUUU $
bUUUUUUUU %
0&
U'
bUUUUUUUU (
bUUUUUUUU )
bUUUUUUUU *
bUUUUUUUU +
#1000000
1!
1"
b00000000 #
b00000010 $
b00000010 %
1&
1'
b00000000 (
b00000010 )
b00000010 *
b00000000 +
#2000000
0!
0&
#3000000
1!
b00000001 #
b00000100 $
b00000100 %
1&
b00000001 (
b00000100 )
b00000100 *
b00000001 +
#4000000
0!
0&
#5000000
1!
0"
b00000000 #
b00000010 %
1&
0'
b00000000 (
b00000010 *
b00000000 +
#6000000
0!
0&
#7000000
1!
b00000001 #
b00000100 %
1&
b00000001 (
b00000100 *
b00000001 +
#8000000
0!
0&
#9000000
