m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.sim/sim_1/behav/modelsim
Yadc_interf
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1710919382
!i10b 1
!s100 AU6MhS756zd`zOlRF_3M13
IzWel>XGDbL7VQM;?^;>kz0
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 DDS_sin_cos_sv_unit
S1
R0
Z5 w1709732240
8../../../../../../src/hdl/sub/interfaces/adc_interf.sv
F../../../../../../src/hdl/sub/interfaces/adc_interf.sv
L0 1
Z6 OL;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1710919382.000000
!s107 ../../../../../../src/hdl/sub/interfaces/dma.svh|..\..\..\..\..\..\src\hdl\misc\board_param.v|..\..\..\..\..\..\src\hdl\misc\global_param.v|../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.svh|../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.svh|../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh|../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.svh|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_ip.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.svh|../../../../../../src/hdl/sub/interfaces/macro.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.svh|C:\Users\User\Desktop\misc-main\cometicus\src\hdl\misc\board_param.v|../../../../../../src/hdl/cometicus.sv|../../../../../../src/hdl/sub/imitator/verilog/wiper.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/vitdec.sv|../../../../../../src/hdl/trcv/trcv.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.sv|../../../../../../src/hdl/sub/sync/verilog/signal_sync.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv|../../../../../../src/hdl/sub/debug/verilog_sv/rgb.sv|../../../../../../src/hdl/sub/sync/verilog/reset_sync.sv|../../../../../../src/hdl/sub/interfaces/regs_file.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn_u.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn.sv|../../../../../../src/hdl/sub/debug/verilog_sv/ram_block_sp.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/quad.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/normalizer.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/mf.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/max_parallel.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_qnt.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_cntr.sv|../../../../../../src/hdl/sub/sync/verilog/level_sync.sv|../../../../../../src/hdl/sub/sync/verilog/latency.sv|../../../../../../src/hdl/sub/correlator_new/verilog/irq_ctrl.sv|../../../../../../src/hdl/sub/interfaces/intbus_interf.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator_channel.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator.sv|../../../../../../src/hdl/sub/interfaces/imi_interf.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/freq_shift.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/freq_counter.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv|../../../../../../src/hdl/sub/sync/verilog/ed_det.sv|../../../../../../src/hdl/sub/interfaces/dma.sv|../../../../../../src/hdl/misc/deserLTC217x.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv|../../../../../../src/hdl/sub/sync/verilog/data_sync.sv|../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv|../../../../../../src/hdl/misc/cpu_top.sv|../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv|../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv|../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv|../../../../../../src/hdl/sub/interfaces/axi3_interface.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv|../../../../../../src/hdl/sub/interfaces/arm_interface.sv|../../../../../../src/hdl/sub/interfaces/adc_interf.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|
Z8 !s90 -64|-incr|-sv|-L|smartconnect_v1_0|-L|axi_protocol_checker_v2_0_2|-L|axi_vip_v1_1_2|-L|processing_system7_vip_v1_0_4|-L|xil_defaultlib|-L|xilinx_vip|-work|xil_defaultlib|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl|+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog|+incdir+../../../../clonicus/zynq/ipshared/b193/hdl|+incdir+../../../../../../src/hdl/sub/dsp/verilog|+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv|+incdir+../../../../../../src/hdl/sub/interfaces|+incdir+../../../../../../src/hdl/sub/correlator_new/verilog|+incdir+../../../../../../src/hdl/sub/debug/verilog_sv|+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv|+incdir+../../../../../../src/hdl/sub/imitator/verilog|+incdir+../../../../../../src/hdl/trcv|+incdir+../../../../../../src/hdl/sub/uart/rtl|+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv|../../../../../../src/hdl/sub/interfaces/adc_interf.sv|../../../../../../src/hdl/sub/interfaces/arm_interface.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv|../../../../../../src/hdl/sub/interfaces/axi3_interface.sv|../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv|../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv|../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv|../../../../../../src/hdl/misc/cpu_top.sv|../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv|../../../../../../src/hdl/sub/sync/verilog/data_sync.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv|../../../../../../src/hdl/misc/deserLTC217x.sv|../../../../../../src/hdl/sub/interfaces/dma.sv|../../../../../../src/hdl/sub/sync/verilog/ed_det.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/freq_counter.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/freq_shift.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv|../../../../../../src/hdl/sub/interfaces/imi_interf.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator_channel.sv|../../../../../../src/hdl/sub/interfaces/intbus_interf.sv|../../../../../../src/hdl/sub/correlator_new/verilog/irq_ctrl.sv|../../../../../../src/hdl/sub/sync/verilog/latency.sv|../../../../../../src/hdl/sub/sync/verilog/level_sync.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_cntr.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_qnt.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/max_parallel.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/mf.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/normalizer.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/quad.sv|../../../../../../src/hdl/sub/debug/verilog_sv/ram_block_sp.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn_u.sv|../../../../../../src/hdl/sub/interfaces/regs_file.sv|../../../../../../src/hdl/sub/sync/verilog/reset_sync.sv|../../../../../../src/hdl/sub/debug/verilog_sv/rgb.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv|../../../../../../src/hdl/sub/sync/verilog/signal_sync.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.sv|../../../../../../src/hdl/trcv/trcv.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/vitdec.sv|../../../../../../src/hdl/sub/imitator/verilog/wiper.sv|../../../../../../src/hdl/cometicus.sv|
!i113 0
Z9 o-sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib +incdir+../../../../clonicus/zynq/ipshared/ec67/hdl +incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog +incdir+../../../../clonicus/zynq/ipshared/b193/hdl +incdir+../../../../../../src/hdl/sub/dsp/verilog +incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv +incdir+../../../../../../src/hdl/sub/interfaces +incdir+../../../../../../src/hdl/sub/correlator_new/verilog +incdir+../../../../../../src/hdl/sub/debug/verilog_sv +incdir+../../../../../../src/hdl/sub/dsp/verilog_sv +incdir+../../../../../../src/hdl/sub/imitator/verilog +incdir+../../../../../../src/hdl/trcv +incdir+../../../../../../src/hdl/sub/uart/rtl +incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
Yarm_interface
R1
R2
!i10b 1
!s100 mS1nl81W;`j=neUOkn7H81
IWM:Q;bS=QTz0]zie05MCI3
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/interfaces/arm_interface.sv
F../../../../../../src/hdl/sub/interfaces/arm_interface.sv
L0 1
R6
r1
!s85 0
31
R7
Z12 !s107 ../../../../../../src/hdl/sub/interfaces/dma.svh|..\..\..\..\..\..\src\hdl\misc\board_param.v|..\..\..\..\..\..\src\hdl\misc\global_param.v|../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.svh|../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.svh|../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh|../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.svh|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_ip.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.svh|../../../../../../src/hdl/sub/interfaces/macro.svh|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.svh|C:\Users\User\Desktop\misc-main\cometicus\src\hdl\misc\board_param.v|../../../../../../src/hdl/cometicus.sv|../../../../../../src/hdl/sub/imitator/verilog/wiper.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/vitdec.sv|../../../../../../src/hdl/trcv/trcv.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.sv|../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.sv|../../../../../../src/hdl/sub/sync/verilog/signal_sync.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv|../../../../../../src/hdl/sub/debug/verilog_sv/rgb.sv|../../../../../../src/hdl/sub/sync/verilog/reset_sync.sv|../../../../../../src/hdl/sub/interfaces/regs_file.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn_u.sv|../../../../../../src/hdl/sub/dsp/verilog/randn/randn.sv|../../../../../../src/hdl/sub/debug/verilog_sv/ram_block_sp.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/quad.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.sv|../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/normalizer.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/mf.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/max_parallel.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_qnt.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/lim_cntr.sv|../../../../../../src/hdl/sub/sync/verilog/level_sync.sv|../../../../../../src/hdl/sub/sync/verilog/latency.sv|../../../../../../src/hdl/sub/correlator_new/verilog/irq_ctrl.sv|../../../../../../src/hdl/sub/interfaces/intbus_interf.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator_channel.sv|../../../../../../src/hdl/sub/imitator/verilog/imitator.sv|../../../../../../src/hdl/sub/interfaces/imi_interf.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/freq_shift.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/freq_counter.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv|../../../../../../src/hdl/sub/sync/verilog/ed_det.sv|../../../../../../src/hdl/sub/interfaces/dma.sv|../../../../../../src/hdl/misc/deserLTC217x.sv|../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv|../../../../../../src/hdl/sub/sync/verilog/data_sync.sv|../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv|../../../../../../src/hdl/misc/cpu_top.sv|../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv|../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv|../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv|../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv|../../../../../../src/hdl/sub/interfaces/axi3_interface.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv|../../../../../../src/hdl/sub/interfaces/arm_interface.sv|../../../../../../src/hdl/sub/interfaces/adc_interf.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv|../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|
R8
!i113 0
R9
R10
R11
varr_accum
R1
R2
!i10b 1
!s100 n6SOS[FmDE2zoaHO4R:Dn2
IkJ5^=[9U2l36zb1?[eMR20
R3
R4
S1
R0
R5
Z13 8../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv
Z14 F../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv
L0 36
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
Yarr_accum_interface
R1
R2
!i10b 1
!s100 iWVO4ST1d08XaFPXN7UHO2
I2_eOHBAOlzI7Ydkgk[K<?2
R3
R4
S1
R0
R5
R13
R14
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vasym_bwe_bb
R1
Z15 !s110 1710919378
!i10b 1
!s100 GL;Udj0AGgGh3HOGI?Ml?3
IfnD?DBY1m<?[m_?anQK8X2
R3
Z16 !s105 xpm_memory_sv_unit
S1
R0
Z17 w1522895980
Z18 8D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Z19 FD:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
L0 6531
R6
r1
!s85 0
31
Z20 !s108 1710919378.000000
Z21 !s107 C:\Users\User\Desktop\misc-main\cometicus\src\hdl\misc\board_param.v|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|
Z22 !s90 -64|-incr|-sv|-L|smartconnect_v1_0|-L|axi_protocol_checker_v2_0_2|-L|axi_vip_v1_1_2|-L|processing_system7_vip_v1_0_4|-L|xil_defaultlib|-L|xilinx_vip|-work|xil_defaultlib|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl|+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog|+incdir+../../../../clonicus/zynq/ipshared/b193/hdl|+incdir+../../../../../../src/hdl/sub/dsp/verilog|+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv|+incdir+../../../../../../src/hdl/sub/interfaces|+incdir+../../../../../../src/hdl/sub/correlator_new/verilog|+incdir+../../../../../../src/hdl/sub/debug/verilog_sv|+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv|+incdir+../../../../../../src/hdl/sub/imitator/verilog|+incdir+../../../../../../src/hdl/trcv|+incdir+../../../../../../src/hdl/sub/uart/rtl|+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv|D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv|
!i113 0
R9
R10
R11
Yaxi3_interface
R1
R2
!i10b 1
!s100 @ZF0nW@20=iL4TUnB6zdQ0
IX47;K6UfJS9e=KebM3H4K0
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/interfaces/axi3_interface.sv
F../../../../../../src/hdl/sub/interfaces/axi3_interface.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxi3_to_inter
R1
R2
!i10b 1
!s100 1czJh:8:_B^MQNRkSkLoV0
I6EK<3ZRZ]Je33KEoAU<me2
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv
F../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vbram_block_v2
R2
!i10b 1
!s100 <;IEa;D`=4YJnMiTcj0zl1
Il<cobZlG^Rj]LcFSP?j4o2
R3
R0
R5
8../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v
F../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v
Z23 F../../../../../../src/hdl/sub/dsp/verilog/math.v
L0 1
R6
r1
!s85 0
31
R7
Z24 !s107 ../../../../../../src/hdl/sub/dsp/verilog/math.v|C:\Users\User\Desktop\misc-main\cometicus\src\hdl\misc\board_param.v|../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v|../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v|../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v|../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v|../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v|../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|
Z25 !s90 -64|-incr|-work|xil_defaultlib|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v|C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v|+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl|+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog|+incdir+../../../../clonicus/zynq/ipshared/b193/hdl|+incdir+../../../../../../src/hdl/sub/dsp/verilog|+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv|+incdir+../../../../../../src/hdl/sub/interfaces|+incdir+../../../../../../src/hdl/sub/correlator_new/verilog|+incdir+../../../../../../src/hdl/sub/debug/verilog_sv|+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv|+incdir+../../../../../../src/hdl/sub/imitator/verilog|+incdir+../../../../../../src/hdl/trcv|+incdir+../../../../../../src/hdl/sub/uart/rtl|+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include|../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v|../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v|../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v|../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v|../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v|../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v|
!i113 0
Z26 o-work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z27 !s92 -work xil_defaultlib +incdir+../../../../clonicus/zynq/ipshared/ec67/hdl +incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog +incdir+../../../../clonicus/zynq/ipshared/b193/hdl +incdir+../../../../../../src/hdl/sub/dsp/verilog +incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv +incdir+../../../../../../src/hdl/sub/interfaces +incdir+../../../../../../src/hdl/sub/correlator_new/verilog +incdir+../../../../../../src/hdl/sub/debug/verilog_sv +incdir+../../../../../../src/hdl/sub/dsp/verilog_sv +incdir+../../../../../../src/hdl/sub/imitator/verilog +incdir+../../../../../../src/hdl/trcv +incdir+../../../../../../src/hdl/sub/uart/rtl +incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
vbram_controller
R1
Z28 !s110 1710919384
!i10b 1
!s100 MXF[]:U6HEVn6[DjWkaGU0
IlP;_Q[z=lnG2I3J1R3^7d2
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv
F../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv
L0 33
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vbram_lut_v2
R2
!i10b 1
!s100 DP9Q39ZhQBjTm5lj]]L@;0
I62W1Q6hCcg@4MlTD@hjSV3
R3
R0
R5
8../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v
F../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v
R23
L0 1
R6
r1
!s85 0
31
R7
R24
R25
!i113 0
R26
R27
R11
vch_mul
R1
R28
!i10b 1
!s100 9J]URMHOJSR?_oJKhGXdZ0
IN3?zAR[?C@M84zoo`LFG<2
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv
F../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vch_mul_rom
R1
R28
!i10b 1
!s100 M^MQnDOd9FY<:?<2DeiQU2
I;SYISf`ccSPC@AZKHWD;:0
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv
F../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vconv_reg
R1
R28
!i10b 1
!s100 nibPgmESBYfnZhGAKXCU`1
Il2:1K5XoGEFnzMY<^^<Hg0
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv
F../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vcore
R1
R28
!i10b 1
!s100 4UD0_dJL=4Kf_Z]08[Z453
IeiXz3LRN@E4nc5MQh?NPB2
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv
F../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv
L0 34
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vcpu_top
R1
R28
!i10b 1
!s100 XZz0c1jX475eJOb`@d<l>3
I6CoU8QG9[^3NW30TcA0=L1
R3
R4
S1
R0
R5
8../../../../../../src/hdl/misc/cpu_top.sv
F../../../../../../src/hdl/misc/cpu_top.sv
L0 3
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vdata_sync
R1
R28
!i10b 1
!s100 IGZd2N;0kbiGWVP1HS]6a2
I1nCnnK[P5XP8gAz0F;WUm3
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/sync/verilog/data_sync.sv
F../../../../../../src/hdl/sub/sync/verilog/data_sync.sv
L0 2
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vDDS_bin
R1
DXx4 work 15 DDS_bin_sv_unit 0 22 9@Vf<3`3W;mV1Y=dh@S>Q1
R3
r1
!s85 0
31
!i10b 1
!s100 ^W2Wzo?ed23COo8[CO9B`2
I>`0M<Sn6a7Ten]b8OMRWW3
!s105 DDS_bin_sv_unit
S1
R0
R5
Z29 8../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv
Z30 F../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv
L0 3
R6
R7
R12
R8
!i113 0
R9
R10
R11
n@d@d@s_bin
XDDS_bin_sv_unit
R1
V9@Vf<3`3W;mV1Y=dh@S>Q1
r1
!s85 0
31
!i10b 1
!s100 GHo2_d8_e9GISn^O7MNR62
I9@Vf<3`3W;mV1Y=dh@S>Q1
!i103 1
S1
R0
R5
R29
R30
F../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.svh
F../../../../../../src/hdl/sub/interfaces/macro.svh
L0 6
R6
R7
R12
R8
!i113 0
R9
R10
R11
n@d@d@s_bin_sv_unit
vdds_iq_hd
R1
R28
!i10b 1
!s100 @G9[>^EFEXbRbL?>8^GiU2
ISo3GPU0[K9OZN=VYaVV1G3
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv
F../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vdeserLTC217x
R1
R28
!i10b 1
!s100 ]k04kan7XFed^MI>1R;Md1
IS7IN>RI]Z?Rbae<DkVgVD3
R3
R4
S1
R0
R5
8../../../../../../src/hdl/misc/deserLTC217x.sv
F../../../../../../src/hdl/misc/deserLTC217x.sv
L0 1
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
ndeser@l@t@c217x
ved_det
R1
R28
!i10b 1
!s100 zQ7;9Nhbn@bZAcWE<;Zgb3
I8^H90T?8Mo<LUz`;1l^5z1
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/sync/verilog/ed_det.sv
F../../../../../../src/hdl/sub/sync/verilog/ed_det.sv
L0 2
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vfacq_prn_gen
R1
R28
!i10b 1
!s100 _dDI2oJIgX[7V`I1m:T]A0
I2H_<1abQOoQGlNZTkL7EQ1
R3
R4
S1
R0
R5
8../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv
F../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv
L0 81
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vpiped_adder
R2
!i10b 1
!s100 iln6KXS36;36>h2O6QjBe0
ID>iRAJOSlG47>ROSC^P432
R3
R0
R5
8../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v
F../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v
R23
L0 9
R6
r1
!s85 0
31
R7
R24
R25
!i113 0
R26
R27
R11
vpiped_adder_stage
R2
!i10b 1
!s100 `SQ8@lUN<627B^HPWbdDE2
If`;]MmjFc6aG<zjZR4e[]0
R3
R0
R5
8../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v
F../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v
L0 4
R6
r1
!s85 0
31
R7
R24
R25
!i113 0
R26
R27
R11
vxpm_cdc_array_single
R1
R15
!i10b 1
!s100 NO4kf<`<CI<OL`K^Ogi`40
Ia>eK?ohECP`HhLlnDI^kP3
R3
Z31 !s105 xpm_cdc_sv_unit
S1
R0
R17
Z32 8D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
Z33 FD:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
L0 903
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_async_rst
R1
R15
!i10b 1
!s100 6XSF2RZ?0A4N7;1XYP2P]3
IkHRhcOdG23LHLEa8zo:a51
R3
R31
S1
R0
R17
R32
R33
L0 1171
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_gray
R1
R15
!i10b 1
!s100 c5:[hXPGkREE=om;h1PER2
IcVjlAP2;lLM21WRHMV8lf3
R3
R31
S1
R0
R17
R32
R33
L0 284
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_handshake
R1
R15
!i10b 1
!s100 2nX[0D7bN@CTBzPhT6ZId2
I8LRZ4[19jbABzH;JfD2h<1
R3
R31
S1
R0
R17
R32
R33
L0 469
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_pulse
R1
R15
!i10b 1
!s100 =[IbJ?5ZSd_W^B7BUX1:S1
IO>bGcMZaBmz;U@T=;en^50
R3
R31
S1
R0
R17
R32
R33
L0 715
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_single
R1
R15
!i10b 1
!s100 ET1C2ZNLeac[<SbXI_oJ_0
Ie<MZ^<h6mZEC]MUNOJ<8J0
R3
R31
S1
R0
R17
R32
R33
L0 153
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_cdc_sync_rst
R1
R15
!i10b 1
!s100 :83?BM@_@GH?fgI;Q0<2G0
Izjc7m0AAedm>9N5Q;>eeb3
R3
R31
S1
R0
R17
R32
R33
L0 1055
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_counter_updn
R1
R15
!i10b 1
!s100 [lL:Yj^^UYmC3UWZg5V_^1
Ic5BK>Ve[LQN=lKeeb2TXf1
R3
Z34 !s105 xpm_fifo_sv_unit
S1
R0
R17
Z35 8D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
Z36 FD:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
L0 1707
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_async
R1
R15
!i10b 1
!s100 A8glKE:Q?l4WC>^8zA2om2
IGXmI:92lWJ]3Z>2=9M1cM2
R3
R34
S1
R0
R17
R35
R36
L0 1938
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_axis
R1
R15
!i10b 1
!s100 ICJ3U;F9m4:4E>]ROE?1z0
IRYZgShdPgFnlHoeSUmdZE1
R3
R34
S1
R0
R17
R35
R36
L0 2079
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_base
R1
R15
!i10b 1
!s100 4eXMJB<g5YA2jWKND`m`<3
I0SOJYj?ERBQVclz^ejE392
R3
R34
S1
R0
R17
R35
R36
L0 56
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_reg_bit
R1
R15
!i10b 1
!s100 7ag5;goMgTRGN7l6gSb0[2
IWdSK`z[0o<@1UWiMZYZ7J2
R3
R34
S1
R0
R17
R35
R36
L0 1755
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_reg_vec
R1
R15
!i10b 1
!s100 6;F1f3HKc<>g=C_B9I`k40
IhhZn094lb[l<]ZFTGJe9[3
R3
R34
S1
R0
R17
R35
R36
L0 1733
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_rst
R1
R15
!i10b 1
!s100 Vd95Cblj4U5l30b`DjmEG2
I1dZ8i4j`m^So2:ZiF7>Da2
R3
R34
S1
R0
R17
R35
R36
L0 1478
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_fifo_sync
R1
R15
!i10b 1
!s100 nJdCzA=DJ@mJfRoC:F0ia2
INGf[eibej7S0DJ:f8l4h92
R3
R34
S1
R0
R17
R35
R36
L0 1800
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_base
R1
R15
!i10b 1
!s100 70je@fiS1K[E84zf041gK3
IPUNz0<CLTX:J2Lz=33R732
R3
R16
S1
R0
R17
R18
R19
L0 57
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_dpdistram
R1
R15
!i10b 1
!s100 f]TWV6G;hF=c66=dBeB=z1
I>2KFB1>b7fIYHTMaX1Chm3
R3
R16
S1
R0
R17
R18
R19
L0 6590
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_dprom
R1
R15
!i10b 1
!s100 b5XeYK<DaT:5k@EcSQdH;0
IWdIdcYSFAgMJ[=lzZb2n^3
R3
R16
S1
R0
R17
R18
R19
L0 6724
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_sdpram
R1
R15
!i10b 1
!s100 NE87UdcI@BYej`40Sll6j3
I8ZYD@F1dPoN<[=JQFJhME1
R3
R16
S1
R0
R17
R18
R19
L0 6878
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_spram
R1
R15
!i10b 1
!s100 <]cE7WG4fMSi0fJ4IK3E81
IMD<Jf^Z4@E_NX;>C@MS>=2
R3
R16
S1
R0
R17
R18
R19
L0 7033
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_sprom
R1
R15
!i10b 1
!s100 LgRUeZDN42W@XWZWM>i6j3
ISaX`mQ<W^L_PJ^aEZXb[F1
R3
R16
S1
R0
R17
R18
R19
L0 7179
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_memory_tdpram
R1
R15
!i10b 1
!s100 :OZ[U`3g2ieKVZbPhEUD`2
IG=g<4ZDURY[ooDIKTk;811
R3
R16
S1
R0
R17
R18
R19
L0 7315
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vxpm_reg_pipe_bit
R1
R15
!i10b 1
!s100 AQZP7lT8>io9ekDcj4Ya>2
I8bWh_>obh=mZi0RW>7U`Z0
R3
R34
S1
R0
R17
R35
R36
L0 1774
R6
r1
!s85 0
31
R20
R21
R22
!i113 0
R9
R10
R11
vzynq
R2
!i10b 1
!s100 fEk7gJF>8XM:mISUnJSjf0
I5m=nLRl?8OJhNe=WogLF>2
R3
R0
w1710917881
8../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v
F../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v
L0 13
R6
r1
!s85 0
31
R7
R24
R25
!i113 0
R26
R27
R11
vzynq_processing_system7_0_0_0
R2
!i10b 1
!s100 P@8gESCDFCRWV42S?9]QX3
I?3[]8h_kH8lm=:X63>_H]0
R3
R0
w1710917895
8../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v
F../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v
L0 58
R6
r1
!s85 0
31
R7
R24
R25
!i113 0
R26
R27
R11
