#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 11 22:00:13 2018
# Process ID: 21360
# Current directory: /home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/system_wrapper.vds
# Journal file: /home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21371 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.301 ; gain = 93.988 ; free physical = 1182 ; free virtual = 7372
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1053]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (2#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_gpio_0' of module 'system_axi_gpio_0_0' requires 22 connections, but only 21 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1272]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_1_0' (3#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_gpio_1' of module 'system_axi_gpio_1_0' requires 24 connections, but only 23 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1294]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_2_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_2_0' (4#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (5#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1339]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (6#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (7#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (8#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 52 connections, but only 51 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1380]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (9#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (10#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (11#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (12#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (13#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:906]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (14#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:906]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (15#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:2469]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (16#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (17#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (18#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:818]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (19#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (20#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:864]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (21#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:889]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (22#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_0_100M_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_0_100M_0' (23#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'system_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1573]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (24#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 22 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1583]
INFO: [Synth 8-638] synthesizing module 'system_v_tc_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_tc_0_0' (25#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'system_v_tc_0_0' requires 10 connections, but only 9 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1606]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0' (26#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'system_v_tpg_0_0' requires 29 connections, but only 24 given [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1616]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_red_1' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_red_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_red_1' (27#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_red_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_red_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_red_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_red_0' (28#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_red_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_0_0' [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_0_0' (29#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/realtime/system_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (30#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/synth/system.v:1053]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (31#1) [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.840 ; gain = 136.527 ; free physical = 1194 ; free virtual = 7384
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.840 ; gain = 136.527 ; free physical = 1195 ; free virtual = 7385
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp20/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp20/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp21/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp21/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp22/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp22/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp23/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/axi_gpio_2'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp23/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/axi_gpio_2'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp24/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp24/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp25/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp25/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp26/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp26/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp27/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp27/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp28/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp28/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp29/system_v_tpg_0_0_in_context.xdc] for cell 'system_i/v_tpg_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp29/system_v_tpg_0_0_in_context.xdc] for cell 'system_i/v_tpg_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp30/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp30/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp31/system_xlslice_0_0_in_context.xdc] for cell 'system_i/xlslice_red'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp31/system_xlslice_0_0_in_context.xdc] for cell 'system_i/xlslice_red'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp32/system_xlslice_red_0_in_context.xdc] for cell 'system_i/xlslice_green'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp32/system_xlslice_red_0_in_context.xdc] for cell 'system_i/xlslice_green'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp33/system_xlslice_red_1_in_context.xdc] for cell 'system_i/xlslice_blue'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp33/system_xlslice_red_1_in_context.xdc] for cell 'system_i/xlslice_blue'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp34/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp34/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp35/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp35/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp36/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp36/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp37/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp37/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp38/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp38/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp39/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp39/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1675.047 ; gain = 0.004 ; free physical = 2025 ; free virtual = 8198
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 2003 ; free virtual = 8178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 2003 ; free virtual = 8178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp20/system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/.Xil/Vivado-21360-luigilinux/dcp20/system_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlslice_blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlslice_green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlslice_red. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 2005 ; free virtual = 8180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 2005 ; free virtual = 8180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1996 ; free virtual = 8171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_app' to pin 'system_i/clk_wiz_0/bbstub_clk_app/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_pix' to pin 'system_i/clk_wiz_0/bbstub_clk_pix/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1800 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1800 ; free virtual = 7975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_axi_gpio_0_0         |         1|
|3     |system_axi_gpio_1_0         |         1|
|4     |system_axi_gpio_2_0         |         1|
|5     |system_axi_uartlite_0_0     |         1|
|6     |system_clk_wiz_0_0          |         1|
|7     |system_mdm_1_0              |         1|
|8     |system_microblaze_0_0       |         1|
|9     |system_rst_clk_wiz_0_100M_0 |         1|
|10    |system_v_axi4s_vid_out_0_0  |         1|
|11    |system_v_tc_0_0             |         1|
|12    |system_v_tpg_0_0            |         1|
|13    |system_xlslice_red_1        |         1|
|14    |system_xlslice_red_0        |         1|
|15    |system_xlslice_0_0          |         1|
|16    |system_dlmb_bram_if_cntlr_0 |         1|
|17    |system_dlmb_v10_0           |         1|
|18    |system_ilmb_bram_if_cntlr_0 |         1|
|19    |system_ilmb_v10_0           |         1|
|20    |system_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |system_axi_gpio_0_0         |     1|
|2     |system_axi_gpio_1_0         |     1|
|3     |system_axi_gpio_2_0         |     1|
|4     |system_axi_uartlite_0_0     |     1|
|5     |system_clk_wiz_0_0          |     1|
|6     |system_dlmb_bram_if_cntlr_0 |     1|
|7     |system_dlmb_v10_0           |     1|
|8     |system_ilmb_bram_if_cntlr_0 |     1|
|9     |system_ilmb_v10_0           |     1|
|10    |system_lmb_bram_0           |     1|
|11    |system_mdm_1_0              |     1|
|12    |system_microblaze_0_0       |     1|
|13    |system_rst_clk_wiz_0_100M_0 |     1|
|14    |system_v_axi4s_vid_out_0_0  |     1|
|15    |system_v_tc_0_0             |     1|
|16    |system_v_tpg_0_0            |     1|
|17    |system_xbar_0               |     1|
|18    |system_xlslice_0_0          |     1|
|19    |system_xlslice_red_0        |     1|
|20    |system_xlslice_red_1        |     1|
|21    |IBUF                        |    22|
|22    |IOBUF                       |    16|
|23    |OBUF                        |    27|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1774|
|2     |  system_i                    |system                               |  1709|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |   596|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1799 ; free virtual = 7974
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.047 ; gain = 136.527 ; free physical = 1853 ; free virtual = 8028
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1675.047 ; gain = 476.734 ; free physical = 1853 ; free virtual = 8028
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1675.047 ; gain = 476.746 ; free physical = 1838 ; free virtual = 8013
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180211-tmc-video_ps/vivado/video_ps_2/video_ps_2.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1675.047 ; gain = 0.000 ; free physical = 1837 ; free virtual = 8012
INFO: [Common 17-206] Exiting Vivado at Sun Feb 11 22:01:17 2018...
