// Seed: 839643697
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  always @(1'b0) begin
    id_2 = 1;
  end
  type_5(
      1, id_1, id_1, id_1 + {1, 1, 1, id_0, 1, 1, id_2 < 1'h0, 1} + id_2 - id_1, 1, 1'b0
  ); type_6(
      1'h0, 1'b0, 1
  );
  assign id_2 = {(id_1 ? 1 : 1), 1, 1 + ~id_0};
  logic id_3 = 1;
endmodule
