<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="Source to the Rust file `/home/bradjc/git/tock/chips/sam4l/src/scif.rs`.">
    <meta name="keywords" content="rust, rustlang, rust-lang">

    <title>scif.rs.html -- source</title>

    <link rel="stylesheet" type="text/css" href="../../normalize.css">
    <link rel="stylesheet" type="text/css" href="../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../main.css">
    

    
    
</head>
<body class="rustdoc source">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
</pre><pre class="rust ">
<span class="doccomment">//! Implementation of the system control interface for the SAM4L.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This file includes support for the SCIF (Chapter 13 of SAML manual), which</span>
<span class="doccomment">//! configures system clocks. Does not currently support all</span>
<span class="doccomment">//! features/functionality: only main oscillator and generic clocks.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Author: Philip Levis</span>
<span class="doccomment">//! - Date: Aug 2, 2015</span>

<span class="kw">use</span> <span class="ident">bscif</span>;
<span class="kw">use</span> <span class="ident">kernel</span>::<span class="ident">common</span>::<span class="ident">VolatileCell</span>;

<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Register</span> {
    <span class="ident">IER</span> <span class="op">=</span> <span class="number">0x00</span>,
    <span class="ident">IDR</span> <span class="op">=</span> <span class="number">0x04</span>,
    <span class="ident">IMR</span> <span class="op">=</span> <span class="number">0x08</span>,
    <span class="ident">ISR</span> <span class="op">=</span> <span class="number">0x0C</span>,
    <span class="ident">ICR</span> <span class="op">=</span> <span class="number">0x10</span>,
    <span class="ident">PCLKSR</span> <span class="op">=</span> <span class="number">0x14</span>,
    <span class="ident">UNLOCK</span> <span class="op">=</span> <span class="number">0x18</span>,
    <span class="ident">CSCR</span> <span class="op">=</span> <span class="number">0x1C</span>,
    <span class="ident">OSCCTRL0</span> <span class="op">=</span> <span class="number">0x20</span>,
}

<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_camel_case_types</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">ClockSource</span> {
    <span class="ident">RCSYS</span> <span class="op">=</span> <span class="number">0</span>,
    <span class="ident">OSC32K</span> <span class="op">=</span> <span class="number">1</span>,
    <span class="ident">DFLL0</span> <span class="op">=</span> <span class="number">2</span>,
    <span class="ident">OSC0</span> <span class="op">=</span> <span class="number">3</span>,
    <span class="ident">RC80M</span> <span class="op">=</span> <span class="number">4</span>,
    <span class="ident">RCFAST</span> <span class="op">=</span> <span class="number">5</span>,
    <span class="ident">RC1M</span> <span class="op">=</span> <span class="number">6</span>,
    <span class="ident">CLK_CPU</span> <span class="op">=</span> <span class="number">7</span>,
    <span class="ident">CLK_HSB</span> <span class="op">=</span> <span class="number">8</span>,
    <span class="ident">CLK_PBA</span> <span class="op">=</span> <span class="number">9</span>,
    <span class="ident">CLK_PBB</span> <span class="op">=</span> <span class="number">10</span>,
    <span class="ident">CLK_PBC</span> <span class="op">=</span> <span class="number">11</span>,
    <span class="ident">CLK_PBD</span> <span class="op">=</span> <span class="number">12</span>,
    <span class="ident">RC32K</span> <span class="op">=</span> <span class="number">13</span>,
    <span class="ident">RESERVED1</span> <span class="op">=</span> <span class="number">14</span>,
    <span class="ident">CLK_1K</span> <span class="op">=</span> <span class="number">15</span>,
    <span class="ident">PLL0</span> <span class="op">=</span> <span class="number">16</span>,
    <span class="ident">HRP</span> <span class="op">=</span> <span class="number">17</span>,
    <span class="ident">FP</span> <span class="op">=</span> <span class="number">18</span>,
    <span class="ident">GCLK_IN0</span> <span class="op">=</span> <span class="number">19</span>,
    <span class="ident">GCLK_IN1</span> <span class="op">=</span> <span class="number">20</span>,
    <span class="ident">GCLK11</span> <span class="op">=</span> <span class="number">21</span>,
}

<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">GenericClock</span> {
    <span class="ident">GCLK0</span>,
    <span class="ident">GCLK1</span>,
    <span class="ident">GCLK2</span>,
    <span class="ident">GCLK3</span>,
    <span class="ident">GCLK4</span>,
    <span class="ident">GCLK5</span>,
    <span class="ident">GCLK6</span>,
    <span class="ident">GCLK7</span>,
    <span class="ident">GCLK8</span>,
    <span class="ident">GCLK9</span>,
    <span class="ident">GCLK10</span>,
    <span class="ident">GCLK11</span>,
}

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>, <span class="ident">packed</span>)]</span>
<span class="kw">struct</span> <span class="ident">Registers</span> {
    <span class="ident">ier</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">idr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">imr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">isr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">icr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">pclksr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">unlock</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">cscr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="comment">// 0x20</span>
    <span class="ident">oscctrl0</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">pll0</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0conf</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0val</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0mul</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0step</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0ssg</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">dfll0ratio</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="comment">// 0x40</span>
    <span class="ident">dfll0sync</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">rccr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">rcfastcfg</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">rfcastsr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">rc80mcr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">_reserved0</span>: [<span class="ident">u32</span>; <span class="number">4</span>],
    <span class="comment">// 0x64</span>
    <span class="ident">hrpcr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">fpcr</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">fpmul</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">fpdiv</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl0</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl1</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl2</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="comment">// 0x80</span>
    <span class="ident">gcctrl3</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl4</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl5</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl6</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl7</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl8</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl9</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">gcctrl10</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="comment">// 0xa0</span>
    <span class="ident">gcctrl11</span>: <span class="ident">VolatileCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>, <span class="comment">// we leave out versions</span>
}

<span class="kw">const</span> <span class="ident">SCIF_BASE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x400E0800</span>;
<span class="kw">static</span> <span class="kw-2">mut</span> <span class="ident">SCIF</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">SCIF_BASE</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">Registers</span>;

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">usize</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Clock</span> {
    <span class="ident">ClockRCSys</span> <span class="op">=</span> <span class="number">0</span>,
    <span class="ident">ClockOsc32</span> <span class="op">=</span> <span class="number">1</span>,
    <span class="ident">ClockAPB</span> <span class="op">=</span> <span class="number">2</span>,
    <span class="ident">ClockGclk2</span> <span class="op">=</span> <span class="number">3</span>,
    <span class="ident">Clock1K</span> <span class="op">=</span> <span class="number">4</span>,
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">unlock</span>(<span class="ident">register</span>: <span class="ident">Register</span>) {
    <span class="kw">let</span> <span class="ident">val</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xAA000000</span> <span class="op">|</span> <span class="ident">register</span> <span class="kw">as</span> <span class="ident">u32</span>;
    <span class="kw">unsafe</span> {
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="ident">val</span>);
    }
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">oscillator_enable</span>(<span class="ident">internal</span>: <span class="ident">bool</span>) {
    <span class="comment">// Casting a bool to a u32 is 0,1</span>
    <span class="kw">let</span> <span class="ident">val</span>: <span class="ident">u32</span> <span class="op">=</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>) <span class="op">|</span> <span class="ident">internal</span> <span class="kw">as</span> <span class="ident">u32</span>;
    <span class="ident">unlock</span>(<span class="ident">Register</span>::<span class="ident">OSCCTRL0</span>);
    <span class="kw">unsafe</span> {
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">oscctrl0</span>.<span class="ident">set</span>(<span class="ident">val</span>);
    }
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">oscillator_disable</span>() {
    <span class="ident">unlock</span>(<span class="ident">Register</span>::<span class="ident">OSCCTRL0</span>);
    <span class="kw">unsafe</span> {
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">oscctrl0</span>.<span class="ident">set</span>(<span class="number">0</span>);
    }
}

<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">setup_dfll_rc32k_48mhz</span>() {
    <span class="comment">// Check to see if the DFLL is already setup.</span>
    <span class="comment">//</span>
    <span class="kw">if</span> (((<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0conf</span>.<span class="ident">get</span>() <span class="op">&amp;</span> <span class="number">0x03</span>) <span class="op">==</span> <span class="number">0</span>) <span class="op">||</span> (((<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">2</span>)) <span class="op">==</span> <span class="number">0</span>) {

        <span class="comment">// Enable the GENCLK_SRC_RC32K</span>
        <span class="ident">bscif</span>::<span class="ident">enable_rc32k</span>();

        <span class="comment">// Next init closed loop mode.</span>
        <span class="comment">//</span>
        <span class="comment">// Must do a SCIF sync before reading the SCIF register</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0sync</span>.<span class="ident">set</span>(<span class="number">0x01</span>);
        <span class="comment">// Wait for it to be ready</span>
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">3</span>) <span class="op">==</span> <span class="number">0</span> {}

        <span class="comment">// Read the current DFLL settings</span>
        <span class="kw">let</span> <span class="ident">scif_dfll0conf</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0conf</span>.<span class="ident">get</span>();
        <span class="comment">// Set the new values</span>
        <span class="comment">//                                        enable     closed loop</span>
        <span class="kw">let</span> <span class="ident">scif_dfll0conf_new1</span> <span class="op">=</span> <span class="ident">scif_dfll0conf</span> <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">1</span>);
        <span class="kw">let</span> <span class="ident">scif_dfll0conf_new2</span> <span class="op">=</span> <span class="ident">scif_dfll0conf_new1</span> <span class="op">&amp;</span> (<span class="op">!</span>(<span class="number">3</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>));
        <span class="comment">// frequency range 2</span>
        <span class="kw">let</span> <span class="ident">scif_dfll0conf_new3</span> <span class="op">=</span> <span class="ident">scif_dfll0conf_new2</span> <span class="op">|</span> (<span class="number">2</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>);
        <span class="comment">// Enable the general clock. Yeah getting this fields is complicated.</span>
        <span class="comment">//                 enable     RC32K       no divider</span>
        <span class="kw">let</span> <span class="ident">scif_gcctrl0</span> <span class="op">=</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>) <span class="op">|</span> (<span class="number">13</span> <span class="op">&lt;&lt;</span> <span class="number">8</span>) <span class="op">|</span> (<span class="number">0</span> <span class="op">&lt;&lt;</span> <span class="number">1</span>) <span class="op">|</span> (<span class="number">0</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>);
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl0</span>.<span class="ident">set</span>(<span class="ident">scif_gcctrl0</span>);

        <span class="comment">// Setup DFLL. Must wait after every operation for the ready bit to go high.</span>
        <span class="comment">// First, enable dfll apparently</span>
        <span class="comment">// unlock dfll0conf</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000028</span>);
        <span class="comment">// enable</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0conf</span>.<span class="ident">set</span>(<span class="number">0x01</span>);
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">3</span>) <span class="op">==</span> <span class="number">0</span> {}
        <span class="comment">// Set step values</span>
        <span class="comment">// unlock</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000034</span>);
        <span class="comment">// 4, 4</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0step</span>.<span class="ident">set</span>((<span class="number">4</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>) <span class="op">|</span> (<span class="number">4</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>));
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">3</span>) <span class="op">==</span> <span class="number">0</span> {}
        <span class="comment">// Set multiply value</span>
        <span class="comment">// unlock</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000030</span>);
        <span class="comment">// 1464 = 48000000 / 32768</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0mul</span>.<span class="ident">set</span>(<span class="number">1464</span>);
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">3</span>) <span class="op">==</span> <span class="number">0</span> {}
        <span class="comment">// Set SSG value</span>
        <span class="comment">// unlock</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000038</span>);
        <span class="comment">// just set to zero to disable</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0ssg</span>.<span class="ident">set</span>(<span class="number">0</span>);
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">3</span>) <span class="op">==</span> <span class="number">0</span> {}
        <span class="comment">// Set actual configuration</span>
        <span class="comment">// unlock</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000028</span>);
        <span class="comment">// we already prepared this value</span>
        (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">dfll0conf</span>.<span class="ident">set</span>(<span class="ident">scif_dfll0conf_new3</span>);

        <span class="comment">// Now wait for it to be ready (DFLL0LOCKF)</span>
        <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">2</span>) <span class="op">==</span> <span class="number">0</span> {}
    }
}

<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">setup_osc_16mhz_fast_startup</span>() {
    <span class="comment">// Enable the OSC0</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000020</span>);
    <span class="comment">// enable, 557 us startup time, gain level 4 (sortof), is crystal.</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">oscctrl0</span>.<span class="ident">set</span>((<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">8</span>) <span class="op">|</span> (<span class="number">4</span> <span class="op">&lt;&lt;</span> <span class="number">1</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>));
    <span class="comment">// Wait for oscillator to be ready</span>
    <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>) <span class="op">==</span> <span class="number">0</span> {}
}

<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">setup_osc_16mhz_slow_startup</span>() {
    <span class="comment">// Enable the OSC0</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000020</span>);
    <span class="comment">// enable, 8.9 ms startup time, gain level 4 (sortof), is crystal.</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">oscctrl0</span>.<span class="ident">set</span>((<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">14</span> <span class="op">&lt;&lt;</span> <span class="number">8</span>) <span class="op">|</span> (<span class="number">4</span> <span class="op">&lt;&lt;</span> <span class="number">1</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>));
    <span class="comment">// Wait for oscillator to be ready</span>
    <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>) <span class="op">==</span> <span class="number">0</span> {}
}

<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">setup_pll_osc_48mhz</span>() {
    <span class="comment">// Enable the PLL0 register</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">unlock</span>.<span class="ident">set</span>(<span class="number">0xAA000024</span>);
    <span class="comment">// Maximum startup time, multiply by 5, divide=1, divide output by 2, enable.</span>
    (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pll0</span>.<span class="ident">set</span>((<span class="number">0x3F</span> <span class="op">&lt;&lt;</span> <span class="number">24</span>) <span class="op">|</span> (<span class="number">5</span> <span class="op">&lt;&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">8</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">4</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">0</span>));
    <span class="comment">// Wait for the PLL to be ready</span>
    <span class="kw">while</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">pclksr</span>.<span class="ident">get</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;&lt;</span> <span class="number">6</span>) <span class="op">==</span> <span class="number">0</span> {}
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">generic_clock_disable</span>(<span class="ident">clock</span>: <span class="ident">GenericClock</span>) {
    <span class="kw">unsafe</span> {
        <span class="kw">match</span> <span class="ident">clock</span> {
            <span class="ident">GenericClock</span>::<span class="ident">GCLK0</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl0</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK1</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl1</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK2</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl2</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK3</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl3</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK4</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl4</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK5</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl5</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK6</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl6</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK7</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl7</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK8</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl8</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK9</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl9</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK10</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl10</span>.<span class="ident">set</span>(<span class="number">0</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK11</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl11</span>.<span class="ident">set</span>(<span class="number">0</span>),
        };
    }
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">generic_clock_enable</span>(<span class="ident">clock</span>: <span class="ident">GenericClock</span>, <span class="ident">source</span>: <span class="ident">ClockSource</span>) {
    <span class="comment">// Oscillator field is bits 12:9, bit 0 is enable</span>
    <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> (<span class="ident">source</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;&lt;</span> <span class="number">8</span> <span class="op">|</span> <span class="number">1</span>;
    <span class="kw">unsafe</span> {
        <span class="kw">match</span> <span class="ident">clock</span> {
            <span class="ident">GenericClock</span>::<span class="ident">GCLK0</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl0</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK1</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl1</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK2</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl2</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK3</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl3</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK4</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl4</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK5</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl5</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK6</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl6</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK7</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl7</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK8</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl8</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK9</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl9</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK10</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl10</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK11</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl11</span>.<span class="ident">set</span>(<span class="ident">val</span>),
        };
    }
}

<span class="comment">// Note that most clocks can only support 8 bits of divider:</span>
<span class="comment">// interface does not currently check this. -pal</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">generic_clock_enable_divided</span>(<span class="ident">clock</span>: <span class="ident">GenericClock</span>, <span class="ident">source</span>: <span class="ident">ClockSource</span>, <span class="ident">divider</span>: <span class="ident">u16</span>) {
    <span class="comment">// Bits 31:16 -  divider</span>
    <span class="comment">// Bits 12:8  -  oscillator selection</span>
    <span class="comment">// Bit  1     -  divide enabled</span>
    <span class="comment">// Bit  0     -  clock enabled</span>
    <span class="kw">let</span> <span class="ident">val</span> <span class="op">=</span> (<span class="ident">divider</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;&lt;</span> <span class="number">16</span> <span class="op">|</span> ((<span class="ident">source</span> <span class="kw">as</span> <span class="ident">u32</span>) <span class="op">&lt;&lt;</span> <span class="number">8</span>) <span class="op">|</span> <span class="number">2</span> <span class="op">|</span> <span class="number">1</span>;
    <span class="kw">unsafe</span> {
        <span class="kw">match</span> <span class="ident">clock</span> {
            <span class="ident">GenericClock</span>::<span class="ident">GCLK0</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl0</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK1</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl1</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK2</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl2</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK3</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl3</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK4</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl4</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK5</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl5</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK6</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl6</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK7</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl7</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK8</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl8</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK9</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl9</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK10</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl10</span>.<span class="ident">set</span>(<span class="ident">val</span>),
            <span class="ident">GenericClock</span>::<span class="ident">GCLK11</span> <span class="op">=&gt;</span> (<span class="kw-2">*</span><span class="ident">SCIF</span>).<span class="ident">gcctrl11</span>.<span class="ident">set</span>(<span class="ident">val</span>),
        };
    }
}
</pre>
</section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                    <dt>+</dt>
                    <dd>Collapse/expand all sections</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../";
        window.currentCrate = "sam4l";
    </script>
    <script src="../../main.js"></script>
    <script defer src="../../search-index.js"></script>
</body>
</html>