
ECEN-361-STM32-Lab-09-IPC-Examples.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000890c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08008a9c  08008a9c  00018a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cc8  08008cc8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008cc8  08008cc8  00018cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cd0  08008cd0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cd0  08008cd0  00018cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cd4  08008cd4  00018cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b3c  20000070  08008d48  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bac  08008d48  00024bac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c3a9  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a79  00000000  00000000  0003c48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e8  00000000  00000000  0003ff08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001286  00000000  00000000  000416f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029678  00000000  00000000  00042976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ac08  00000000  00000000  0006bfee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ff92d  00000000  00000000  00086bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006bc4  00000000  00000000  00186524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0018d0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008a84 	.word	0x08008a84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08008a84 	.word	0x08008a84

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	607a      	str	r2, [r7, #4]
 8000576:	461a      	mov	r2, r3
 8000578:	460b      	mov	r3, r1
 800057a:	817b      	strh	r3, [r7, #10]
 800057c:	4613      	mov	r3, r2
 800057e:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 8000580:	2300      	movs	r3, #0
 8000582:	75fb      	strb	r3, [r7, #23]
 8000584:	e038      	b.n	80005f8 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 8000586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d10f      	bne.n	80005ae <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 800058e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	b2da      	uxtb	r2, r3
 8000598:	897b      	ldrh	r3, [r7, #10]
 800059a:	4619      	mov	r1, r3
 800059c:	68f8      	ldr	r0, [r7, #12]
 800059e:	f001 f923 	bl	80017e8 <HAL_GPIO_WritePin>
			val >>= 1;
 80005a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005a6:	085b      	lsrs	r3, r3, #1
 80005a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80005ac:	e00f      	b.n	80005ce <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005ae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	09db      	lsrs	r3, r3, #7
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	461a      	mov	r2, r3
 80005ba:	897b      	ldrh	r3, [r7, #10]
 80005bc:	4619      	mov	r1, r3
 80005be:	68f8      	ldr	r0, [r7, #12]
 80005c0:	f001 f912 	bl	80017e8 <HAL_GPIO_WritePin>
			val <<= 1;
 80005c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005ce:	893b      	ldrh	r3, [r7, #8]
 80005d0:	2200      	movs	r2, #0
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f001 f907 	bl	80017e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 80005da:	893b      	ldrh	r3, [r7, #8]
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f001 f901 	bl	80017e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005e6:	893b      	ldrh	r3, [r7, #8]
 80005e8:	2200      	movs	r2, #0
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f001 f8fb 	bl	80017e8 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	3301      	adds	r3, #1
 80005f6:	75fb      	strb	r3, [r7, #23]
 80005f8:	7dfb      	ldrb	r3, [r7, #23]
 80005fa:	2b07      	cmp	r3, #7
 80005fc:	d9c3      	bls.n	8000586 <shiftOut+0x1a>
	}
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <MultiFunctionShield_Single_Digit_Display>:
* @param digit: 1..4, pick the digit to write to
* @param value: 0..9, pick the value to display
* @retval None
*/
void MultiFunctionShield_Single_Digit_Display (int digit, int8_t value)
	{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
	if (value <0) //then blank a digit
 8000614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000618:	2b00      	cmp	r3, #0
 800061a:	da06      	bge.n	800062a <MultiFunctionShield_Single_Digit_Display+0x22>
		{
		SEGMENT_VALUE[4-digit] = SEGMENT_BLANK;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1c3 0304 	rsb	r3, r3, #4
 8000622:	21ff      	movs	r1, #255	; 0xff
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000626:	54d1      	strb	r1, [r2, r3]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
			}
		}
	}
 8000628:	e039      	b.n	800069e <MultiFunctionShield_Single_Digit_Display+0x96>
		value = (value & 0b1111) % 10 ;
 800062a:	78fb      	ldrb	r3, [r7, #3]
 800062c:	f003 020f 	and.w	r2, r3, #15
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 8000632:	fb83 1302 	smull	r1, r3, r3, r2
 8000636:	1099      	asrs	r1, r3, #2
 8000638:	17d3      	asrs	r3, r2, #31
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	460b      	mov	r3, r1
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	440b      	add	r3, r1
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	1ad1      	subs	r1, r2, r3
 8000646:	460b      	mov	r3, r1
 8000648:	70fb      	strb	r3, [r7, #3]
		if ((digit <=4 ) && (digit >=0))
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b04      	cmp	r3, #4
 800064e:	dc1a      	bgt.n	8000686 <MultiFunctionShield_Single_Digit_Display+0x7e>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2b00      	cmp	r3, #0
 8000654:	db17      	blt.n	8000686 <MultiFunctionShield_Single_Digit_Display+0x7e>
			SEGMENT_VALUE[4-digit] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000656:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800065a:	4b15      	ldr	r3, [pc, #84]	; (80006b0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 800065c:	fb83 1302 	smull	r1, r3, r3, r2
 8000660:	1099      	asrs	r1, r3, #2
 8000662:	17d3      	asrs	r3, r2, #31
 8000664:	1ac9      	subs	r1, r1, r3
 8000666:	460b      	mov	r3, r1
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	440b      	add	r3, r1
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	b25b      	sxtb	r3, r3
 8000672:	b2db      	uxtb	r3, r3
 8000674:	4619      	mov	r1, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f1c3 0304 	rsb	r3, r3, #4
 800067c:	4a0d      	ldr	r2, [pc, #52]	; (80006b4 <MultiFunctionShield_Single_Digit_Display+0xac>)
 800067e:	5c51      	ldrb	r1, [r2, r1]
 8000680:	4a0a      	ldr	r2, [pc, #40]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000682:	54d1      	strb	r1, [r2, r3]
	}
 8000684:	e00b      	b.n	800069e <MultiFunctionShield_Single_Digit_Display+0x96>
			SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000686:	22bf      	movs	r2, #191	; 0xbf
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 800068a:	701a      	strb	r2, [r3, #0]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
 800068c:	22bf      	movs	r2, #191	; 0xbf
 800068e:	4b07      	ldr	r3, [pc, #28]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000690:	705a      	strb	r2, [r3, #1]
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 8000692:	22bf      	movs	r2, #191	; 0xbf
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000696:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 8000698:	22bf      	movs	r2, #191	; 0xbf
 800069a:	4b04      	ldr	r3, [pc, #16]	; (80006ac <MultiFunctionShield_Single_Digit_Display+0xa4>)
 800069c:	70da      	strb	r2, [r3, #3]
	}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	20000090 	.word	0x20000090
 80006b0:	66666667 	.word	0x66666667
 80006b4:	08008b70 	.word	0x08008b70

080006b8 <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c4:	f001 f890 	bl	80017e8 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	; 0x40
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d0:	f001 f88a 	bl	80017e8 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	2140      	movs	r1, #64	; 0x40
 80006d8:	4805      	ldr	r0, [pc, #20]	; (80006f0 <Clear_LEDs+0x38>)
 80006da:	f001 f885 	bl	80017e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	2120      	movs	r1, #32
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e6:	f001 f87f 	bl	80017e8 <HAL_GPIO_WritePin>
#endif
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	48000400 	.word	0x48000400

080006f4 <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 80006f8:	22ff      	movs	r2, #255	; 0xff
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <MultiFunctionShield_Clear+0x28>)
 80006fc:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 80006fe:	22ff      	movs	r2, #255	; 0xff
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <MultiFunctionShield_Clear+0x28>)
 8000702:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 8000704:	22ff      	movs	r2, #255	; 0xff
 8000706:	4b05      	ldr	r3, [pc, #20]	; (800071c <MultiFunctionShield_Clear+0x28>)
 8000708:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 800070a:	22ff      	movs	r2, #255	; 0xff
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <MultiFunctionShield_Clear+0x28>)
 800070e:	70da      	strb	r2, [r3, #3]
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	20000090 	.word	0x20000090

08000720 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af02      	add	r7, sp, #8
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2120      	movs	r1, #32
 800072e:	4816      	ldr	r0, [pc, #88]	; (8000788 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000730:	f001 f85a 	bl	80017e8 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000734:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 8000736:	4a15      	ldr	r2, [pc, #84]	; (800078c <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 8000738:	5cd3      	ldrb	r3, [r2, r3]
 800073a:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 800073c:	9301      	str	r3, [sp, #4]
 800073e:	2301      	movs	r3, #1
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000746:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800074a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000752:	f7ff ff0b 	bl	800056c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000756:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 8000758:	4a0d      	ldr	r2, [pc, #52]	; (8000790 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 800075a:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	2301      	movs	r3, #1
 8000760:	9300      	str	r3, [sp, #0]
 8000762:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000766:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800076a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800076e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000772:	f7ff fefb 	bl	800056c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	2120      	movs	r1, #32
 800077a:	4803      	ldr	r0, [pc, #12]	; (8000788 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 800077c:	f001 f834 	bl	80017e8 <HAL_GPIO_WritePin>
	}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	48000400 	.word	0x48000400
 800078c:	20000090 	.word	0x20000090
 8000790:	08008b7c 	.word	0x08008b7c

08000794 <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 8000798:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <MultiFunctionShield__ISRFunc+0x60>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	3301      	adds	r3, #1
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <MultiFunctionShield__ISRFunc+0x60>)
 80007a4:	4611      	mov	r1, r2
 80007a6:	7019      	strb	r1, [r3, #0]
 80007a8:	4613      	mov	r3, r2
 80007aa:	3b01      	subs	r3, #1
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d81e      	bhi.n	80007ee <MultiFunctionShield__ISRFunc+0x5a>
 80007b0:	a201      	add	r2, pc, #4	; (adr r2, 80007b8 <MultiFunctionShield__ISRFunc+0x24>)
 80007b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b6:	bf00      	nop
 80007b8:	080007c9 	.word	0x080007c9
 80007bc:	080007d1 	.word	0x080007d1
 80007c0:	080007d9 	.word	0x080007d9
 80007c4:	080007e1 	.word	0x080007e1
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 80007c8:	2000      	movs	r0, #0
 80007ca:	f7ff ffa9 	bl	8000720 <MultiFunctionShield_WriteNumberToSegment>
 80007ce:	e00e      	b.n	80007ee <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 80007d0:	2001      	movs	r0, #1
 80007d2:	f7ff ffa5 	bl	8000720 <MultiFunctionShield_WriteNumberToSegment>
 80007d6:	e00a      	b.n	80007ee <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 80007d8:	2002      	movs	r0, #2
 80007da:	f7ff ffa1 	bl	8000720 <MultiFunctionShield_WriteNumberToSegment>
 80007de:	e006      	b.n	80007ee <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 80007e0:	2003      	movs	r0, #3
 80007e2:	f7ff ff9d 	bl	8000720 <MultiFunctionShield_WriteNumberToSegment>
 80007e6:	4b03      	ldr	r3, [pc, #12]	; (80007f4 <MultiFunctionShield__ISRFunc+0x60>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]
 80007ec:	bf00      	nop
  }
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2000008c 	.word	0x2000008c

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f000 fd28 	bl	8001250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f892 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f000 f938 	bl	8000a78 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000808:	f000 f906 	bl	8000a18 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 800080c:	f000 f8de 	bl	80009cc <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  printf("\033\143"); printf("Welcome to ECEN-361 Lab-09\n\r");
 8000810:	482c      	ldr	r0, [pc, #176]	; (80008c4 <main+0xcc>)
 8000812:	f007 fa5d 	bl	8007cd0 <iprintf>
 8000816:	482c      	ldr	r0, [pc, #176]	; (80008c8 <main+0xd0>)
 8000818:	f007 fa5a 	bl	8007cd0 <iprintf>
	// Start timer
	MultiFunctionShield_Clear();							// Clear the 7-seg display
 800081c:	f7ff ff6a 	bl	80006f4 <MultiFunctionShield_Clear>
	HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 8000820:	482a      	ldr	r0, [pc, #168]	; (80008cc <main+0xd4>)
 8000822:	f002 fbd5 	bl	8002fd0 <HAL_TIM_Base_Start_IT>

	Clear_LEDs();
 8000826:	f7ff ff47 	bl	80006b8 <Clear_LEDs>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800082a:	f003 fc0d 	bl	8004048 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of UpDownMutex */
  UpDownMutexHandle = osMutexNew(&UpDownMutex_attributes);
 800082e:	4828      	ldr	r0, [pc, #160]	; (80008d0 <main+0xd8>)
 8000830:	f003 fe13 	bl	800445a <osMutexNew>
 8000834:	4603      	mov	r3, r0
 8000836:	4a27      	ldr	r2, [pc, #156]	; (80008d4 <main+0xdc>)
 8000838:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Button_1_Semaphore */
  Button_1_SemaphoreHandle = osSemaphoreNew(1, 1, &Button_1_Semaphore_attributes);
 800083a:	4a27      	ldr	r2, [pc, #156]	; (80008d8 <main+0xe0>)
 800083c:	2101      	movs	r1, #1
 800083e:	2001      	movs	r0, #1
 8000840:	f003 fe91 	bl	8004566 <osSemaphoreNew>
 8000844:	4603      	mov	r3, r0
 8000846:	4a25      	ldr	r2, [pc, #148]	; (80008dc <main+0xe4>)
 8000848:	6013      	str	r3, [r2, #0]

  /* creation of Button_2_Semaphore */
  Button_2_SemaphoreHandle = osSemaphoreNew(1, 1, &Button_2_Semaphore_attributes);
 800084a:	4a25      	ldr	r2, [pc, #148]	; (80008e0 <main+0xe8>)
 800084c:	2101      	movs	r1, #1
 800084e:	2001      	movs	r0, #1
 8000850:	f003 fe89 	bl	8004566 <osSemaphoreNew>
 8000854:	4603      	mov	r3, r0
 8000856:	4a23      	ldr	r2, [pc, #140]	; (80008e4 <main+0xec>)
 8000858:	6013      	str	r3, [r2, #0]

  /* creation of Button_3_Semaphore */
  Button_3_SemaphoreHandle = osSemaphoreNew(1, 1, &Button_3_Semaphore_attributes);
 800085a:	4a23      	ldr	r2, [pc, #140]	; (80008e8 <main+0xf0>)
 800085c:	2101      	movs	r1, #1
 800085e:	2001      	movs	r0, #1
 8000860:	f003 fe81 	bl	8004566 <osSemaphoreNew>
 8000864:	4603      	mov	r3, r0
 8000866:	4a21      	ldr	r2, [pc, #132]	; (80008ec <main+0xf4>)
 8000868:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore_Counting */
  Semaphore_CountingHandle = osSemaphoreNew(31, 31, &Semaphore_Counting_attributes);
 800086a:	4a21      	ldr	r2, [pc, #132]	; (80008f0 <main+0xf8>)
 800086c:	211f      	movs	r1, #31
 800086e:	201f      	movs	r0, #31
 8000870:	f003 fe79 	bl	8004566 <osSemaphoreNew>
 8000874:	4603      	mov	r3, r0
 8000876:	4a1f      	ldr	r2, [pc, #124]	; (80008f4 <main+0xfc>)
 8000878:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SW_Timer_7Seg */
  SW_Timer_7SegHandle = osTimerNew(SW_Timer_Countdown, osTimerPeriodic, NULL, &SW_Timer_7Seg_attributes);
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <main+0x100>)
 800087c:	2200      	movs	r2, #0
 800087e:	2101      	movs	r1, #1
 8000880:	481e      	ldr	r0, [pc, #120]	; (80008fc <main+0x104>)
 8000882:	f003 fced 	bl	8004260 <osTimerNew>
 8000886:	4603      	mov	r3, r0
 8000888:	4a1d      	ldr	r2, [pc, #116]	; (8000900 <main+0x108>)
 800088a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SemaphoreToggle */
  SemaphoreToggleHandle = osThreadNew(Semaphore_Toggle_Task, NULL, &SemaphoreToggle_attributes);
 800088c:	4a1d      	ldr	r2, [pc, #116]	; (8000904 <main+0x10c>)
 800088e:	2100      	movs	r1, #0
 8000890:	481d      	ldr	r0, [pc, #116]	; (8000908 <main+0x110>)
 8000892:	f003 fc23 	bl	80040dc <osThreadNew>
 8000896:	4603      	mov	r3, r0
 8000898:	4a1c      	ldr	r2, [pc, #112]	; (800090c <main+0x114>)
 800089a:	6013      	str	r3, [r2, #0]

  /* creation of NotifToggle */
  NotifToggleHandle = osThreadNew(NotifyToggleTask, NULL, &NotifToggle_attributes);
 800089c:	4a1c      	ldr	r2, [pc, #112]	; (8000910 <main+0x118>)
 800089e:	2100      	movs	r1, #0
 80008a0:	481c      	ldr	r0, [pc, #112]	; (8000914 <main+0x11c>)
 80008a2:	f003 fc1b 	bl	80040dc <osThreadNew>
 80008a6:	4603      	mov	r3, r0
 80008a8:	4a1b      	ldr	r2, [pc, #108]	; (8000918 <main+0x120>)
 80008aa:	6013      	str	r3, [r2, #0]

  /* creation of SW_Timer_Toggle */
  SW_Timer_ToggleHandle = osThreadNew(SW_Timer_Task, NULL, &SW_Timer_Toggle_attributes);
 80008ac:	4a1b      	ldr	r2, [pc, #108]	; (800091c <main+0x124>)
 80008ae:	2100      	movs	r1, #0
 80008b0:	481b      	ldr	r0, [pc, #108]	; (8000920 <main+0x128>)
 80008b2:	f003 fc13 	bl	80040dc <osThreadNew>
 80008b6:	4603      	mov	r3, r0
 80008b8:	4a1a      	ldr	r2, [pc, #104]	; (8000924 <main+0x12c>)
 80008ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80008bc:	f003 fbe8 	bl	8004090 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <main+0xc8>
 80008c2:	bf00      	nop
 80008c4:	08008b34 	.word	0x08008b34
 80008c8:	08008b38 	.word	0x08008b38
 80008cc:	20000094 	.word	0x20000094
 80008d0:	08008bfc 	.word	0x08008bfc
 80008d4:	20000178 	.word	0x20000178
 80008d8:	08008c0c 	.word	0x08008c0c
 80008dc:	2000017c 	.word	0x2000017c
 80008e0:	08008c1c 	.word	0x08008c1c
 80008e4:	20000180 	.word	0x20000180
 80008e8:	08008c2c 	.word	0x08008c2c
 80008ec:	20000184 	.word	0x20000184
 80008f0:	08008c3c 	.word	0x08008c3c
 80008f4:	20000188 	.word	0x20000188
 80008f8:	08008bec 	.word	0x08008bec
 80008fc:	08000d4d 	.word	0x08000d4d
 8000900:	20000174 	.word	0x20000174
 8000904:	08008b80 	.word	0x08008b80
 8000908:	08000cbd 	.word	0x08000cbd
 800090c:	20000168 	.word	0x20000168
 8000910:	08008ba4 	.word	0x08008ba4
 8000914:	08000ced 	.word	0x08000ced
 8000918:	2000016c 	.word	0x2000016c
 800091c:	08008bc8 	.word	0x08008bc8
 8000920:	08000cfd 	.word	0x08000cfd
 8000924:	20000170 	.word	0x20000170

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b096      	sub	sp, #88	; 0x58
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	2244      	movs	r2, #68	; 0x44
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f007 fa1f 	bl	8007d7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800094a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800094e:	f000 ffa3 	bl	8001898 <HAL_PWREx_ControlVoltageScaling>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000958:	f000 fa30 	bl	8000dbc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800095c:	2302      	movs	r3, #2
 800095e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000960:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000964:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000966:	2310      	movs	r3, #16
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800096a:	2302      	movs	r3, #2
 800096c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800096e:	2302      	movs	r3, #2
 8000970:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000972:	2301      	movs	r3, #1
 8000974:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000976:	230a      	movs	r3, #10
 8000978:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800097a:	2307      	movs	r3, #7
 800097c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800097e:	2302      	movs	r3, #2
 8000980:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000982:	2302      	movs	r3, #2
 8000984:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4618      	mov	r0, r3
 800098c:	f000 ffda 	bl	8001944 <HAL_RCC_OscConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000996:	f000 fa11 	bl	8000dbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099a:	230f      	movs	r3, #15
 800099c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800099e:	2303      	movs	r3, #3
 80009a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a2:	2300      	movs	r3, #0
 80009a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009ae:	463b      	mov	r3, r7
 80009b0:	2104      	movs	r1, #4
 80009b2:	4618      	mov	r0, r3
 80009b4:	f001 fba2 	bl	80020fc <HAL_RCC_ClockConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009be:	f000 f9fd 	bl	8000dbc <Error_Handler>
  }
}
 80009c2:	bf00      	nop
 80009c4:	3758      	adds	r7, #88	; 0x58
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009d2:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <MX_TIM17_Init+0x48>)
 80009d4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009d8:	f240 321f 	movw	r2, #799	; 0x31f
 80009dc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009e6:	2264      	movs	r2, #100	; 0x64
 80009e8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ea:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <MX_TIM17_Init+0x44>)
 80009fe:	f002 fa8f 	bl	8002f20 <HAL_TIM_Base_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000a08:	f000 f9d8 	bl	8000dbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000094 	.word	0x20000094
 8000a14:	40014800 	.word	0x40014800

08000a18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a1e:	4a15      	ldr	r2, [pc, #84]	; (8000a74 <MX_USART2_UART_Init+0x5c>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a5a:	4805      	ldr	r0, [pc, #20]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a5c:	f002 fd0a 	bl	8003474 <HAL_UART_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a66:	f000 f9a9 	bl	8000dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	200000e0 	.word	0x200000e0
 8000a74:	40004400 	.word	0x40004400

08000a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8e:	4b6a      	ldr	r3, [pc, #424]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	4a69      	ldr	r2, [pc, #420]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000a94:	f043 0304 	orr.w	r3, r3, #4
 8000a98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9a:	4b67      	ldr	r3, [pc, #412]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9e:	f003 0304 	and.w	r3, r3, #4
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa6:	4b64      	ldr	r3, [pc, #400]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aaa:	4a63      	ldr	r2, [pc, #396]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab2:	4b61      	ldr	r3, [pc, #388]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	4b5e      	ldr	r3, [pc, #376]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac2:	4a5d      	ldr	r2, [pc, #372]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aca:	4b5b      	ldr	r3, [pc, #364]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad6:	4b58      	ldr	r3, [pc, #352]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ada:	4a57      	ldr	r2, [pc, #348]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ae2:	4b55      	ldr	r3, [pc, #340]	; (8000c38 <MX_GPIO_Init+0x1c0>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae6:	f003 0302 	and.w	r3, r3, #2
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000aee:	2200      	movs	r2, #0
 8000af0:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8000af4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af8:	f000 fe76 	bl	80017e8 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2160      	movs	r1, #96	; 0x60
 8000b00:	484e      	ldr	r0, [pc, #312]	; (8000c3c <MX_GPIO_Init+0x1c4>)
 8000b02:	f000 fe71 	bl	80017e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b0c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4848      	ldr	r0, [pc, #288]	; (8000c40 <MX_GPIO_Init+0x1c8>)
 8000b1e:	f000 fcb9 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pin : LM35_IN_Pin */
  GPIO_InitStruct.Pin = LM35_IN_Pin;
 8000b22:	2302      	movs	r3, #2
 8000b24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b26:	230b      	movs	r3, #11
 8000b28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LM35_IN_GPIO_Port, &GPIO_InitStruct);
 8000b2e:	f107 0314 	add.w	r3, r7, #20
 8000b32:	4619      	mov	r1, r3
 8000b34:	4842      	ldr	r0, [pc, #264]	; (8000c40 <MX_GPIO_Init+0x1c8>)
 8000b36:	f000 fcad 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b3e:	230b      	movs	r3, #11
 8000b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b46:	f107 0314 	add.w	r3, r7, #20
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b50:	f000 fca0 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin;
 8000b54:	2312      	movs	r3, #18
 8000b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b58:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	4619      	mov	r1, r3
 8000b68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b6c:	f000 fc92 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin;
 8000b70:	23e0      	movs	r3, #224	; 0xe0
 8000b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000b74:	2311      	movs	r3, #17
 8000b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4619      	mov	r1, r3
 8000b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8a:	f000 fc83 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b92:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4826      	ldr	r0, [pc, #152]	; (8000c3c <MX_GPIO_Init+0x1c4>)
 8000ba4:	f000 fc76 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_CLK_Pin SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = SevenSeg_CLK_Pin|SevenSeg_DATA_Pin;
 8000ba8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bc4:	f000 fc66 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pin : SevenSeg_LATCH_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin;
 8000bc8:	2320      	movs	r3, #32
 8000bca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SevenSeg_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4817      	ldr	r0, [pc, #92]	; (8000c3c <MX_GPIO_Init+0x1c4>)
 8000be0:	f000 fc58 	bl	8001494 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D4_Pin */
  GPIO_InitStruct.Pin = LED_D4_Pin;
 8000be4:	2340      	movs	r3, #64	; 0x40
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000be8:	2311      	movs	r3, #17
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D4_GPIO_Port, &GPIO_InitStruct);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4810      	ldr	r0, [pc, #64]	; (8000c3c <MX_GPIO_Init+0x1c4>)
 8000bfc:	f000 fc4a 	bl	8001494 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2105      	movs	r1, #5
 8000c04:	2006      	movs	r0, #6
 8000c06:	f000 fc1b 	bl	8001440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000c0a:	2006      	movs	r0, #6
 8000c0c:	f000 fc34 	bl	8001478 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2105      	movs	r1, #5
 8000c14:	2007      	movs	r0, #7
 8000c16:	f000 fc13 	bl	8001440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000c1a:	2007      	movs	r0, #7
 8000c1c:	f000 fc2c 	bl	8001478 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2105      	movs	r1, #5
 8000c24:	200a      	movs	r0, #10
 8000c26:	f000 fc0b 	bl	8001440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c2a:	200a      	movs	r0, #10
 8000c2c:	f000 fc24 	bl	8001478 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c30:	bf00      	nop
 8000c32:	3728      	adds	r7, #40	; 0x28
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	48000400 	.word	0x48000400
 8000c40:	48000800 	.word	0x48000800

08000c44 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	80fb      	strh	r3, [r7, #6]
	// All three buttons generate GPIO  interrupts
	switch(GPIO_Pin)
 8000c4e:	88fb      	ldrh	r3, [r7, #6]
 8000c50:	2b10      	cmp	r3, #16
 8000c52:	d00b      	beq.n	8000c6c <HAL_GPIO_EXTI_Callback+0x28>
 8000c54:	2b10      	cmp	r3, #16
 8000c56:	dc15      	bgt.n	8000c84 <HAL_GPIO_EXTI_Callback+0x40>
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d00d      	beq.n	8000c78 <HAL_GPIO_EXTI_Callback+0x34>
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d111      	bne.n	8000c84 <HAL_GPIO_EXTI_Callback+0x40>
		{
		case Button_1_Pin:
			// Got the pin -- Give the semaphore
			osSemaphoreRelease(Button_1_SemaphoreHandle);
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <HAL_GPIO_EXTI_Callback+0x48>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f003 fd59 	bl	800471c <osSemaphoreRelease>
			break;
 8000c6a:	e00b      	b.n	8000c84 <HAL_GPIO_EXTI_Callback+0x40>

		case Button_2_Pin:
			osSemaphoreRelease(Button_2_SemaphoreHandle);
 8000c6c:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f003 fd53 	bl	800471c <osSemaphoreRelease>
			break;
 8000c76:	e005      	b.n	8000c84 <HAL_GPIO_EXTI_Callback+0x40>

		case Button_3_Pin:
			osSemaphoreRelease(Button_3_SemaphoreHandle);
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <HAL_GPIO_EXTI_Callback+0x50>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 fd4d 	bl	800471c <osSemaphoreRelease>
			break;
 8000c82:	bf00      	nop
		}

	}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	2000017c 	.word	0x2000017c
 8000c90:	20000180 	.word	0x20000180
 8000c94:	20000184 	.word	0x20000184

08000c98 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000ca0:	1d39      	adds	r1, r7, #4
 8000ca2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4803      	ldr	r0, [pc, #12]	; (8000cb8 <__io_putchar+0x20>)
 8000caa:	f002 fc31 	bl	8003510 <HAL_UART_Transmit>

  return ch;
 8000cae:	687b      	ldr	r3, [r7, #4]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	200000e0 	.word	0x200000e0

08000cbc <Semaphore_Toggle_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Semaphore_Toggle_Task */
void Semaphore_Toggle_Task(void *argument)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]

	  /* USER CODE BEGIN SemaphoreToggle_Task */
	  /* Infinite loop */
	  for(;;)
	  {
		osSemaphoreAcquire(Button_1_SemaphoreHandle,100000);
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <Semaphore_Toggle_Task+0x24>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4906      	ldr	r1, [pc, #24]	; (8000ce4 <Semaphore_Toggle_Task+0x28>)
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f003 fcd4 	bl	8004678 <osSemaphoreAcquire>
		HAL_GPIO_TogglePin(LED_D4_GPIO_Port , LED_D4_Pin);
 8000cd0:	2140      	movs	r1, #64	; 0x40
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <Semaphore_Toggle_Task+0x2c>)
 8000cd4:	f000 fda0 	bl	8001818 <HAL_GPIO_TogglePin>
		osDelay(1);
 8000cd8:	2001      	movs	r0, #1
 8000cda:	f003 fa91 	bl	8004200 <osDelay>
		osSemaphoreAcquire(Button_1_SemaphoreHandle,100000);
 8000cde:	e7f1      	b.n	8000cc4 <Semaphore_Toggle_Task+0x8>
 8000ce0:	2000017c 	.word	0x2000017c
 8000ce4:	000186a0 	.word	0x000186a0
 8000ce8:	48000400 	.word	0x48000400

08000cec <NotifyToggleTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NotifyToggleTask */
void NotifyToggleTask(void *argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NotifyToggleTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f003 fa83 	bl	8004200 <osDelay>
 8000cfa:	e7fb      	b.n	8000cf4 <NotifyToggleTask+0x8>

08000cfc <SW_Timer_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SW_Timer_Task */
void SW_Timer_Task(void *argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SW_Timer_Task */
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(Button_2_SemaphoreHandle,100000);
 8000d04:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <SW_Timer_Task+0x44>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	490e      	ldr	r1, [pc, #56]	; (8000d44 <SW_Timer_Task+0x48>)
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f003 fcb4 	bl	8004678 <osSemaphoreAcquire>
	  // A button push starts or stops the SW Timer
	  // Button push is indicated by the semaphore
	if (osTimerIsRunning(SW_Timer_7SegHandle))
 8000d10:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <SW_Timer_Task+0x4c>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f003 fb84 	bl	8004422 <osTimerIsRunning>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d005      	beq.n	8000d2c <SW_Timer_Task+0x30>
		osTimerStop(SW_Timer_7SegHandle );
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <SW_Timer_Task+0x4c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f003 fb45 	bl	80043b4 <osTimerStop>
 8000d2a:	e005      	b.n	8000d38 <SW_Timer_Task+0x3c>
	else
		osTimerStart(SW_Timer_7SegHandle , 200);
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <SW_Timer_Task+0x4c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	21c8      	movs	r1, #200	; 0xc8
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 fb10 	bl	8004358 <osTimerStart>
    osDelay(1);
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f003 fa61 	bl	8004200 <osDelay>
	osSemaphoreAcquire(Button_2_SemaphoreHandle,100000);
 8000d3e:	e7e1      	b.n	8000d04 <SW_Timer_Task+0x8>
 8000d40:	20000180 	.word	0x20000180
 8000d44:	000186a0 	.word	0x000186a0
 8000d48:	20000174 	.word	0x20000174

08000d4c <SW_Timer_Countdown>:
  /* USER CODE END SW_Timer_Task */
}

/* SW_Timer_Countdown function */
void SW_Timer_Countdown(void *argument)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	/*
	 * When the timer expires, decrement the Count and Display it
	 * on the 7-Seg Upper
	 */

	if (countdown_display == 0) countdown_display = 9;
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <SW_Timer_Countdown+0x38>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d103      	bne.n	8000d64 <SW_Timer_Countdown+0x18>
 8000d5c:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <SW_Timer_Countdown+0x38>)
 8000d5e:	2209      	movs	r2, #9
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	e004      	b.n	8000d6e <SW_Timer_Countdown+0x22>
		else countdown_display--;
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <SW_Timer_Countdown+0x38>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	4a06      	ldr	r2, [pc, #24]	; (8000d84 <SW_Timer_Countdown+0x38>)
 8000d6c:	6013      	str	r3, [r2, #0]

	MultiFunctionShield_Single_Digit_Display(4, countdown_display);   //put it on the left
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <SW_Timer_Countdown+0x38>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	b25b      	sxtb	r3, r3
 8000d74:	4619      	mov	r1, r3
 8000d76:	2004      	movs	r0, #4
 8000d78:	f7ff fc46 	bl	8000608 <MultiFunctionShield_Single_Digit_Display>
	// MultiFunctionShield_Single_Digit_Display(2, -1);//blank the bottom two

  /* USER CODE END SW_Timer_Countdown */
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000000 	.word	0x20000000

08000d88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a07      	ldr	r2, [pc, #28]	; (8000db4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d101      	bne.n	8000d9e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d9a:	f000 fa79 	bl	8001290 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == &htim17 )
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d101      	bne.n	8000daa <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  MultiFunctionShield__ISRFunc();
 8000da6:	f7ff fcf5 	bl	8000794 <MultiFunctionShield__ISRFunc>
  }

  /* USER CODE END Callback 1 */
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40000400 	.word	0x40000400
 8000db8:	20000094 	.word	0x20000094

08000dbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc0:	b672      	cpsid	i
}
 8000dc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <Error_Handler+0x8>
	...

08000dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dce:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <HAL_MspInit+0x4c>)
 8000dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dd2:	4a10      	ldr	r2, [pc, #64]	; (8000e14 <HAL_MspInit+0x4c>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6613      	str	r3, [r2, #96]	; 0x60
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <HAL_MspInit+0x4c>)
 8000ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_MspInit+0x4c>)
 8000de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dea:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <HAL_MspInit+0x4c>)
 8000dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df0:	6593      	str	r3, [r2, #88]	; 0x58
 8000df2:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <HAL_MspInit+0x4c>)
 8000df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	210f      	movs	r1, #15
 8000e02:	f06f 0001 	mvn.w	r0, #1
 8000e06:	f000 fb1b 	bl	8001440 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0d      	ldr	r2, [pc, #52]	; (8000e5c <HAL_TIM_Base_MspInit+0x44>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d113      	bne.n	8000e52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <HAL_TIM_Base_MspInit+0x48>)
 8000e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2e:	4a0c      	ldr	r2, [pc, #48]	; (8000e60 <HAL_TIM_Base_MspInit+0x48>)
 8000e30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e34:	6613      	str	r3, [r2, #96]	; 0x60
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HAL_TIM_Base_MspInit+0x48>)
 8000e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2105      	movs	r1, #5
 8000e46:	201a      	movs	r0, #26
 8000e48:	f000 fafa 	bl	8001440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000e4c:	201a      	movs	r0, #26
 8000e4e:	f000 fb13 	bl	8001478 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40014800 	.word	0x40014800
 8000e60:	40021000 	.word	0x40021000

08000e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0ac      	sub	sp, #176	; 0xb0
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	2288      	movs	r2, #136	; 0x88
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f006 ff78 	bl	8007d7a <memset>
  if(huart->Instance==USART2)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <HAL_UART_MspInit+0xb0>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d13b      	bne.n	8000f0c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e94:	2302      	movs	r3, #2
 8000e96:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f001 fb81 	bl	80025a8 <HAL_RCCEx_PeriphCLKConfig>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000eac:	f7ff ff86 	bl	8000dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb0:	4b19      	ldr	r3, [pc, #100]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb4:	4a18      	ldr	r2, [pc, #96]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eba:	6593      	str	r3, [r2, #88]	; 0x58
 8000ebc:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ecc:	4a12      	ldr	r2, [pc, #72]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed4:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <HAL_UART_MspInit+0xb4>)
 8000ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee0:	230c      	movs	r3, #12
 8000ee2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f02:	4619      	mov	r1, r3
 8000f04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f08:	f000 fac4 	bl	8001494 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f0c:	bf00      	nop
 8000f0e:	37b0      	adds	r7, #176	; 0xb0
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40004400 	.word	0x40004400
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08e      	sub	sp, #56	; 0x38
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000f2a:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <HAL_InitTick+0xe0>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f2e:	4a33      	ldr	r2, [pc, #204]	; (8000ffc <HAL_InitTick+0xe0>)
 8000f30:	f043 0302 	orr.w	r3, r3, #2
 8000f34:	6593      	str	r3, [r2, #88]	; 0x58
 8000f36:	4b31      	ldr	r3, [pc, #196]	; (8000ffc <HAL_InitTick+0xe0>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f42:	f107 0210 	add.w	r2, r7, #16
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f001 fa99 	bl	8002484 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f52:	6a3b      	ldr	r3, [r7, #32]
 8000f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d103      	bne.n	8000f64 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f5c:	f001 fa66 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8000f60:	6378      	str	r0, [r7, #52]	; 0x34
 8000f62:	e004      	b.n	8000f6e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f64:	f001 fa62 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f70:	4a23      	ldr	r2, [pc, #140]	; (8001000 <HAL_InitTick+0xe4>)
 8000f72:	fba2 2303 	umull	r2, r3, r2, r3
 8000f76:	0c9b      	lsrs	r3, r3, #18
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000f7c:	4b21      	ldr	r3, [pc, #132]	; (8001004 <HAL_InitTick+0xe8>)
 8000f7e:	4a22      	ldr	r2, [pc, #136]	; (8001008 <HAL_InitTick+0xec>)
 8000f80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <HAL_InitTick+0xe8>)
 8000f84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f88:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000f8a:	4a1e      	ldr	r2, [pc, #120]	; (8001004 <HAL_InitTick+0xe8>)
 8000f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000f90:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <HAL_InitTick+0xe8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f96:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <HAL_InitTick+0xe8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9c:	4b19      	ldr	r3, [pc, #100]	; (8001004 <HAL_InitTick+0xe8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000fa2:	4818      	ldr	r0, [pc, #96]	; (8001004 <HAL_InitTick+0xe8>)
 8000fa4:	f001 ffbc 	bl	8002f20 <HAL_TIM_Base_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000fae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d11b      	bne.n	8000fee <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000fb6:	4813      	ldr	r0, [pc, #76]	; (8001004 <HAL_InitTick+0xe8>)
 8000fb8:	f002 f80a 	bl	8002fd0 <HAL_TIM_Base_Start_IT>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000fc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d111      	bne.n	8000fee <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000fca:	201d      	movs	r0, #29
 8000fcc:	f000 fa54 	bl	8001478 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b0f      	cmp	r3, #15
 8000fd4:	d808      	bhi.n	8000fe8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	201d      	movs	r0, #29
 8000fdc:	f000 fa30 	bl	8001440 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fe0:	4a0a      	ldr	r2, [pc, #40]	; (800100c <HAL_InitTick+0xf0>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6013      	str	r3, [r2, #0]
 8000fe6:	e002      	b.n	8000fee <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000fee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3738      	adds	r7, #56	; 0x38
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000
 8001000:	431bde83 	.word	0x431bde83
 8001004:	2000018c 	.word	0x2000018c
 8001008:	40000400 	.word	0x40000400
 800100c:	20000008 	.word	0x20000008

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <NMI_Handler+0x4>

08001016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101a:	e7fe      	b.n	800101a <HardFault_Handler+0x4>

0800101c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001020:	e7fe      	b.n	8001020 <MemManage_Handler+0x4>

08001022 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001026:	e7fe      	b.n	8001026 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <UsageFault_Handler+0x4>

0800102e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 8001040:	2001      	movs	r0, #1
 8001042:	f000 fc03 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}

0800104a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 800104e:	2002      	movs	r0, #2
 8001050:	f000 fbfc 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}

08001058 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_2_Pin);
 800105c:	2010      	movs	r0, #16
 800105e:	f000 fbf5 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800106c:	4802      	ldr	r0, [pc, #8]	; (8001078 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800106e:	f002 f81f 	bl	80030b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000094 	.word	0x20000094

0800107c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001080:	4802      	ldr	r0, [pc, #8]	; (800108c <TIM3_IRQHandler+0x10>)
 8001082:	f002 f815 	bl	80030b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000018c 	.word	0x2000018c

08001090 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	e00a      	b.n	80010b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010a2:	f3af 8000 	nop.w
 80010a6:	4601      	mov	r1, r0
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	60ba      	str	r2, [r7, #8]
 80010ae:	b2ca      	uxtb	r2, r1
 80010b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbf0      	blt.n	80010a2 <_read+0x12>
  }

  return len;
 80010c0:	687b      	ldr	r3, [r7, #4]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	e009      	b.n	80010f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	60ba      	str	r2, [r7, #8]
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fdd7 	bl	8000c98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	3301      	adds	r3, #1
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbf1      	blt.n	80010dc <_write+0x12>
  }
  return len;
 80010f8:	687b      	ldr	r3, [r7, #4]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_close>:

int _close(int file)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800112a:	605a      	str	r2, [r3, #4]
  return 0;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <_isatty>:

int _isatty(int file)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001174:	4a14      	ldr	r2, [pc, #80]	; (80011c8 <_sbrk+0x5c>)
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <_sbrk+0x60>)
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <_sbrk+0x64>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001188:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <_sbrk+0x64>)
 800118a:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <_sbrk+0x68>)
 800118c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	429a      	cmp	r2, r3
 800119a:	d207      	bcs.n	80011ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800119c:	f006 fe92 	bl	8007ec4 <__errno>
 80011a0:	4603      	mov	r3, r0
 80011a2:	220c      	movs	r2, #12
 80011a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	e009      	b.n	80011c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <_sbrk+0x64>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011b2:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	4a05      	ldr	r2, [pc, #20]	; (80011d0 <_sbrk+0x64>)
 80011bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011be:	68fb      	ldr	r3, [r7, #12]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20018000 	.word	0x20018000
 80011cc:	00000400 	.word	0x00000400
 80011d0:	200001d8 	.word	0x200001d8
 80011d4:	20004bb0 	.word	0x20004bb0

080011d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <SystemInit+0x20>)
 80011de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011e2:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <SystemInit+0x20>)
 80011e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001234 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001200:	f7ff ffea 	bl	80011d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001204:	480c      	ldr	r0, [pc, #48]	; (8001238 <LoopForever+0x6>)
  ldr r1, =_edata
 8001206:	490d      	ldr	r1, [pc, #52]	; (800123c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001208:	4a0d      	ldr	r2, [pc, #52]	; (8001240 <LoopForever+0xe>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800120c:	e002      	b.n	8001214 <LoopCopyDataInit>

0800120e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800120e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001212:	3304      	adds	r3, #4

08001214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001218:	d3f9      	bcc.n	800120e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121a:	4a0a      	ldr	r2, [pc, #40]	; (8001244 <LoopForever+0x12>)
  ldr r4, =_ebss
 800121c:	4c0a      	ldr	r4, [pc, #40]	; (8001248 <LoopForever+0x16>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001220:	e001      	b.n	8001226 <LoopFillZerobss>

08001222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001224:	3204      	adds	r2, #4

08001226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001228:	d3fb      	bcc.n	8001222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800122a:	f006 fe51 	bl	8007ed0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800122e:	f7ff fae3 	bl	80007f8 <main>

08001232 <LoopForever>:

LoopForever:
    b LoopForever
 8001232:	e7fe      	b.n	8001232 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001234:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800123c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001240:	08008cd8 	.word	0x08008cd8
  ldr r2, =_sbss
 8001244:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001248:	20004bac 	.word	0x20004bac

0800124c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800124c:	e7fe      	b.n	800124c <ADC1_2_IRQHandler>
	...

08001250 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001256:	2300      	movs	r3, #0
 8001258:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_Init+0x3c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a0b      	ldr	r2, [pc, #44]	; (800128c <HAL_Init+0x3c>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001266:	2003      	movs	r0, #3
 8001268:	f000 f8df 	bl	800142a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800126c:	200f      	movs	r0, #15
 800126e:	f7ff fe55 	bl	8000f1c <HAL_InitTick>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	71fb      	strb	r3, [r7, #7]
 800127c:	e001      	b.n	8001282 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800127e:	f7ff fda3 	bl	8000dc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001282:	79fb      	ldrb	r3, [r7, #7]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40022000 	.word	0x40022000

08001290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_IncTick+0x20>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <HAL_IncTick+0x24>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4413      	add	r3, r2
 80012a0:	4a04      	ldr	r2, [pc, #16]	; (80012b4 <HAL_IncTick+0x24>)
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	2000000c 	.word	0x2000000c
 80012b4:	200001dc 	.word	0x200001dc

080012b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  return uwTick;
 80012bc:	4b03      	ldr	r3, [pc, #12]	; (80012cc <HAL_GetTick+0x14>)
 80012be:	681b      	ldr	r3, [r3, #0]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	200001dc 	.word	0x200001dc

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	db0b      	blt.n	800135e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	4907      	ldr	r1, [pc, #28]	; (800136c <__NVIC_EnableIRQ+0x38>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	095b      	lsrs	r3, r3, #5
 8001354:	2001      	movs	r0, #1
 8001356:	fa00 f202 	lsl.w	r2, r0, r2
 800135a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000e100 	.word	0xe000e100

08001370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	6039      	str	r1, [r7, #0]
 800137a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	db0a      	blt.n	800139a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	b2da      	uxtb	r2, r3
 8001388:	490c      	ldr	r1, [pc, #48]	; (80013bc <__NVIC_SetPriority+0x4c>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	440b      	add	r3, r1
 8001394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001398:	e00a      	b.n	80013b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4908      	ldr	r1, [pc, #32]	; (80013c0 <__NVIC_SetPriority+0x50>)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f003 030f 	and.w	r3, r3, #15
 80013a6:	3b04      	subs	r3, #4
 80013a8:	0112      	lsls	r2, r2, #4
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	440b      	add	r3, r1
 80013ae:	761a      	strb	r2, [r3, #24]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000e100 	.word	0xe000e100
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b089      	sub	sp, #36	; 0x24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	f1c3 0307 	rsb	r3, r3, #7
 80013de:	2b04      	cmp	r3, #4
 80013e0:	bf28      	it	cs
 80013e2:	2304      	movcs	r3, #4
 80013e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	3304      	adds	r3, #4
 80013ea:	2b06      	cmp	r3, #6
 80013ec:	d902      	bls.n	80013f4 <NVIC_EncodePriority+0x30>
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3b03      	subs	r3, #3
 80013f2:	e000      	b.n	80013f6 <NVIC_EncodePriority+0x32>
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	f04f 32ff 	mov.w	r2, #4294967295
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001402:	43da      	mvns	r2, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	401a      	ands	r2, r3
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800140c:	f04f 31ff 	mov.w	r1, #4294967295
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	fa01 f303 	lsl.w	r3, r1, r3
 8001416:	43d9      	mvns	r1, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800141c:	4313      	orrs	r3, r2
         );
}
 800141e:	4618      	mov	r0, r3
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ff4c 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001452:	f7ff ff61 	bl	8001318 <__NVIC_GetPriorityGrouping>
 8001456:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	68b9      	ldr	r1, [r7, #8]
 800145c:	6978      	ldr	r0, [r7, #20]
 800145e:	f7ff ffb1 	bl	80013c4 <NVIC_EncodePriority>
 8001462:	4602      	mov	r2, r0
 8001464:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001468:	4611      	mov	r1, r2
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff80 	bl	8001370 <__NVIC_SetPriority>
}
 8001470:	bf00      	nop
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff54 	bl	8001334 <__NVIC_EnableIRQ>
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001494:	b480      	push	{r7}
 8001496:	b087      	sub	sp, #28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800149e:	2300      	movs	r3, #0
 80014a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014a2:	e17f      	b.n	80017a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2101      	movs	r1, #1
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	4013      	ands	r3, r2
 80014b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f000 8171 	beq.w	800179e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f003 0303 	and.w	r3, r3, #3
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d005      	beq.n	80014d4 <HAL_GPIO_Init+0x40>
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d130      	bne.n	8001536 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	2203      	movs	r2, #3
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	68da      	ldr	r2, [r3, #12]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	693a      	ldr	r2, [r7, #16]
 8001502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800150a:	2201      	movs	r2, #1
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	091b      	lsrs	r3, r3, #4
 8001520:	f003 0201 	and.w	r2, r3, #1
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	2b03      	cmp	r3, #3
 8001540:	d118      	bne.n	8001574 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001546:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001548:	2201      	movs	r2, #1
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4013      	ands	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	08db      	lsrs	r3, r3, #3
 800155e:	f003 0201 	and.w	r2, r3, #1
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f003 0303 	and.w	r3, r3, #3
 800157c:	2b03      	cmp	r3, #3
 800157e:	d017      	beq.n	80015b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	2203      	movs	r2, #3
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	4013      	ands	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d123      	bne.n	8001604 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	08da      	lsrs	r2, r3, #3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3208      	adds	r2, #8
 80015c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	220f      	movs	r2, #15
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	4013      	ands	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	08da      	lsrs	r2, r3, #3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	3208      	adds	r2, #8
 80015fe:	6939      	ldr	r1, [r7, #16]
 8001600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	2203      	movs	r2, #3
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4013      	ands	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0203 	and.w	r2, r3, #3
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	4313      	orrs	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 80ac 	beq.w	800179e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001646:	4b5f      	ldr	r3, [pc, #380]	; (80017c4 <HAL_GPIO_Init+0x330>)
 8001648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164a:	4a5e      	ldr	r2, [pc, #376]	; (80017c4 <HAL_GPIO_Init+0x330>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6613      	str	r3, [r2, #96]	; 0x60
 8001652:	4b5c      	ldr	r3, [pc, #368]	; (80017c4 <HAL_GPIO_Init+0x330>)
 8001654:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800165e:	4a5a      	ldr	r2, [pc, #360]	; (80017c8 <HAL_GPIO_Init+0x334>)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	089b      	lsrs	r3, r3, #2
 8001664:	3302      	adds	r3, #2
 8001666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800166a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	f003 0303 	and.w	r3, r3, #3
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	220f      	movs	r2, #15
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001688:	d025      	beq.n	80016d6 <HAL_GPIO_Init+0x242>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4a4f      	ldr	r2, [pc, #316]	; (80017cc <HAL_GPIO_Init+0x338>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d01f      	beq.n	80016d2 <HAL_GPIO_Init+0x23e>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a4e      	ldr	r2, [pc, #312]	; (80017d0 <HAL_GPIO_Init+0x33c>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d019      	beq.n	80016ce <HAL_GPIO_Init+0x23a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a4d      	ldr	r2, [pc, #308]	; (80017d4 <HAL_GPIO_Init+0x340>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d013      	beq.n	80016ca <HAL_GPIO_Init+0x236>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a4c      	ldr	r2, [pc, #304]	; (80017d8 <HAL_GPIO_Init+0x344>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d00d      	beq.n	80016c6 <HAL_GPIO_Init+0x232>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a4b      	ldr	r2, [pc, #300]	; (80017dc <HAL_GPIO_Init+0x348>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d007      	beq.n	80016c2 <HAL_GPIO_Init+0x22e>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a4a      	ldr	r2, [pc, #296]	; (80017e0 <HAL_GPIO_Init+0x34c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d101      	bne.n	80016be <HAL_GPIO_Init+0x22a>
 80016ba:	2306      	movs	r3, #6
 80016bc:	e00c      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016be:	2307      	movs	r3, #7
 80016c0:	e00a      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016c2:	2305      	movs	r3, #5
 80016c4:	e008      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016c6:	2304      	movs	r3, #4
 80016c8:	e006      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016ca:	2303      	movs	r3, #3
 80016cc:	e004      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016ce:	2302      	movs	r3, #2
 80016d0:	e002      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016d2:	2301      	movs	r3, #1
 80016d4:	e000      	b.n	80016d8 <HAL_GPIO_Init+0x244>
 80016d6:	2300      	movs	r3, #0
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	f002 0203 	and.w	r2, r2, #3
 80016de:	0092      	lsls	r2, r2, #2
 80016e0:	4093      	lsls	r3, r2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016e8:	4937      	ldr	r1, [pc, #220]	; (80017c8 <HAL_GPIO_Init+0x334>)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	089b      	lsrs	r3, r3, #2
 80016ee:	3302      	adds	r3, #2
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016f6:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_GPIO_Init+0x350>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	43db      	mvns	r3, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4013      	ands	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4313      	orrs	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800171a:	4a32      	ldr	r2, [pc, #200]	; (80017e4 <HAL_GPIO_Init+0x350>)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001720:	4b30      	ldr	r3, [pc, #192]	; (80017e4 <HAL_GPIO_Init+0x350>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	43db      	mvns	r3, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001744:	4a27      	ldr	r2, [pc, #156]	; (80017e4 <HAL_GPIO_Init+0x350>)
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800174a:	4b26      	ldr	r3, [pc, #152]	; (80017e4 <HAL_GPIO_Init+0x350>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	43db      	mvns	r3, r3
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	4013      	ands	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800176e:	4a1d      	ldr	r2, [pc, #116]	; (80017e4 <HAL_GPIO_Init+0x350>)
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_GPIO_Init+0x350>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	43db      	mvns	r3, r3
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001798:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <HAL_GPIO_Init+0x350>)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	3301      	adds	r3, #1
 80017a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa22 f303 	lsr.w	r3, r2, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f47f ae78 	bne.w	80014a4 <HAL_GPIO_Init+0x10>
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	371c      	adds	r7, #28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40010000 	.word	0x40010000
 80017cc:	48000400 	.word	0x48000400
 80017d0:	48000800 	.word	0x48000800
 80017d4:	48000c00 	.word	0x48000c00
 80017d8:	48001000 	.word	0x48001000
 80017dc:	48001400 	.word	0x48001400
 80017e0:	48001800 	.word	0x48001800
 80017e4:	40010400 	.word	0x40010400

080017e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	807b      	strh	r3, [r7, #2]
 80017f4:	4613      	mov	r3, r2
 80017f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017f8:	787b      	ldrb	r3, [r7, #1]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017fe:	887a      	ldrh	r2, [r7, #2]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001804:	e002      	b.n	800180c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001806:	887a      	ldrh	r2, [r7, #2]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	695b      	ldr	r3, [r3, #20]
 8001828:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800182a:	887a      	ldrh	r2, [r7, #2]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4013      	ands	r3, r2
 8001830:	041a      	lsls	r2, r3, #16
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	43d9      	mvns	r1, r3
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	400b      	ands	r3, r1
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	619a      	str	r2, [r3, #24]
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	4013      	ands	r3, r2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d006      	beq.n	8001870 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001862:	4a05      	ldr	r2, [pc, #20]	; (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001868:	88fb      	ldrh	r3, [r7, #6]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f9ea 	bl	8000c44 <HAL_GPIO_EXTI_Callback>
  }
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40010400 	.word	0x40010400

0800187c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001880:	4b04      	ldr	r3, [pc, #16]	; (8001894 <HAL_PWREx_GetVoltageRange+0x18>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40007000 	.word	0x40007000

08001898 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018a6:	d130      	bne.n	800190a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018a8:	4b23      	ldr	r3, [pc, #140]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80018b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018b4:	d038      	beq.n	8001928 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018be:	4a1e      	ldr	r2, [pc, #120]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018c6:	4b1d      	ldr	r3, [pc, #116]	; (800193c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2232      	movs	r2, #50	; 0x32
 80018cc:	fb02 f303 	mul.w	r3, r2, r3
 80018d0:	4a1b      	ldr	r2, [pc, #108]	; (8001940 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018d2:	fba2 2303 	umull	r2, r3, r2, r3
 80018d6:	0c9b      	lsrs	r3, r3, #18
 80018d8:	3301      	adds	r3, #1
 80018da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018dc:	e002      	b.n	80018e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018f0:	d102      	bne.n	80018f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f2      	bne.n	80018de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001904:	d110      	bne.n	8001928 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e00f      	b.n	800192a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800190a:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001912:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001916:	d007      	beq.n	8001928 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001920:	4a05      	ldr	r2, [pc, #20]	; (8001938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001926:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40007000 	.word	0x40007000
 800193c:	20000004 	.word	0x20000004
 8001940:	431bde83 	.word	0x431bde83

08001944 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e3ca      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001956:	4b97      	ldr	r3, [pc, #604]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001960:	4b94      	ldr	r3, [pc, #592]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0310 	and.w	r3, r3, #16
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 80e4 	beq.w	8001b40 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d007      	beq.n	800198e <HAL_RCC_OscConfig+0x4a>
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	2b0c      	cmp	r3, #12
 8001982:	f040 808b 	bne.w	8001a9c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	2b01      	cmp	r3, #1
 800198a:	f040 8087 	bne.w	8001a9c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800198e:	4b89      	ldr	r3, [pc, #548]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x62>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e3a2      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a1a      	ldr	r2, [r3, #32]
 80019aa:	4b82      	ldr	r3, [pc, #520]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d004      	beq.n	80019c0 <HAL_RCC_OscConfig+0x7c>
 80019b6:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019be:	e005      	b.n	80019cc <HAL_RCC_OscConfig+0x88>
 80019c0:	4b7c      	ldr	r3, [pc, #496]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d223      	bcs.n	8001a18 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 fd87 	bl	80024e8 <RCC_SetFlashLatencyFromMSIRange>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e383      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e4:	4b73      	ldr	r3, [pc, #460]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a72      	ldr	r2, [pc, #456]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019ea:	f043 0308 	orr.w	r3, r3, #8
 80019ee:	6013      	str	r3, [r2, #0]
 80019f0:	4b70      	ldr	r3, [pc, #448]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	496d      	ldr	r1, [pc, #436]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a02:	4b6c      	ldr	r3, [pc, #432]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	4968      	ldr	r1, [pc, #416]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	604b      	str	r3, [r1, #4]
 8001a16:	e025      	b.n	8001a64 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a18:	4b66      	ldr	r3, [pc, #408]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a65      	ldr	r2, [pc, #404]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a1e:	f043 0308 	orr.w	r3, r3, #8
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	4b63      	ldr	r3, [pc, #396]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	4960      	ldr	r1, [pc, #384]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a36:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	021b      	lsls	r3, r3, #8
 8001a44:	495b      	ldr	r1, [pc, #364]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d109      	bne.n	8001a64 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 fd47 	bl	80024e8 <RCC_SetFlashLatencyFromMSIRange>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e343      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a64:	f000 fc4a 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	4b52      	ldr	r3, [pc, #328]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	091b      	lsrs	r3, r3, #4
 8001a70:	f003 030f 	and.w	r3, r3, #15
 8001a74:	4950      	ldr	r1, [pc, #320]	; (8001bb8 <HAL_RCC_OscConfig+0x274>)
 8001a76:	5ccb      	ldrb	r3, [r1, r3]
 8001a78:	f003 031f 	and.w	r3, r3, #31
 8001a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a80:	4a4e      	ldr	r2, [pc, #312]	; (8001bbc <HAL_RCC_OscConfig+0x278>)
 8001a82:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a84:	4b4e      	ldr	r3, [pc, #312]	; (8001bc0 <HAL_RCC_OscConfig+0x27c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff fa47 	bl	8000f1c <HAL_InitTick>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d052      	beq.n	8001b3e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	e327      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d032      	beq.n	8001b0a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001aa4:	4b43      	ldr	r3, [pc, #268]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a42      	ldr	r2, [pc, #264]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fc02 	bl	80012b8 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ab8:	f7ff fbfe 	bl	80012b8 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e310      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001aca:	4b3a      	ldr	r3, [pc, #232]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ad6:	4b37      	ldr	r3, [pc, #220]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a36      	ldr	r2, [pc, #216]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001adc:	f043 0308 	orr.w	r3, r3, #8
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b34      	ldr	r3, [pc, #208]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	4931      	ldr	r1, [pc, #196]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001af0:	4313      	orrs	r3, r2
 8001af2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001af4:	4b2f      	ldr	r3, [pc, #188]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	021b      	lsls	r3, r3, #8
 8001b02:	492c      	ldr	r1, [pc, #176]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
 8001b08:	e01a      	b.n	8001b40 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b0a:	4b2a      	ldr	r3, [pc, #168]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a29      	ldr	r2, [pc, #164]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b10:	f023 0301 	bic.w	r3, r3, #1
 8001b14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b16:	f7ff fbcf 	bl	80012b8 <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b1e:	f7ff fbcb 	bl	80012b8 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e2dd      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b30:	4b20      	ldr	r3, [pc, #128]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_RCC_OscConfig+0x1da>
 8001b3c:	e000      	b.n	8001b40 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b3e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d074      	beq.n	8001c36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	2b08      	cmp	r3, #8
 8001b50:	d005      	beq.n	8001b5e <HAL_RCC_OscConfig+0x21a>
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2b0c      	cmp	r3, #12
 8001b56:	d10e      	bne.n	8001b76 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d10b      	bne.n	8001b76 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5e:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d064      	beq.n	8001c34 <HAL_RCC_OscConfig+0x2f0>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d160      	bne.n	8001c34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e2ba      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7e:	d106      	bne.n	8001b8e <HAL_RCC_OscConfig+0x24a>
 8001b80:	4b0c      	ldr	r3, [pc, #48]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0b      	ldr	r2, [pc, #44]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	e026      	b.n	8001bdc <HAL_RCC_OscConfig+0x298>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b96:	d115      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x280>
 8001b98:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001b9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a02      	ldr	r2, [pc, #8]	; (8001bb4 <HAL_RCC_OscConfig+0x270>)
 8001baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	e014      	b.n	8001bdc <HAL_RCC_OscConfig+0x298>
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	08008c4c 	.word	0x08008c4c
 8001bbc:	20000004 	.word	0x20000004
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	4ba0      	ldr	r3, [pc, #640]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a9f      	ldr	r2, [pc, #636]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b9d      	ldr	r3, [pc, #628]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a9c      	ldr	r2, [pc, #624]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d013      	beq.n	8001c0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff fb68 	bl	80012b8 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bec:	f7ff fb64 	bl	80012b8 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	; 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e276      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bfe:	4b92      	ldr	r3, [pc, #584]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x2a8>
 8001c0a:	e014      	b.n	8001c36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fb54 	bl	80012b8 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fb50 	bl	80012b8 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e262      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c26:	4b88      	ldr	r3, [pc, #544]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x2d0>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d060      	beq.n	8001d04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d005      	beq.n	8001c54 <HAL_RCC_OscConfig+0x310>
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	2b0c      	cmp	r3, #12
 8001c4c:	d119      	bne.n	8001c82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d116      	bne.n	8001c82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c54:	4b7c      	ldr	r3, [pc, #496]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d005      	beq.n	8001c6c <HAL_RCC_OscConfig+0x328>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e23f      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6c:	4b76      	ldr	r3, [pc, #472]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	061b      	lsls	r3, r3, #24
 8001c7a:	4973      	ldr	r1, [pc, #460]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c80:	e040      	b.n	8001d04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d023      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8a:	4b6f      	ldr	r3, [pc, #444]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a6e      	ldr	r2, [pc, #440]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c96:	f7ff fb0f 	bl	80012b8 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9e:	f7ff fb0b 	bl	80012b8 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e21d      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cb0:	4b65      	ldr	r3, [pc, #404]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbc:	4b62      	ldr	r3, [pc, #392]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	061b      	lsls	r3, r3, #24
 8001cca:	495f      	ldr	r1, [pc, #380]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
 8001cd0:	e018      	b.n	8001d04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd2:	4b5d      	ldr	r3, [pc, #372]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a5c      	ldr	r2, [pc, #368]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cde:	f7ff faeb 	bl	80012b8 <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce6:	f7ff fae7 	bl	80012b8 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e1f9      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cf8:	4b53      	ldr	r3, [pc, #332]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f0      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0308 	and.w	r3, r3, #8
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d03c      	beq.n	8001d8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d01c      	beq.n	8001d52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d18:	4b4b      	ldr	r3, [pc, #300]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d1e:	4a4a      	ldr	r2, [pc, #296]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d28:	f7ff fac6 	bl	80012b8 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff fac2 	bl	80012b8 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e1d4      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d42:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0ef      	beq.n	8001d30 <HAL_RCC_OscConfig+0x3ec>
 8001d50:	e01b      	b.n	8001d8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d52:	4b3d      	ldr	r3, [pc, #244]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d58:	4a3b      	ldr	r2, [pc, #236]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d5a:	f023 0301 	bic.w	r3, r3, #1
 8001d5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d62:	f7ff faa9 	bl	80012b8 <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d68:	e008      	b.n	8001d7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6a:	f7ff faa5 	bl	80012b8 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d901      	bls.n	8001d7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e1b7      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d7c:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1ef      	bne.n	8001d6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f000 80a6 	beq.w	8001ee4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d9c:	4b2a      	ldr	r3, [pc, #168]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10d      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dac:	4a26      	ldr	r2, [pc, #152]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001dae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db2:	6593      	str	r3, [r2, #88]	; 0x58
 8001db4:	4b24      	ldr	r3, [pc, #144]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dc4:	4b21      	ldr	r3, [pc, #132]	; (8001e4c <HAL_RCC_OscConfig+0x508>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d118      	bne.n	8001e02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	; (8001e4c <HAL_RCC_OscConfig+0x508>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a1d      	ldr	r2, [pc, #116]	; (8001e4c <HAL_RCC_OscConfig+0x508>)
 8001dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ddc:	f7ff fa6c 	bl	80012b8 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de4:	f7ff fa68 	bl	80012b8 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e17a      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_RCC_OscConfig+0x508>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f0      	beq.n	8001de4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d108      	bne.n	8001e1c <HAL_RCC_OscConfig+0x4d8>
 8001e0a:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e10:	4a0d      	ldr	r2, [pc, #52]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e1a:	e029      	b.n	8001e70 <HAL_RCC_OscConfig+0x52c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	2b05      	cmp	r3, #5
 8001e22:	d115      	bne.n	8001e50 <HAL_RCC_OscConfig+0x50c>
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2a:	4a07      	ldr	r2, [pc, #28]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e34:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e3a:	4a03      	ldr	r2, [pc, #12]	; (8001e48 <HAL_RCC_OscConfig+0x504>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e44:	e014      	b.n	8001e70 <HAL_RCC_OscConfig+0x52c>
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40007000 	.word	0x40007000
 8001e50:	4b9c      	ldr	r3, [pc, #624]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e56:	4a9b      	ldr	r2, [pc, #620]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e60:	4b98      	ldr	r3, [pc, #608]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e66:	4a97      	ldr	r2, [pc, #604]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001e68:	f023 0304 	bic.w	r3, r3, #4
 8001e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d016      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e78:	f7ff fa1e 	bl	80012b8 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e80:	f7ff fa1a 	bl	80012b8 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e12a      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e96:	4b8b      	ldr	r3, [pc, #556]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0ed      	beq.n	8001e80 <HAL_RCC_OscConfig+0x53c>
 8001ea4:	e015      	b.n	8001ed2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea6:	f7ff fa07 	bl	80012b8 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eac:	e00a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eae:	f7ff fa03 	bl	80012b8 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e113      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ec4:	4b7f      	ldr	r3, [pc, #508]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1ed      	bne.n	8001eae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ed2:	7ffb      	ldrb	r3, [r7, #31]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d105      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed8:	4b7a      	ldr	r3, [pc, #488]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001edc:	4a79      	ldr	r2, [pc, #484]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001ede:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 80fe 	beq.w	80020ea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	f040 80d0 	bne.w	8002098 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ef8:	4b72      	ldr	r3, [pc, #456]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f003 0203 	and.w	r2, r3, #3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d130      	bne.n	8001f6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	3b01      	subs	r3, #1
 8001f18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d127      	bne.n	8001f6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d11f      	bne.n	8001f6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f38:	2a07      	cmp	r2, #7
 8001f3a:	bf14      	ite	ne
 8001f3c:	2201      	movne	r2, #1
 8001f3e:	2200      	moveq	r2, #0
 8001f40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d113      	bne.n	8001f6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	3b01      	subs	r3, #1
 8001f54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d109      	bne.n	8001f6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	085b      	lsrs	r3, r3, #1
 8001f66:	3b01      	subs	r3, #1
 8001f68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d06e      	beq.n	800204c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2b0c      	cmp	r3, #12
 8001f72:	d069      	beq.n	8002048 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f74:	4b53      	ldr	r3, [pc, #332]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d105      	bne.n	8001f8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f80:	4b50      	ldr	r3, [pc, #320]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e0ad      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f90:	4b4c      	ldr	r3, [pc, #304]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a4b      	ldr	r2, [pc, #300]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001f96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f9c:	f7ff f98c 	bl	80012b8 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7ff f988 	bl	80012b8 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e09a      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fb6:	4b43      	ldr	r3, [pc, #268]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fc2:	4b40      	ldr	r3, [pc, #256]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	4b40      	ldr	r3, [pc, #256]	; (80020c8 <HAL_RCC_OscConfig+0x784>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fd2:	3a01      	subs	r2, #1
 8001fd4:	0112      	lsls	r2, r2, #4
 8001fd6:	4311      	orrs	r1, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fdc:	0212      	lsls	r2, r2, #8
 8001fde:	4311      	orrs	r1, r2
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001fe4:	0852      	lsrs	r2, r2, #1
 8001fe6:	3a01      	subs	r2, #1
 8001fe8:	0552      	lsls	r2, r2, #21
 8001fea:	4311      	orrs	r1, r2
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ff0:	0852      	lsrs	r2, r2, #1
 8001ff2:	3a01      	subs	r2, #1
 8001ff4:	0652      	lsls	r2, r2, #25
 8001ff6:	4311      	orrs	r1, r2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ffc:	0912      	lsrs	r2, r2, #4
 8001ffe:	0452      	lsls	r2, r2, #17
 8002000:	430a      	orrs	r2, r1
 8002002:	4930      	ldr	r1, [pc, #192]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8002004:	4313      	orrs	r3, r2
 8002006:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002008:	4b2e      	ldr	r3, [pc, #184]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a2d      	ldr	r2, [pc, #180]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800200e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002012:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002014:	4b2b      	ldr	r3, [pc, #172]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	4a2a      	ldr	r2, [pc, #168]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800201a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800201e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002020:	f7ff f94a 	bl	80012b8 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002028:	f7ff f946 	bl	80012b8 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e058      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800203a:	4b22      	ldr	r3, [pc, #136]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d0f0      	beq.n	8002028 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002046:	e050      	b.n	80020ea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e04f      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800204c:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d148      	bne.n	80020ea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002058:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a19      	ldr	r2, [pc, #100]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800205e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002062:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002064:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4a16      	ldr	r2, [pc, #88]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800206a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800206e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002070:	f7ff f922 	bl	80012b8 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002078:	f7ff f91e 	bl	80012b8 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e030      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800208a:	4b0e      	ldr	r3, [pc, #56]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0x734>
 8002096:	e028      	b.n	80020ea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	2b0c      	cmp	r3, #12
 800209c:	d023      	beq.n	80020e6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a08      	ldr	r2, [pc, #32]	; (80020c4 <HAL_RCC_OscConfig+0x780>)
 80020a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020aa:	f7ff f905 	bl	80012b8 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b0:	e00c      	b.n	80020cc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b2:	f7ff f901 	bl	80012b8 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d905      	bls.n	80020cc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e013      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
 80020c4:	40021000 	.word	0x40021000
 80020c8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <HAL_RCC_OscConfig+0x7b0>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1ec      	bne.n	80020b2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_RCC_OscConfig+0x7b0>)
 80020da:	68da      	ldr	r2, [r3, #12]
 80020dc:	4905      	ldr	r1, [pc, #20]	; (80020f4 <HAL_RCC_OscConfig+0x7b0>)
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <HAL_RCC_OscConfig+0x7b4>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	60cb      	str	r3, [r1, #12]
 80020e4:	e001      	b.n	80020ea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	feeefffc 	.word	0xfeeefffc

080020fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e0e7      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002110:	4b75      	ldr	r3, [pc, #468]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d910      	bls.n	8002140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b72      	ldr	r3, [pc, #456]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 0207 	bic.w	r2, r3, #7
 8002126:	4970      	ldr	r1, [pc, #448]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800212e:	4b6e      	ldr	r3, [pc, #440]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0cf      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d010      	beq.n	800216e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	4b66      	ldr	r3, [pc, #408]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002158:	429a      	cmp	r2, r3
 800215a:	d908      	bls.n	800216e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800215c:	4b63      	ldr	r3, [pc, #396]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4960      	ldr	r1, [pc, #384]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800216a:	4313      	orrs	r3, r2
 800216c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d04c      	beq.n	8002214 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b03      	cmp	r3, #3
 8002180:	d107      	bne.n	8002192 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002182:	4b5a      	ldr	r3, [pc, #360]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d121      	bne.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e0a6      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d107      	bne.n	80021aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800219a:	4b54      	ldr	r3, [pc, #336]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d115      	bne.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e09a      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d107      	bne.n	80021c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021b2:	4b4e      	ldr	r3, [pc, #312]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d109      	bne.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e08e      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c2:	4b4a      	ldr	r3, [pc, #296]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e086      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021d2:	4b46      	ldr	r3, [pc, #280]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f023 0203 	bic.w	r2, r3, #3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4943      	ldr	r1, [pc, #268]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021e4:	f7ff f868 	bl	80012b8 <HAL_GetTick>
 80021e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ea:	e00a      	b.n	8002202 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ec:	f7ff f864 	bl	80012b8 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e06e      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002202:	4b3a      	ldr	r3, [pc, #232]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 020c 	and.w	r2, r3, #12
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	429a      	cmp	r2, r3
 8002212:	d1eb      	bne.n	80021ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d010      	beq.n	8002242 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	4b31      	ldr	r3, [pc, #196]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800222c:	429a      	cmp	r2, r3
 800222e:	d208      	bcs.n	8002242 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002230:	4b2e      	ldr	r3, [pc, #184]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	492b      	ldr	r1, [pc, #172]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800223e:	4313      	orrs	r3, r2
 8002240:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002242:	4b29      	ldr	r3, [pc, #164]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	683a      	ldr	r2, [r7, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d210      	bcs.n	8002272 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002250:	4b25      	ldr	r3, [pc, #148]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f023 0207 	bic.w	r2, r3, #7
 8002258:	4923      	ldr	r1, [pc, #140]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002260:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d001      	beq.n	8002272 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e036      	b.n	80022e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	d008      	beq.n	8002290 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800227e:	4b1b      	ldr	r3, [pc, #108]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	4918      	ldr	r1, [pc, #96]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800228c:	4313      	orrs	r3, r2
 800228e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0308 	and.w	r3, r3, #8
 8002298:	2b00      	cmp	r3, #0
 800229a:	d009      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4910      	ldr	r1, [pc, #64]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022b0:	f000 f824 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <HAL_RCC_ClockConfig+0x1f0>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	091b      	lsrs	r3, r3, #4
 80022bc:	f003 030f 	and.w	r3, r3, #15
 80022c0:	490b      	ldr	r1, [pc, #44]	; (80022f0 <HAL_RCC_ClockConfig+0x1f4>)
 80022c2:	5ccb      	ldrb	r3, [r1, r3]
 80022c4:	f003 031f 	and.w	r3, r3, #31
 80022c8:	fa22 f303 	lsr.w	r3, r2, r3
 80022cc:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <HAL_RCC_ClockConfig+0x1f8>)
 80022ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_RCC_ClockConfig+0x1fc>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe fe21 	bl	8000f1c <HAL_InitTick>
 80022da:	4603      	mov	r3, r0
 80022dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80022de:	7afb      	ldrb	r3, [r7, #11]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40022000 	.word	0x40022000
 80022ec:	40021000 	.word	0x40021000
 80022f0:	08008c4c 	.word	0x08008c4c
 80022f4:	20000004 	.word	0x20000004
 80022f8:	20000008 	.word	0x20000008

080022fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b089      	sub	sp, #36	; 0x24
 8002300:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800230a:	4b3e      	ldr	r3, [pc, #248]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 030c 	and.w	r3, r3, #12
 8002312:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002314:	4b3b      	ldr	r3, [pc, #236]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0x34>
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b0c      	cmp	r3, #12
 8002328:	d121      	bne.n	800236e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d11e      	bne.n	800236e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002330:	4b34      	ldr	r3, [pc, #208]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d107      	bne.n	800234c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800233c:	4b31      	ldr	r3, [pc, #196]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 800233e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002342:	0a1b      	lsrs	r3, r3, #8
 8002344:	f003 030f 	and.w	r3, r3, #15
 8002348:	61fb      	str	r3, [r7, #28]
 800234a:	e005      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002358:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <HAL_RCC_GetSysClockFreq+0x10c>)
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002360:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10d      	bne.n	8002384 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800236c:	e00a      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	2b04      	cmp	r3, #4
 8002372:	d102      	bne.n	800237a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002374:	4b25      	ldr	r3, [pc, #148]	; (800240c <HAL_RCC_GetSysClockFreq+0x110>)
 8002376:	61bb      	str	r3, [r7, #24]
 8002378:	e004      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	2b08      	cmp	r3, #8
 800237e:	d101      	bne.n	8002384 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002380:	4b23      	ldr	r3, [pc, #140]	; (8002410 <HAL_RCC_GetSysClockFreq+0x114>)
 8002382:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	2b0c      	cmp	r3, #12
 8002388:	d134      	bne.n	80023f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800238a:	4b1e      	ldr	r3, [pc, #120]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2b02      	cmp	r3, #2
 8002398:	d003      	beq.n	80023a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2b03      	cmp	r3, #3
 800239e:	d003      	beq.n	80023a8 <HAL_RCC_GetSysClockFreq+0xac>
 80023a0:	e005      	b.n	80023ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023a2:	4b1a      	ldr	r3, [pc, #104]	; (800240c <HAL_RCC_GetSysClockFreq+0x110>)
 80023a4:	617b      	str	r3, [r7, #20]
      break;
 80023a6:	e005      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80023a8:	4b19      	ldr	r3, [pc, #100]	; (8002410 <HAL_RCC_GetSysClockFreq+0x114>)
 80023aa:	617b      	str	r3, [r7, #20]
      break;
 80023ac:	e002      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	617b      	str	r3, [r7, #20]
      break;
 80023b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023b4:	4b13      	ldr	r3, [pc, #76]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	3301      	adds	r3, #1
 80023c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023c2:	4b10      	ldr	r3, [pc, #64]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	0a1b      	lsrs	r3, r3, #8
 80023c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	fb03 f202 	mul.w	r2, r3, r2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023da:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <HAL_RCC_GetSysClockFreq+0x108>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	0e5b      	lsrs	r3, r3, #25
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	3301      	adds	r3, #1
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80023f4:	69bb      	ldr	r3, [r7, #24]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3724      	adds	r7, #36	; 0x24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000
 8002408:	08008c64 	.word	0x08008c64
 800240c:	00f42400 	.word	0x00f42400
 8002410:	007a1200 	.word	0x007a1200

08002414 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <HAL_RCC_GetHCLKFreq+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000004 	.word	0x20000004

0800242c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002430:	f7ff fff0 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002434:	4602      	mov	r2, r0
 8002436:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0a1b      	lsrs	r3, r3, #8
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4904      	ldr	r1, [pc, #16]	; (8002454 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002442:	5ccb      	ldrb	r3, [r1, r3]
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800244c:	4618      	mov	r0, r3
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40021000 	.word	0x40021000
 8002454:	08008c5c 	.word	0x08008c5c

08002458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800245c:	f7ff ffda 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002460:	4602      	mov	r2, r0
 8002462:	4b06      	ldr	r3, [pc, #24]	; (800247c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	0adb      	lsrs	r3, r3, #11
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	4904      	ldr	r1, [pc, #16]	; (8002480 <HAL_RCC_GetPCLK2Freq+0x28>)
 800246e:	5ccb      	ldrb	r3, [r1, r3]
 8002470:	f003 031f 	and.w	r3, r3, #31
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002478:	4618      	mov	r0, r3
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40021000 	.word	0x40021000
 8002480:	08008c5c 	.word	0x08008c5c

08002484 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	220f      	movs	r2, #15
 8002492:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_RCC_GetClockConfig+0x5c>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0203 	and.w	r2, r3, #3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80024a0:	4b0f      	ldr	r3, [pc, #60]	; (80024e0 <HAL_RCC_GetClockConfig+0x5c>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80024ac:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <HAL_RCC_GetClockConfig+0x5c>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80024b8:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <HAL_RCC_GetClockConfig+0x5c>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	08db      	lsrs	r3, r3, #3
 80024be:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80024c6:	4b07      	ldr	r3, [pc, #28]	; (80024e4 <HAL_RCC_GetClockConfig+0x60>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0207 	and.w	r2, r3, #7
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	601a      	str	r2, [r3, #0]
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	40022000 	.word	0x40022000

080024e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80024f4:	4b2a      	ldr	r3, [pc, #168]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002500:	f7ff f9bc 	bl	800187c <HAL_PWREx_GetVoltageRange>
 8002504:	6178      	str	r0, [r7, #20]
 8002506:	e014      	b.n	8002532 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002508:	4b25      	ldr	r3, [pc, #148]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800250c:	4a24      	ldr	r2, [pc, #144]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800250e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002512:	6593      	str	r3, [r2, #88]	; 0x58
 8002514:	4b22      	ldr	r3, [pc, #136]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002520:	f7ff f9ac 	bl	800187c <HAL_PWREx_GetVoltageRange>
 8002524:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002526:	4b1e      	ldr	r3, [pc, #120]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252a:	4a1d      	ldr	r2, [pc, #116]	; (80025a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800252c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002530:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002538:	d10b      	bne.n	8002552 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b80      	cmp	r3, #128	; 0x80
 800253e:	d919      	bls.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2ba0      	cmp	r3, #160	; 0xa0
 8002544:	d902      	bls.n	800254c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002546:	2302      	movs	r3, #2
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	e013      	b.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800254c:	2301      	movs	r3, #1
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	e010      	b.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b80      	cmp	r3, #128	; 0x80
 8002556:	d902      	bls.n	800255e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002558:	2303      	movs	r3, #3
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	e00a      	b.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b80      	cmp	r3, #128	; 0x80
 8002562:	d102      	bne.n	800256a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002564:	2302      	movs	r3, #2
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	e004      	b.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b70      	cmp	r3, #112	; 0x70
 800256e:	d101      	bne.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002570:	2301      	movs	r3, #1
 8002572:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f023 0207 	bic.w	r2, r3, #7
 800257c:	4909      	ldr	r1, [pc, #36]	; (80025a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002584:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	429a      	cmp	r2, r3
 8002590:	d001      	beq.n	8002596 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3718      	adds	r7, #24
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40022000 	.word	0x40022000

080025a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025b0:	2300      	movs	r3, #0
 80025b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025b4:	2300      	movs	r3, #0
 80025b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d041      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80025cc:	d02a      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80025ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80025d2:	d824      	bhi.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80025d8:	d008      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80025da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80025de:	d81e      	bhi.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00a      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80025e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025e8:	d010      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80025ea:	e018      	b.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025ec:	4b86      	ldr	r3, [pc, #536]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	4a85      	ldr	r2, [pc, #532]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80025f8:	e015      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2100      	movs	r1, #0
 8002600:	4618      	mov	r0, r3
 8002602:	f000 fabb 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 8002606:	4603      	mov	r3, r0
 8002608:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800260a:	e00c      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3320      	adds	r3, #32
 8002610:	2100      	movs	r1, #0
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fba6 	bl	8002d64 <RCCEx_PLLSAI2_Config>
 8002618:	4603      	mov	r3, r0
 800261a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800261c:	e003      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	74fb      	strb	r3, [r7, #19]
      break;
 8002622:	e000      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002624:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002626:	7cfb      	ldrb	r3, [r7, #19]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10b      	bne.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800262c:	4b76      	ldr	r3, [pc, #472]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002632:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800263a:	4973      	ldr	r1, [pc, #460]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263c:	4313      	orrs	r3, r2
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002642:	e001      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002644:	7cfb      	ldrb	r3, [r7, #19]
 8002646:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d041      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002658:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800265c:	d02a      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800265e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002662:	d824      	bhi.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002664:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002668:	d008      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800266a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800266e:	d81e      	bhi.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00a      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002674:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002678:	d010      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800267a:	e018      	b.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800267c:	4b62      	ldr	r3, [pc, #392]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	4a61      	ldr	r2, [pc, #388]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002682:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002686:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002688:	e015      	b.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3304      	adds	r3, #4
 800268e:	2100      	movs	r1, #0
 8002690:	4618      	mov	r0, r3
 8002692:	f000 fa73 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 8002696:	4603      	mov	r3, r0
 8002698:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800269a:	e00c      	b.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3320      	adds	r3, #32
 80026a0:	2100      	movs	r1, #0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 fb5e 	bl	8002d64 <RCCEx_PLLSAI2_Config>
 80026a8:	4603      	mov	r3, r0
 80026aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026ac:	e003      	b.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	74fb      	strb	r3, [r7, #19]
      break;
 80026b2:	e000      	b.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026b6:	7cfb      	ldrb	r3, [r7, #19]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d10b      	bne.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026bc:	4b52      	ldr	r3, [pc, #328]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026ca:	494f      	ldr	r1, [pc, #316]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026d2:	e001      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026d4:	7cfb      	ldrb	r3, [r7, #19]
 80026d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 80a0 	beq.w	8002826 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026ea:	4b47      	ldr	r3, [pc, #284]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00d      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002700:	4b41      	ldr	r3, [pc, #260]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002704:	4a40      	ldr	r2, [pc, #256]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800270a:	6593      	str	r3, [r2, #88]	; 0x58
 800270c:	4b3e      	ldr	r3, [pc, #248]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800270e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002718:	2301      	movs	r3, #1
 800271a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800271c:	4b3b      	ldr	r3, [pc, #236]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a3a      	ldr	r2, [pc, #232]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002726:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002728:	f7fe fdc6 	bl	80012b8 <HAL_GetTick>
 800272c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800272e:	e009      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002730:	f7fe fdc2 	bl	80012b8 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d902      	bls.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	74fb      	strb	r3, [r7, #19]
        break;
 8002742:	e005      	b.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002744:	4b31      	ldr	r3, [pc, #196]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0ef      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002750:	7cfb      	ldrb	r3, [r7, #19]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d15c      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002756:	4b2c      	ldr	r3, [pc, #176]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002760:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01f      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	429a      	cmp	r2, r3
 8002772:	d019      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002774:	4b24      	ldr	r3, [pc, #144]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800277e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002780:	4b21      	ldr	r3, [pc, #132]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002786:	4a20      	ldr	r2, [pc, #128]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800278c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002790:	4b1d      	ldr	r3, [pc, #116]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002796:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027a0:	4a19      	ldr	r2, [pc, #100]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d016      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b2:	f7fe fd81 	bl	80012b8 <HAL_GetTick>
 80027b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027b8:	e00b      	b.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f7fe fd7d 	bl	80012b8 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d902      	bls.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	74fb      	strb	r3, [r7, #19]
            break;
 80027d0:	e006      	b.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d2:	4b0d      	ldr	r3, [pc, #52]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0ec      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80027e0:	7cfb      	ldrb	r3, [r7, #19]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10c      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027e6:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027f6:	4904      	ldr	r1, [pc, #16]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027fe:	e009      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002800:	7cfb      	ldrb	r3, [r7, #19]
 8002802:	74bb      	strb	r3, [r7, #18]
 8002804:	e006      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002806:	bf00      	nop
 8002808:	40021000 	.word	0x40021000
 800280c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002814:	7c7b      	ldrb	r3, [r7, #17]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d105      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281a:	4b9e      	ldr	r3, [pc, #632]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281e:	4a9d      	ldr	r2, [pc, #628]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002824:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00a      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002832:	4b98      	ldr	r3, [pc, #608]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002838:	f023 0203 	bic.w	r2, r3, #3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002840:	4994      	ldr	r1, [pc, #592]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00a      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002854:	4b8f      	ldr	r3, [pc, #572]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f023 020c 	bic.w	r2, r3, #12
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002862:	498c      	ldr	r1, [pc, #560]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002864:	4313      	orrs	r3, r2
 8002866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002876:	4b87      	ldr	r3, [pc, #540]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	4983      	ldr	r1, [pc, #524]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00a      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002898:	4b7e      	ldr	r3, [pc, #504]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	497b      	ldr	r1, [pc, #492]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0310 	and.w	r3, r3, #16
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028ba:	4b76      	ldr	r3, [pc, #472]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028c8:	4972      	ldr	r1, [pc, #456]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00a      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028dc:	4b6d      	ldr	r3, [pc, #436]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ea:	496a      	ldr	r1, [pc, #424]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00a      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028fe:	4b65      	ldr	r3, [pc, #404]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002904:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290c:	4961      	ldr	r1, [pc, #388]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00a      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002920:	4b5c      	ldr	r3, [pc, #368]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002926:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800292e:	4959      	ldr	r1, [pc, #356]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002930:	4313      	orrs	r3, r2
 8002932:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002942:	4b54      	ldr	r3, [pc, #336]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002948:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002950:	4950      	ldr	r1, [pc, #320]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002952:	4313      	orrs	r3, r2
 8002954:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00a      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002964:	4b4b      	ldr	r3, [pc, #300]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800296a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002972:	4948      	ldr	r1, [pc, #288]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00a      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002986:	4b43      	ldr	r3, [pc, #268]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002994:	493f      	ldr	r1, [pc, #252]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002996:	4313      	orrs	r3, r2
 8002998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d028      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029a8:	4b3a      	ldr	r3, [pc, #232]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029b6:	4937      	ldr	r1, [pc, #220]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029c6:	d106      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029c8:	4b32      	ldr	r3, [pc, #200]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4a31      	ldr	r2, [pc, #196]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029d2:	60d3      	str	r3, [r2, #12]
 80029d4:	e011      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029de:	d10c      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3304      	adds	r3, #4
 80029e4:	2101      	movs	r1, #1
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 f8c8 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 80029ec:	4603      	mov	r3, r0
 80029ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80029f0:	7cfb      	ldrb	r3, [r7, #19]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80029f6:	7cfb      	ldrb	r3, [r7, #19]
 80029f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d028      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a06:	4b23      	ldr	r3, [pc, #140]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a14:	491f      	ldr	r1, [pc, #124]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a24:	d106      	bne.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a26:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	4a1a      	ldr	r2, [pc, #104]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a30:	60d3      	str	r3, [r2, #12]
 8002a32:	e011      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3304      	adds	r3, #4
 8002a42:	2101      	movs	r1, #1
 8002a44:	4618      	mov	r0, r3
 8002a46:	f000 f899 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a4e:	7cfb      	ldrb	r3, [r7, #19]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a54:	7cfb      	ldrb	r3, [r7, #19]
 8002a56:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d02b      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a72:	4908      	ldr	r1, [pc, #32]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a82:	d109      	bne.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	4a02      	ldr	r2, [pc, #8]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a8e:	60d3      	str	r3, [r2, #12]
 8002a90:	e014      	b.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 f867 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ab2:	7cfb      	ldrb	r3, [r7, #19]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002ab8:	7cfb      	ldrb	r3, [r7, #19]
 8002aba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d02f      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ac8:	4b2b      	ldr	r3, [pc, #172]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ace:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ad6:	4928      	ldr	r1, [pc, #160]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ae2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ae6:	d10d      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3304      	adds	r3, #4
 8002aec:	2102      	movs	r1, #2
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f844 	bl	8002b7c <RCCEx_PLLSAI1_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d014      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002afe:	7cfb      	ldrb	r3, [r7, #19]
 8002b00:	74bb      	strb	r3, [r7, #18]
 8002b02:	e011      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	3320      	adds	r3, #32
 8002b12:	2102      	movs	r1, #2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 f925 	bl	8002d64 <RCCEx_PLLSAI2_Config>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b1e:	7cfb      	ldrb	r3, [r7, #19]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b24:	7cfb      	ldrb	r3, [r7, #19]
 8002b26:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d00a      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b34:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b42:	490d      	ldr	r1, [pc, #52]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00b      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b56:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b66:	4904      	ldr	r1, [pc, #16]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002b6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40021000 	.word	0x40021000

08002b7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b8a:	4b75      	ldr	r3, [pc, #468]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d018      	beq.n	8002bc8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002b96:	4b72      	ldr	r3, [pc, #456]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f003 0203 	and.w	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d10d      	bne.n	8002bc2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
       ||
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d009      	beq.n	8002bc2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bae:	4b6c      	ldr	r3, [pc, #432]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	091b      	lsrs	r3, r3, #4
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
       ||
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d047      	beq.n	8002c52 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	73fb      	strb	r3, [r7, #15]
 8002bc6:	e044      	b.n	8002c52 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d018      	beq.n	8002c02 <RCCEx_PLLSAI1_Config+0x86>
 8002bd0:	2b03      	cmp	r3, #3
 8002bd2:	d825      	bhi.n	8002c20 <RCCEx_PLLSAI1_Config+0xa4>
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d002      	beq.n	8002bde <RCCEx_PLLSAI1_Config+0x62>
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d009      	beq.n	8002bf0 <RCCEx_PLLSAI1_Config+0x74>
 8002bdc:	e020      	b.n	8002c20 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bde:	4b60      	ldr	r3, [pc, #384]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d11d      	bne.n	8002c26 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bee:	e01a      	b.n	8002c26 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bf0:	4b5b      	ldr	r3, [pc, #364]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d116      	bne.n	8002c2a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c00:	e013      	b.n	8002c2a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c02:	4b57      	ldr	r3, [pc, #348]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10f      	bne.n	8002c2e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c0e:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d109      	bne.n	8002c2e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c1e:	e006      	b.n	8002c2e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
      break;
 8002c24:	e004      	b.n	8002c30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c26:	bf00      	nop
 8002c28:	e002      	b.n	8002c30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c2a:	bf00      	nop
 8002c2c:	e000      	b.n	8002c30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10d      	bne.n	8002c52 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c36:	4b4a      	ldr	r3, [pc, #296]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6819      	ldr	r1, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	430b      	orrs	r3, r1
 8002c4c:	4944      	ldr	r1, [pc, #272]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d17d      	bne.n	8002d54 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c58:	4b41      	ldr	r3, [pc, #260]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a40      	ldr	r2, [pc, #256]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c64:	f7fe fb28 	bl	80012b8 <HAL_GetTick>
 8002c68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c6a:	e009      	b.n	8002c80 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c6c:	f7fe fb24 	bl	80012b8 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d902      	bls.n	8002c80 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	73fb      	strb	r3, [r7, #15]
        break;
 8002c7e:	e005      	b.n	8002c8c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c80:	4b37      	ldr	r3, [pc, #220]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1ef      	bne.n	8002c6c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d160      	bne.n	8002d54 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d111      	bne.n	8002cbc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c98:	4b31      	ldr	r3, [pc, #196]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6892      	ldr	r2, [r2, #8]
 8002ca8:	0211      	lsls	r1, r2, #8
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68d2      	ldr	r2, [r2, #12]
 8002cae:	0912      	lsrs	r2, r2, #4
 8002cb0:	0452      	lsls	r2, r2, #17
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	492a      	ldr	r1, [pc, #168]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	610b      	str	r3, [r1, #16]
 8002cba:	e027      	b.n	8002d0c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d112      	bne.n	8002ce8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cc2:	4b27      	ldr	r3, [pc, #156]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002cca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6892      	ldr	r2, [r2, #8]
 8002cd2:	0211      	lsls	r1, r2, #8
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6912      	ldr	r2, [r2, #16]
 8002cd8:	0852      	lsrs	r2, r2, #1
 8002cda:	3a01      	subs	r2, #1
 8002cdc:	0552      	lsls	r2, r2, #21
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	491f      	ldr	r1, [pc, #124]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	610b      	str	r3, [r1, #16]
 8002ce6:	e011      	b.n	8002d0c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002cf0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6892      	ldr	r2, [r2, #8]
 8002cf8:	0211      	lsls	r1, r2, #8
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6952      	ldr	r2, [r2, #20]
 8002cfe:	0852      	lsrs	r2, r2, #1
 8002d00:	3a01      	subs	r2, #1
 8002d02:	0652      	lsls	r2, r2, #25
 8002d04:	430a      	orrs	r2, r1
 8002d06:	4916      	ldr	r1, [pc, #88]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d0c:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a13      	ldr	r2, [pc, #76]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d18:	f7fe face 	bl	80012b8 <HAL_GetTick>
 8002d1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d1e:	e009      	b.n	8002d34 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d20:	f7fe faca 	bl	80012b8 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d902      	bls.n	8002d34 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	73fb      	strb	r3, [r7, #15]
          break;
 8002d32:	e005      	b.n	8002d40 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d34:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ef      	beq.n	8002d20 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d106      	bne.n	8002d54 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d48:	691a      	ldr	r2, [r3, #16]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	4904      	ldr	r1, [pc, #16]	; (8002d60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000

08002d64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d72:	4b6a      	ldr	r3, [pc, #424]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d018      	beq.n	8002db0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d7e:	4b67      	ldr	r3, [pc, #412]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f003 0203 	and.w	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d10d      	bne.n	8002daa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
       ||
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d009      	beq.n	8002daa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002d96:	4b61      	ldr	r3, [pc, #388]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	091b      	lsrs	r3, r3, #4
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
       ||
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d047      	beq.n	8002e3a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
 8002dae:	e044      	b.n	8002e3a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b03      	cmp	r3, #3
 8002db6:	d018      	beq.n	8002dea <RCCEx_PLLSAI2_Config+0x86>
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d825      	bhi.n	8002e08 <RCCEx_PLLSAI2_Config+0xa4>
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d002      	beq.n	8002dc6 <RCCEx_PLLSAI2_Config+0x62>
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d009      	beq.n	8002dd8 <RCCEx_PLLSAI2_Config+0x74>
 8002dc4:	e020      	b.n	8002e08 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002dc6:	4b55      	ldr	r3, [pc, #340]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d11d      	bne.n	8002e0e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd6:	e01a      	b.n	8002e0e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002dd8:	4b50      	ldr	r3, [pc, #320]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d116      	bne.n	8002e12 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de8:	e013      	b.n	8002e12 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002dea:	4b4c      	ldr	r3, [pc, #304]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10f      	bne.n	8002e16 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002df6:	4b49      	ldr	r3, [pc, #292]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d109      	bne.n	8002e16 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e06:	e006      	b.n	8002e16 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e0c:	e004      	b.n	8002e18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e0e:	bf00      	nop
 8002e10:	e002      	b.n	8002e18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e16:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10d      	bne.n	8002e3a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e1e:	4b3f      	ldr	r3, [pc, #252]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6819      	ldr	r1, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	430b      	orrs	r3, r1
 8002e34:	4939      	ldr	r1, [pc, #228]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d167      	bne.n	8002f10 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e40:	4b36      	ldr	r3, [pc, #216]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a35      	ldr	r2, [pc, #212]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e4c:	f7fe fa34 	bl	80012b8 <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e52:	e009      	b.n	8002e68 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e54:	f7fe fa30 	bl	80012b8 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	73fb      	strb	r3, [r7, #15]
        break;
 8002e66:	e005      	b.n	8002e74 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e68:	4b2c      	ldr	r3, [pc, #176]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1ef      	bne.n	8002e54 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d14a      	bne.n	8002f10 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d111      	bne.n	8002ea4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e80:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6892      	ldr	r2, [r2, #8]
 8002e90:	0211      	lsls	r1, r2, #8
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	68d2      	ldr	r2, [r2, #12]
 8002e96:	0912      	lsrs	r2, r2, #4
 8002e98:	0452      	lsls	r2, r2, #17
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	491f      	ldr	r1, [pc, #124]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	614b      	str	r3, [r1, #20]
 8002ea2:	e011      	b.n	8002ec8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ea4:	4b1d      	ldr	r3, [pc, #116]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002eac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	6892      	ldr	r2, [r2, #8]
 8002eb4:	0211      	lsls	r1, r2, #8
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6912      	ldr	r2, [r2, #16]
 8002eba:	0852      	lsrs	r2, r2, #1
 8002ebc:	3a01      	subs	r2, #1
 8002ebe:	0652      	lsls	r2, r2, #25
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	4916      	ldr	r1, [pc, #88]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ec8:	4b14      	ldr	r3, [pc, #80]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed4:	f7fe f9f0 	bl	80012b8 <HAL_GetTick>
 8002ed8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002eda:	e009      	b.n	8002ef0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002edc:	f7fe f9ec 	bl	80012b8 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d902      	bls.n	8002ef0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	73fb      	strb	r3, [r7, #15]
          break;
 8002eee:	e005      	b.n	8002efc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ef0:	4b0a      	ldr	r3, [pc, #40]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0ef      	beq.n	8002edc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f02:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f04:	695a      	ldr	r2, [r3, #20]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	4904      	ldr	r1, [pc, #16]	; (8002f1c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40021000 	.word	0x40021000

08002f20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e049      	b.n	8002fc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d106      	bne.n	8002f4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7fd ff66 	bl	8000e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2202      	movs	r2, #2
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	3304      	adds	r3, #4
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4610      	mov	r0, r2
 8002f60:	f000 f9d0 	bl	8003304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d001      	beq.n	8002fe8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e04f      	b.n	8003088 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a23      	ldr	r2, [pc, #140]	; (8003094 <HAL_TIM_Base_Start_IT+0xc4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01d      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003012:	d018      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1f      	ldr	r2, [pc, #124]	; (8003098 <HAL_TIM_Base_Start_IT+0xc8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a1e      	ldr	r2, [pc, #120]	; (800309c <HAL_TIM_Base_Start_IT+0xcc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00e      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a1c      	ldr	r2, [pc, #112]	; (80030a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d009      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a1b      	ldr	r2, [pc, #108]	; (80030a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d004      	beq.n	8003046 <HAL_TIM_Base_Start_IT+0x76>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a19      	ldr	r2, [pc, #100]	; (80030a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d115      	bne.n	8003072 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	4b17      	ldr	r3, [pc, #92]	; (80030ac <HAL_TIM_Base_Start_IT+0xdc>)
 800304e:	4013      	ands	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2b06      	cmp	r3, #6
 8003056:	d015      	beq.n	8003084 <HAL_TIM_Base_Start_IT+0xb4>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800305e:	d011      	beq.n	8003084 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003070:	e008      	b.n	8003084 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f042 0201 	orr.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	e000      	b.n	8003086 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003084:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	40012c00 	.word	0x40012c00
 8003098:	40000400 	.word	0x40000400
 800309c:	40000800 	.word	0x40000800
 80030a0:	40000c00 	.word	0x40000c00
 80030a4:	40013400 	.word	0x40013400
 80030a8:	40014000 	.word	0x40014000
 80030ac:	00010007 	.word	0x00010007

080030b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d020      	beq.n	8003114 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d01b      	beq.n	8003114 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0202 	mvn.w	r2, #2
 80030e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f8e4 	bl	80032c8 <HAL_TIM_IC_CaptureCallback>
 8003100:	e005      	b.n	800310e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f8d6 	bl	80032b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f8e7 	bl	80032dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	2b00      	cmp	r3, #0
 800311c:	d020      	beq.n	8003160 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d01b      	beq.n	8003160 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0204 	mvn.w	r2, #4
 8003130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2202      	movs	r2, #2
 8003136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f8be 	bl	80032c8 <HAL_TIM_IC_CaptureCallback>
 800314c:	e005      	b.n	800315a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f8b0 	bl	80032b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 f8c1 	bl	80032dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d020      	beq.n	80031ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d01b      	beq.n	80031ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f06f 0208 	mvn.w	r2, #8
 800317c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2204      	movs	r2, #4
 8003182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 f898 	bl	80032c8 <HAL_TIM_IC_CaptureCallback>
 8003198:	e005      	b.n	80031a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f88a 	bl	80032b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f89b 	bl	80032dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d020      	beq.n	80031f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f003 0310 	and.w	r3, r3, #16
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d01b      	beq.n	80031f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f06f 0210 	mvn.w	r2, #16
 80031c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2208      	movs	r2, #8
 80031ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f872 	bl	80032c8 <HAL_TIM_IC_CaptureCallback>
 80031e4:	e005      	b.n	80031f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 f864 	bl	80032b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 f875 	bl	80032dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00c      	beq.n	800321c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d007      	beq.n	800321c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0201 	mvn.w	r2, #1
 8003214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fd fdb6 	bl	8000d88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00c      	beq.n	8003240 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f906 	bl	800344c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00c      	beq.n	8003264 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003250:	2b00      	cmp	r3, #0
 8003252:	d007      	beq.n	8003264 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800325c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f8fe 	bl	8003460 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00c      	beq.n	8003288 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003274:	2b00      	cmp	r3, #0
 8003276:	d007      	beq.n	8003288 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f834 	bl	80032f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00c      	beq.n	80032ac <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0220 	mvn.w	r2, #32
 80032a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f8c6 	bl	8003438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032ac:	bf00      	nop
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a40      	ldr	r2, [pc, #256]	; (8003418 <TIM_Base_SetConfig+0x114>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d013      	beq.n	8003344 <TIM_Base_SetConfig+0x40>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003322:	d00f      	beq.n	8003344 <TIM_Base_SetConfig+0x40>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a3d      	ldr	r2, [pc, #244]	; (800341c <TIM_Base_SetConfig+0x118>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d00b      	beq.n	8003344 <TIM_Base_SetConfig+0x40>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a3c      	ldr	r2, [pc, #240]	; (8003420 <TIM_Base_SetConfig+0x11c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d007      	beq.n	8003344 <TIM_Base_SetConfig+0x40>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a3b      	ldr	r2, [pc, #236]	; (8003424 <TIM_Base_SetConfig+0x120>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d003      	beq.n	8003344 <TIM_Base_SetConfig+0x40>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a3a      	ldr	r2, [pc, #232]	; (8003428 <TIM_Base_SetConfig+0x124>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d108      	bne.n	8003356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a2f      	ldr	r2, [pc, #188]	; (8003418 <TIM_Base_SetConfig+0x114>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d01f      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003364:	d01b      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a2c      	ldr	r2, [pc, #176]	; (800341c <TIM_Base_SetConfig+0x118>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d017      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a2b      	ldr	r2, [pc, #172]	; (8003420 <TIM_Base_SetConfig+0x11c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d013      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a2a      	ldr	r2, [pc, #168]	; (8003424 <TIM_Base_SetConfig+0x120>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d00f      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a29      	ldr	r2, [pc, #164]	; (8003428 <TIM_Base_SetConfig+0x124>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00b      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a28      	ldr	r2, [pc, #160]	; (800342c <TIM_Base_SetConfig+0x128>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d007      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a27      	ldr	r2, [pc, #156]	; (8003430 <TIM_Base_SetConfig+0x12c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d003      	beq.n	800339e <TIM_Base_SetConfig+0x9a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a26      	ldr	r2, [pc, #152]	; (8003434 <TIM_Base_SetConfig+0x130>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d108      	bne.n	80033b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a10      	ldr	r2, [pc, #64]	; (8003418 <TIM_Base_SetConfig+0x114>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d00f      	beq.n	80033fc <TIM_Base_SetConfig+0xf8>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a12      	ldr	r2, [pc, #72]	; (8003428 <TIM_Base_SetConfig+0x124>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d00b      	beq.n	80033fc <TIM_Base_SetConfig+0xf8>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a11      	ldr	r2, [pc, #68]	; (800342c <TIM_Base_SetConfig+0x128>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d007      	beq.n	80033fc <TIM_Base_SetConfig+0xf8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a10      	ldr	r2, [pc, #64]	; (8003430 <TIM_Base_SetConfig+0x12c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d003      	beq.n	80033fc <TIM_Base_SetConfig+0xf8>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a0f      	ldr	r2, [pc, #60]	; (8003434 <TIM_Base_SetConfig+0x130>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d103      	bne.n	8003404 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	615a      	str	r2, [r3, #20]
}
 800340a:	bf00      	nop
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40012c00 	.word	0x40012c00
 800341c:	40000400 	.word	0x40000400
 8003420:	40000800 	.word	0x40000800
 8003424:	40000c00 	.word	0x40000c00
 8003428:	40013400 	.word	0x40013400
 800342c:	40014000 	.word	0x40014000
 8003430:	40014400 	.word	0x40014400
 8003434:	40014800 	.word	0x40014800

08003438 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e040      	b.n	8003508 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800348a:	2b00      	cmp	r3, #0
 800348c:	d106      	bne.n	800349c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f7fd fce4 	bl	8000e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2224      	movs	r2, #36	; 0x24
 80034a0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 0201 	bic.w	r2, r2, #1
 80034b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d002      	beq.n	80034c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fb6a 	bl	8003b94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f8af 	bl	8003624 <UART_SetConfig>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e01b      	b.n	8003508 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685a      	ldr	r2, [r3, #4]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fbe9 	bl	8003cd8 <UART_CheckIdleState>
 8003506:	4603      	mov	r3, r0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	; 0x28
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	4613      	mov	r3, r2
 800351e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003524:	2b20      	cmp	r3, #32
 8003526:	d178      	bne.n	800361a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <HAL_UART_Transmit+0x24>
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d101      	bne.n	8003538 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e071      	b.n	800361c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2221      	movs	r2, #33	; 0x21
 8003544:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003546:	f7fd feb7 	bl	80012b8 <HAL_GetTick>
 800354a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	88fa      	ldrh	r2, [r7, #6]
 8003550:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	88fa      	ldrh	r2, [r7, #6]
 8003558:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003564:	d108      	bne.n	8003578 <HAL_UART_Transmit+0x68>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d104      	bne.n	8003578 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800356e:	2300      	movs	r3, #0
 8003570:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	61bb      	str	r3, [r7, #24]
 8003576:	e003      	b.n	8003580 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800357c:	2300      	movs	r3, #0
 800357e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003580:	e030      	b.n	80035e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2200      	movs	r2, #0
 800358a:	2180      	movs	r1, #128	; 0x80
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 fc4b 	bl	8003e28 <UART_WaitOnFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d004      	beq.n	80035a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e03c      	b.n	800361c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10b      	bne.n	80035c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	881a      	ldrh	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035b4:	b292      	uxth	r2, r2
 80035b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	3302      	adds	r3, #2
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	e008      	b.n	80035d2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	b292      	uxth	r2, r2
 80035ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	3301      	adds	r3, #1
 80035d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1c8      	bne.n	8003582 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2200      	movs	r2, #0
 80035f8:	2140      	movs	r1, #64	; 0x40
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fc14 	bl	8003e28 <UART_WaitOnFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d004      	beq.n	8003610 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2220      	movs	r2, #32
 800360a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e005      	b.n	800361c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	e000      	b.n	800361c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800361a:	2302      	movs	r3, #2
  }
}
 800361c:	4618      	mov	r0, r3
 800361e:	3720      	adds	r7, #32
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003628:	b08a      	sub	sp, #40	; 0x28
 800362a:	af00      	add	r7, sp, #0
 800362c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	431a      	orrs	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	4313      	orrs	r3, r2
 800364a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	4ba4      	ldr	r3, [pc, #656]	; (80038e4 <UART_SetConfig+0x2c0>)
 8003654:	4013      	ands	r3, r2
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800365c:	430b      	orrs	r3, r1
 800365e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a99      	ldr	r2, [pc, #612]	; (80038e8 <UART_SetConfig+0x2c4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d004      	beq.n	8003690 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368c:	4313      	orrs	r3, r2
 800368e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a0:	430a      	orrs	r2, r1
 80036a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a90      	ldr	r2, [pc, #576]	; (80038ec <UART_SetConfig+0x2c8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d126      	bne.n	80036fc <UART_SetConfig+0xd8>
 80036ae:	4b90      	ldr	r3, [pc, #576]	; (80038f0 <UART_SetConfig+0x2cc>)
 80036b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b4:	f003 0303 	and.w	r3, r3, #3
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d81b      	bhi.n	80036f4 <UART_SetConfig+0xd0>
 80036bc:	a201      	add	r2, pc, #4	; (adr r2, 80036c4 <UART_SetConfig+0xa0>)
 80036be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c2:	bf00      	nop
 80036c4:	080036d5 	.word	0x080036d5
 80036c8:	080036e5 	.word	0x080036e5
 80036cc:	080036dd 	.word	0x080036dd
 80036d0:	080036ed 	.word	0x080036ed
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036da:	e116      	b.n	800390a <UART_SetConfig+0x2e6>
 80036dc:	2302      	movs	r3, #2
 80036de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036e2:	e112      	b.n	800390a <UART_SetConfig+0x2e6>
 80036e4:	2304      	movs	r3, #4
 80036e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ea:	e10e      	b.n	800390a <UART_SetConfig+0x2e6>
 80036ec:	2308      	movs	r3, #8
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036f2:	e10a      	b.n	800390a <UART_SetConfig+0x2e6>
 80036f4:	2310      	movs	r3, #16
 80036f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fa:	e106      	b.n	800390a <UART_SetConfig+0x2e6>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a7c      	ldr	r2, [pc, #496]	; (80038f4 <UART_SetConfig+0x2d0>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d138      	bne.n	8003778 <UART_SetConfig+0x154>
 8003706:	4b7a      	ldr	r3, [pc, #488]	; (80038f0 <UART_SetConfig+0x2cc>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370c:	f003 030c 	and.w	r3, r3, #12
 8003710:	2b0c      	cmp	r3, #12
 8003712:	d82d      	bhi.n	8003770 <UART_SetConfig+0x14c>
 8003714:	a201      	add	r2, pc, #4	; (adr r2, 800371c <UART_SetConfig+0xf8>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	08003751 	.word	0x08003751
 8003720:	08003771 	.word	0x08003771
 8003724:	08003771 	.word	0x08003771
 8003728:	08003771 	.word	0x08003771
 800372c:	08003761 	.word	0x08003761
 8003730:	08003771 	.word	0x08003771
 8003734:	08003771 	.word	0x08003771
 8003738:	08003771 	.word	0x08003771
 800373c:	08003759 	.word	0x08003759
 8003740:	08003771 	.word	0x08003771
 8003744:	08003771 	.word	0x08003771
 8003748:	08003771 	.word	0x08003771
 800374c:	08003769 	.word	0x08003769
 8003750:	2300      	movs	r3, #0
 8003752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003756:	e0d8      	b.n	800390a <UART_SetConfig+0x2e6>
 8003758:	2302      	movs	r3, #2
 800375a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800375e:	e0d4      	b.n	800390a <UART_SetConfig+0x2e6>
 8003760:	2304      	movs	r3, #4
 8003762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003766:	e0d0      	b.n	800390a <UART_SetConfig+0x2e6>
 8003768:	2308      	movs	r3, #8
 800376a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800376e:	e0cc      	b.n	800390a <UART_SetConfig+0x2e6>
 8003770:	2310      	movs	r3, #16
 8003772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003776:	e0c8      	b.n	800390a <UART_SetConfig+0x2e6>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a5e      	ldr	r2, [pc, #376]	; (80038f8 <UART_SetConfig+0x2d4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d125      	bne.n	80037ce <UART_SetConfig+0x1aa>
 8003782:	4b5b      	ldr	r3, [pc, #364]	; (80038f0 <UART_SetConfig+0x2cc>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800378c:	2b30      	cmp	r3, #48	; 0x30
 800378e:	d016      	beq.n	80037be <UART_SetConfig+0x19a>
 8003790:	2b30      	cmp	r3, #48	; 0x30
 8003792:	d818      	bhi.n	80037c6 <UART_SetConfig+0x1a2>
 8003794:	2b20      	cmp	r3, #32
 8003796:	d00a      	beq.n	80037ae <UART_SetConfig+0x18a>
 8003798:	2b20      	cmp	r3, #32
 800379a:	d814      	bhi.n	80037c6 <UART_SetConfig+0x1a2>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <UART_SetConfig+0x182>
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d008      	beq.n	80037b6 <UART_SetConfig+0x192>
 80037a4:	e00f      	b.n	80037c6 <UART_SetConfig+0x1a2>
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ac:	e0ad      	b.n	800390a <UART_SetConfig+0x2e6>
 80037ae:	2302      	movs	r3, #2
 80037b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037b4:	e0a9      	b.n	800390a <UART_SetConfig+0x2e6>
 80037b6:	2304      	movs	r3, #4
 80037b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037bc:	e0a5      	b.n	800390a <UART_SetConfig+0x2e6>
 80037be:	2308      	movs	r3, #8
 80037c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037c4:	e0a1      	b.n	800390a <UART_SetConfig+0x2e6>
 80037c6:	2310      	movs	r3, #16
 80037c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037cc:	e09d      	b.n	800390a <UART_SetConfig+0x2e6>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a4a      	ldr	r2, [pc, #296]	; (80038fc <UART_SetConfig+0x2d8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d125      	bne.n	8003824 <UART_SetConfig+0x200>
 80037d8:	4b45      	ldr	r3, [pc, #276]	; (80038f0 <UART_SetConfig+0x2cc>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80037e2:	2bc0      	cmp	r3, #192	; 0xc0
 80037e4:	d016      	beq.n	8003814 <UART_SetConfig+0x1f0>
 80037e6:	2bc0      	cmp	r3, #192	; 0xc0
 80037e8:	d818      	bhi.n	800381c <UART_SetConfig+0x1f8>
 80037ea:	2b80      	cmp	r3, #128	; 0x80
 80037ec:	d00a      	beq.n	8003804 <UART_SetConfig+0x1e0>
 80037ee:	2b80      	cmp	r3, #128	; 0x80
 80037f0:	d814      	bhi.n	800381c <UART_SetConfig+0x1f8>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <UART_SetConfig+0x1d8>
 80037f6:	2b40      	cmp	r3, #64	; 0x40
 80037f8:	d008      	beq.n	800380c <UART_SetConfig+0x1e8>
 80037fa:	e00f      	b.n	800381c <UART_SetConfig+0x1f8>
 80037fc:	2300      	movs	r3, #0
 80037fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003802:	e082      	b.n	800390a <UART_SetConfig+0x2e6>
 8003804:	2302      	movs	r3, #2
 8003806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800380a:	e07e      	b.n	800390a <UART_SetConfig+0x2e6>
 800380c:	2304      	movs	r3, #4
 800380e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003812:	e07a      	b.n	800390a <UART_SetConfig+0x2e6>
 8003814:	2308      	movs	r3, #8
 8003816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800381a:	e076      	b.n	800390a <UART_SetConfig+0x2e6>
 800381c:	2310      	movs	r3, #16
 800381e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003822:	e072      	b.n	800390a <UART_SetConfig+0x2e6>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a35      	ldr	r2, [pc, #212]	; (8003900 <UART_SetConfig+0x2dc>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d12a      	bne.n	8003884 <UART_SetConfig+0x260>
 800382e:	4b30      	ldr	r3, [pc, #192]	; (80038f0 <UART_SetConfig+0x2cc>)
 8003830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003834:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003838:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800383c:	d01a      	beq.n	8003874 <UART_SetConfig+0x250>
 800383e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003842:	d81b      	bhi.n	800387c <UART_SetConfig+0x258>
 8003844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003848:	d00c      	beq.n	8003864 <UART_SetConfig+0x240>
 800384a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800384e:	d815      	bhi.n	800387c <UART_SetConfig+0x258>
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <UART_SetConfig+0x238>
 8003854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003858:	d008      	beq.n	800386c <UART_SetConfig+0x248>
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x258>
 800385c:	2300      	movs	r3, #0
 800385e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003862:	e052      	b.n	800390a <UART_SetConfig+0x2e6>
 8003864:	2302      	movs	r3, #2
 8003866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800386a:	e04e      	b.n	800390a <UART_SetConfig+0x2e6>
 800386c:	2304      	movs	r3, #4
 800386e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003872:	e04a      	b.n	800390a <UART_SetConfig+0x2e6>
 8003874:	2308      	movs	r3, #8
 8003876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800387a:	e046      	b.n	800390a <UART_SetConfig+0x2e6>
 800387c:	2310      	movs	r3, #16
 800387e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003882:	e042      	b.n	800390a <UART_SetConfig+0x2e6>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a17      	ldr	r2, [pc, #92]	; (80038e8 <UART_SetConfig+0x2c4>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d13a      	bne.n	8003904 <UART_SetConfig+0x2e0>
 800388e:	4b18      	ldr	r3, [pc, #96]	; (80038f0 <UART_SetConfig+0x2cc>)
 8003890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003894:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003898:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800389c:	d01a      	beq.n	80038d4 <UART_SetConfig+0x2b0>
 800389e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038a2:	d81b      	bhi.n	80038dc <UART_SetConfig+0x2b8>
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a8:	d00c      	beq.n	80038c4 <UART_SetConfig+0x2a0>
 80038aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038ae:	d815      	bhi.n	80038dc <UART_SetConfig+0x2b8>
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <UART_SetConfig+0x298>
 80038b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b8:	d008      	beq.n	80038cc <UART_SetConfig+0x2a8>
 80038ba:	e00f      	b.n	80038dc <UART_SetConfig+0x2b8>
 80038bc:	2300      	movs	r3, #0
 80038be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038c2:	e022      	b.n	800390a <UART_SetConfig+0x2e6>
 80038c4:	2302      	movs	r3, #2
 80038c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ca:	e01e      	b.n	800390a <UART_SetConfig+0x2e6>
 80038cc:	2304      	movs	r3, #4
 80038ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038d2:	e01a      	b.n	800390a <UART_SetConfig+0x2e6>
 80038d4:	2308      	movs	r3, #8
 80038d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038da:	e016      	b.n	800390a <UART_SetConfig+0x2e6>
 80038dc:	2310      	movs	r3, #16
 80038de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038e2:	e012      	b.n	800390a <UART_SetConfig+0x2e6>
 80038e4:	efff69f3 	.word	0xefff69f3
 80038e8:	40008000 	.word	0x40008000
 80038ec:	40013800 	.word	0x40013800
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40004400 	.word	0x40004400
 80038f8:	40004800 	.word	0x40004800
 80038fc:	40004c00 	.word	0x40004c00
 8003900:	40005000 	.word	0x40005000
 8003904:	2310      	movs	r3, #16
 8003906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a9f      	ldr	r2, [pc, #636]	; (8003b8c <UART_SetConfig+0x568>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d17a      	bne.n	8003a0a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003918:	2b08      	cmp	r3, #8
 800391a:	d824      	bhi.n	8003966 <UART_SetConfig+0x342>
 800391c:	a201      	add	r2, pc, #4	; (adr r2, 8003924 <UART_SetConfig+0x300>)
 800391e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003922:	bf00      	nop
 8003924:	08003949 	.word	0x08003949
 8003928:	08003967 	.word	0x08003967
 800392c:	08003951 	.word	0x08003951
 8003930:	08003967 	.word	0x08003967
 8003934:	08003957 	.word	0x08003957
 8003938:	08003967 	.word	0x08003967
 800393c:	08003967 	.word	0x08003967
 8003940:	08003967 	.word	0x08003967
 8003944:	0800395f 	.word	0x0800395f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003948:	f7fe fd70 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 800394c:	61f8      	str	r0, [r7, #28]
        break;
 800394e:	e010      	b.n	8003972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003950:	4b8f      	ldr	r3, [pc, #572]	; (8003b90 <UART_SetConfig+0x56c>)
 8003952:	61fb      	str	r3, [r7, #28]
        break;
 8003954:	e00d      	b.n	8003972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003956:	f7fe fcd1 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 800395a:	61f8      	str	r0, [r7, #28]
        break;
 800395c:	e009      	b.n	8003972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800395e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003962:	61fb      	str	r3, [r7, #28]
        break;
 8003964:	e005      	b.n	8003972 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003970:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80fb 	beq.w	8003b70 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	4413      	add	r3, r2
 8003984:	69fa      	ldr	r2, [r7, #28]
 8003986:	429a      	cmp	r2, r3
 8003988:	d305      	bcc.n	8003996 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	429a      	cmp	r2, r3
 8003994:	d903      	bls.n	800399e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800399c:	e0e8      	b.n	8003b70 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	2200      	movs	r2, #0
 80039a2:	461c      	mov	r4, r3
 80039a4:	4615      	mov	r5, r2
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	f04f 0300 	mov.w	r3, #0
 80039ae:	022b      	lsls	r3, r5, #8
 80039b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80039b4:	0222      	lsls	r2, r4, #8
 80039b6:	68f9      	ldr	r1, [r7, #12]
 80039b8:	6849      	ldr	r1, [r1, #4]
 80039ba:	0849      	lsrs	r1, r1, #1
 80039bc:	2000      	movs	r0, #0
 80039be:	4688      	mov	r8, r1
 80039c0:	4681      	mov	r9, r0
 80039c2:	eb12 0a08 	adds.w	sl, r2, r8
 80039c6:	eb43 0b09 	adc.w	fp, r3, r9
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	603b      	str	r3, [r7, #0]
 80039d2:	607a      	str	r2, [r7, #4]
 80039d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039d8:	4650      	mov	r0, sl
 80039da:	4659      	mov	r1, fp
 80039dc:	f7fc fc48 	bl	8000270 <__aeabi_uldivmod>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4613      	mov	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039ee:	d308      	bcc.n	8003a02 <UART_SetConfig+0x3de>
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039f6:	d204      	bcs.n	8003a02 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	60da      	str	r2, [r3, #12]
 8003a00:	e0b6      	b.n	8003b70 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003a08:	e0b2      	b.n	8003b70 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a12:	d15e      	bne.n	8003ad2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003a14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d828      	bhi.n	8003a6e <UART_SetConfig+0x44a>
 8003a1c:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <UART_SetConfig+0x400>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a49 	.word	0x08003a49
 8003a28:	08003a51 	.word	0x08003a51
 8003a2c:	08003a59 	.word	0x08003a59
 8003a30:	08003a6f 	.word	0x08003a6f
 8003a34:	08003a5f 	.word	0x08003a5f
 8003a38:	08003a6f 	.word	0x08003a6f
 8003a3c:	08003a6f 	.word	0x08003a6f
 8003a40:	08003a6f 	.word	0x08003a6f
 8003a44:	08003a67 	.word	0x08003a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a48:	f7fe fcf0 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8003a4c:	61f8      	str	r0, [r7, #28]
        break;
 8003a4e:	e014      	b.n	8003a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a50:	f7fe fd02 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 8003a54:	61f8      	str	r0, [r7, #28]
        break;
 8003a56:	e010      	b.n	8003a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a58:	4b4d      	ldr	r3, [pc, #308]	; (8003b90 <UART_SetConfig+0x56c>)
 8003a5a:	61fb      	str	r3, [r7, #28]
        break;
 8003a5c:	e00d      	b.n	8003a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a5e:	f7fe fc4d 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 8003a62:	61f8      	str	r0, [r7, #28]
        break;
 8003a64:	e009      	b.n	8003a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a6a:	61fb      	str	r3, [r7, #28]
        break;
 8003a6c:	e005      	b.n	8003a7a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d077      	beq.n	8003b70 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	005a      	lsls	r2, r3, #1
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	085b      	lsrs	r3, r3, #1
 8003a8a:	441a      	add	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	2b0f      	cmp	r3, #15
 8003a9a:	d916      	bls.n	8003aca <UART_SetConfig+0x4a6>
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa2:	d212      	bcs.n	8003aca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	f023 030f 	bic.w	r3, r3, #15
 8003aac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	085b      	lsrs	r3, r3, #1
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	8afb      	ldrh	r3, [r7, #22]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	8afa      	ldrh	r2, [r7, #22]
 8003ac6:	60da      	str	r2, [r3, #12]
 8003ac8:	e052      	b.n	8003b70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003ad0:	e04e      	b.n	8003b70 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ad2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d827      	bhi.n	8003b2a <UART_SetConfig+0x506>
 8003ada:	a201      	add	r2, pc, #4	; (adr r2, 8003ae0 <UART_SetConfig+0x4bc>)
 8003adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae0:	08003b05 	.word	0x08003b05
 8003ae4:	08003b0d 	.word	0x08003b0d
 8003ae8:	08003b15 	.word	0x08003b15
 8003aec:	08003b2b 	.word	0x08003b2b
 8003af0:	08003b1b 	.word	0x08003b1b
 8003af4:	08003b2b 	.word	0x08003b2b
 8003af8:	08003b2b 	.word	0x08003b2b
 8003afc:	08003b2b 	.word	0x08003b2b
 8003b00:	08003b23 	.word	0x08003b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b04:	f7fe fc92 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8003b08:	61f8      	str	r0, [r7, #28]
        break;
 8003b0a:	e014      	b.n	8003b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b0c:	f7fe fca4 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 8003b10:	61f8      	str	r0, [r7, #28]
        break;
 8003b12:	e010      	b.n	8003b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b14:	4b1e      	ldr	r3, [pc, #120]	; (8003b90 <UART_SetConfig+0x56c>)
 8003b16:	61fb      	str	r3, [r7, #28]
        break;
 8003b18:	e00d      	b.n	8003b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b1a:	f7fe fbef 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 8003b1e:	61f8      	str	r0, [r7, #28]
        break;
 8003b20:	e009      	b.n	8003b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b26:	61fb      	str	r3, [r7, #28]
        break;
 8003b28:	e005      	b.n	8003b36 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003b34:	bf00      	nop
    }

    if (pclk != 0U)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d019      	beq.n	8003b70 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	085a      	lsrs	r2, r3, #1
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	441a      	add	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	2b0f      	cmp	r3, #15
 8003b54:	d909      	bls.n	8003b6a <UART_SetConfig+0x546>
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b5c:	d205      	bcs.n	8003b6a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	60da      	str	r2, [r3, #12]
 8003b68:	e002      	b.n	8003b70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003b7c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3728      	adds	r7, #40	; 0x28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40008000 	.word	0x40008000
 8003b90:	00f42400 	.word	0x00f42400

08003b94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00a      	beq.n	8003bbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00a      	beq.n	8003be0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c06:	f003 0304 	and.w	r3, r3, #4
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00a      	beq.n	8003c46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00a      	beq.n	8003c68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01a      	beq.n	8003caa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c92:	d10a      	bne.n	8003caa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	605a      	str	r2, [r3, #4]
  }
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b098      	sub	sp, #96	; 0x60
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ce8:	f7fd fae6 	bl	80012b8 <HAL_GetTick>
 8003cec:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d12e      	bne.n	8003d5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d04:	2200      	movs	r2, #0
 8003d06:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f88c 	bl	8003e28 <UART_WaitOnFlagUntilTimeout>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d021      	beq.n	8003d5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d1e:	e853 3f00 	ldrex	r3, [r3]
 8003d22:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d2a:	653b      	str	r3, [r7, #80]	; 0x50
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	461a      	mov	r2, r3
 8003d32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d34:	647b      	str	r3, [r7, #68]	; 0x44
 8003d36:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d38:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d3c:	e841 2300 	strex	r3, r2, [r1]
 8003d40:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1e6      	bne.n	8003d16 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e062      	b.n	8003e20 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d149      	bne.n	8003dfc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d70:	2200      	movs	r2, #0
 8003d72:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f856 	bl	8003e28 <UART_WaitOnFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d03c      	beq.n	8003dfc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003da0:	633b      	str	r3, [r7, #48]	; 0x30
 8003da2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003da6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003da8:	e841 2300 	strex	r3, r2, [r1]
 8003dac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1e6      	bne.n	8003d82 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3308      	adds	r3, #8
 8003dba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	e853 3f00 	ldrex	r3, [r3]
 8003dc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0301 	bic.w	r3, r3, #1
 8003dca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3308      	adds	r3, #8
 8003dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dd4:	61fa      	str	r2, [r7, #28]
 8003dd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd8:	69b9      	ldr	r1, [r7, #24]
 8003dda:	69fa      	ldr	r2, [r7, #28]
 8003ddc:	e841 2300 	strex	r3, r2, [r1]
 8003de0:	617b      	str	r3, [r7, #20]
   return(result);
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e5      	bne.n	8003db4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2220      	movs	r2, #32
 8003dec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e011      	b.n	8003e20 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3758      	adds	r7, #88	; 0x58
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	4613      	mov	r3, r2
 8003e36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e38:	e049      	b.n	8003ece <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e40:	d045      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e42:	f7fd fa39 	bl	80012b8 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d302      	bcc.n	8003e58 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e048      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d031      	beq.n	8003ece <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d110      	bne.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f838 	bl	8003ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2208      	movs	r2, #8
 8003e8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e029      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ea4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ea8:	d111      	bne.n	8003ece <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003eb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 f81e 	bl	8003ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e00f      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	69da      	ldr	r2, [r3, #28]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	bf0c      	ite	eq
 8003ede:	2301      	moveq	r3, #1
 8003ee0:	2300      	movne	r3, #0
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	79fb      	ldrb	r3, [r7, #7]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d0a6      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b095      	sub	sp, #84	; 0x54
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f06:	e853 3f00 	ldrex	r3, [r3]
 8003f0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	461a      	mov	r2, r3
 8003f1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f1c:	643b      	str	r3, [r7, #64]	; 0x40
 8003f1e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f24:	e841 2300 	strex	r3, r2, [r1]
 8003f28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e6      	bne.n	8003efe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3308      	adds	r3, #8
 8003f36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	e853 3f00 	ldrex	r3, [r3]
 8003f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f023 0301 	bic.w	r3, r3, #1
 8003f46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3308      	adds	r3, #8
 8003f4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f58:	e841 2300 	strex	r3, r2, [r1]
 8003f5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1e5      	bne.n	8003f30 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d118      	bne.n	8003f9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	e853 3f00 	ldrex	r3, [r3]
 8003f78:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f023 0310 	bic.w	r3, r3, #16
 8003f80:	647b      	str	r3, [r7, #68]	; 0x44
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f8a:	61bb      	str	r3, [r7, #24]
 8003f8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6979      	ldr	r1, [r7, #20]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	613b      	str	r3, [r7, #16]
   return(result);
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e6      	bne.n	8003f6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003fb2:	bf00      	nop
 8003fb4:	3754      	adds	r7, #84	; 0x54
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
	...

08003fc0 <__NVIC_SetPriority>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	6039      	str	r1, [r7, #0]
 8003fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	db0a      	blt.n	8003fea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	490c      	ldr	r1, [pc, #48]	; (800400c <__NVIC_SetPriority+0x4c>)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	0112      	lsls	r2, r2, #4
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003fe8:	e00a      	b.n	8004000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4908      	ldr	r1, [pc, #32]	; (8004010 <__NVIC_SetPriority+0x50>)
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	3b04      	subs	r3, #4
 8003ff8:	0112      	lsls	r2, r2, #4
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	761a      	strb	r2, [r3, #24]
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000e100 	.word	0xe000e100
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004018:	4b05      	ldr	r3, [pc, #20]	; (8004030 <SysTick_Handler+0x1c>)
 800401a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800401c:	f002 fb4c 	bl	80066b8 <xTaskGetSchedulerState>
 8004020:	4603      	mov	r3, r0
 8004022:	2b01      	cmp	r3, #1
 8004024:	d001      	beq.n	800402a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004026:	f003 fb17 	bl	8007658 <xPortSysTickHandler>
  }
}
 800402a:	bf00      	nop
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	e000e010 	.word	0xe000e010

08004034 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004038:	2100      	movs	r1, #0
 800403a:	f06f 0004 	mvn.w	r0, #4
 800403e:	f7ff ffbf 	bl	8003fc0 <__NVIC_SetPriority>
#endif
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
	...

08004048 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800404e:	f3ef 8305 	mrs	r3, IPSR
 8004052:	603b      	str	r3, [r7, #0]
  return(result);
 8004054:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800405a:	f06f 0305 	mvn.w	r3, #5
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	e00c      	b.n	800407c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004062:	4b0a      	ldr	r3, [pc, #40]	; (800408c <osKernelInitialize+0x44>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d105      	bne.n	8004076 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800406a:	4b08      	ldr	r3, [pc, #32]	; (800408c <osKernelInitialize+0x44>)
 800406c:	2201      	movs	r2, #1
 800406e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004070:	2300      	movs	r3, #0
 8004072:	607b      	str	r3, [r7, #4]
 8004074:	e002      	b.n	800407c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004076:	f04f 33ff 	mov.w	r3, #4294967295
 800407a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800407c:	687b      	ldr	r3, [r7, #4]
}
 800407e:	4618      	mov	r0, r3
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	200001e0 	.word	0x200001e0

08004090 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004096:	f3ef 8305 	mrs	r3, IPSR
 800409a:	603b      	str	r3, [r7, #0]
  return(result);
 800409c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80040a2:	f06f 0305 	mvn.w	r3, #5
 80040a6:	607b      	str	r3, [r7, #4]
 80040a8:	e010      	b.n	80040cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80040aa:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <osKernelStart+0x48>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d109      	bne.n	80040c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80040b2:	f7ff ffbf 	bl	8004034 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80040b6:	4b08      	ldr	r3, [pc, #32]	; (80040d8 <osKernelStart+0x48>)
 80040b8:	2202      	movs	r2, #2
 80040ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80040bc:	f001 fea0 	bl	8005e00 <vTaskStartScheduler>
      stat = osOK;
 80040c0:	2300      	movs	r3, #0
 80040c2:	607b      	str	r3, [r7, #4]
 80040c4:	e002      	b.n	80040cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80040c6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80040cc:	687b      	ldr	r3, [r7, #4]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	200001e0 	.word	0x200001e0

080040dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08e      	sub	sp, #56	; 0x38
 80040e0:	af04      	add	r7, sp, #16
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040ec:	f3ef 8305 	mrs	r3, IPSR
 80040f0:	617b      	str	r3, [r7, #20]
  return(result);
 80040f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d17e      	bne.n	80041f6 <osThreadNew+0x11a>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d07b      	beq.n	80041f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80040fe:	2380      	movs	r3, #128	; 0x80
 8004100:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004102:	2318      	movs	r3, #24
 8004104:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004106:	2300      	movs	r3, #0
 8004108:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800410a:	f04f 33ff 	mov.w	r3, #4294967295
 800410e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d045      	beq.n	80041a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d002      	beq.n	8004124 <osThreadNew+0x48>
        name = attr->name;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d002      	beq.n	8004132 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d008      	beq.n	800414a <osThreadNew+0x6e>
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	2b38      	cmp	r3, #56	; 0x38
 800413c:	d805      	bhi.n	800414a <osThreadNew+0x6e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <osThreadNew+0x72>
        return (NULL);
 800414a:	2300      	movs	r3, #0
 800414c:	e054      	b.n	80041f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	089b      	lsrs	r3, r3, #2
 800415c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00e      	beq.n	8004184 <osThreadNew+0xa8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2ba7      	cmp	r3, #167	; 0xa7
 800416c:	d90a      	bls.n	8004184 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004172:	2b00      	cmp	r3, #0
 8004174:	d006      	beq.n	8004184 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <osThreadNew+0xa8>
        mem = 1;
 800417e:	2301      	movs	r3, #1
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	e010      	b.n	80041a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10c      	bne.n	80041a6 <osThreadNew+0xca>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d108      	bne.n	80041a6 <osThreadNew+0xca>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <osThreadNew+0xca>
          mem = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	61bb      	str	r3, [r7, #24]
 80041a0:	e001      	b.n	80041a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d110      	bne.n	80041ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041b4:	9202      	str	r2, [sp, #8]
 80041b6:	9301      	str	r3, [sp, #4]
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	6a3a      	ldr	r2, [r7, #32]
 80041c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f001 fc30 	bl	8005a28 <xTaskCreateStatic>
 80041c8:	4603      	mov	r3, r0
 80041ca:	613b      	str	r3, [r7, #16]
 80041cc:	e013      	b.n	80041f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d110      	bne.n	80041f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	f107 0310 	add.w	r3, r7, #16
 80041dc:	9301      	str	r3, [sp, #4]
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f001 fc7b 	bl	8005ae2 <xTaskCreate>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d001      	beq.n	80041f6 <osThreadNew+0x11a>
            hTask = NULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80041f6:	693b      	ldr	r3, [r7, #16]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3728      	adds	r7, #40	; 0x28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004208:	f3ef 8305 	mrs	r3, IPSR
 800420c:	60bb      	str	r3, [r7, #8]
  return(result);
 800420e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <osDelay+0x1c>
    stat = osErrorISR;
 8004214:	f06f 0305 	mvn.w	r3, #5
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	e007      	b.n	800422c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800421c:	2300      	movs	r3, #0
 800421e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f001 fdb6 	bl	8005d98 <vTaskDelay>
    }
  }

  return (stat);
 800422c:	68fb      	ldr	r3, [r7, #12]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f003 f829 	bl	8007296 <pvTimerGetTimerID>
 8004244:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <TimerCallback+0x22>
    callb->func (callb->arg);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	6852      	ldr	r2, [r2, #4]
 8004254:	4610      	mov	r0, r2
 8004256:	4798      	blx	r3
  }
}
 8004258:	bf00      	nop
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b08c      	sub	sp, #48	; 0x30
 8004264:	af02      	add	r7, sp, #8
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	607a      	str	r2, [r7, #4]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	460b      	mov	r3, r1
 800426e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8004270:	2300      	movs	r3, #0
 8004272:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004274:	f3ef 8305 	mrs	r3, IPSR
 8004278:	613b      	str	r3, [r7, #16]
  return(result);
 800427a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800427c:	2b00      	cmp	r3, #0
 800427e:	d163      	bne.n	8004348 <osTimerNew+0xe8>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d060      	beq.n	8004348 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8004286:	2008      	movs	r0, #8
 8004288:	f003 fa76 	bl	8007778 <pvPortMalloc>
 800428c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d059      	beq.n	8004348 <osTimerNew+0xe8>
      callb->func = func;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80042a0:	7afb      	ldrb	r3, [r7, #11]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d102      	bne.n	80042ac <osTimerNew+0x4c>
        reload = pdFALSE;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
 80042aa:	e001      	b.n	80042b0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80042ac:	2301      	movs	r3, #1
 80042ae:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80042b0:	f04f 33ff 	mov.w	r3, #4294967295
 80042b4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d01c      	beq.n	80042fa <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <osTimerNew+0x6e>
          name = attr->name;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d006      	beq.n	80042e4 <osTimerNew+0x84>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	2b2b      	cmp	r3, #43	; 0x2b
 80042dc:	d902      	bls.n	80042e4 <osTimerNew+0x84>
          mem = 1;
 80042de:	2301      	movs	r3, #1
 80042e0:	61bb      	str	r3, [r7, #24]
 80042e2:	e00c      	b.n	80042fe <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d108      	bne.n	80042fe <osTimerNew+0x9e>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d104      	bne.n	80042fe <osTimerNew+0x9e>
            mem = 0;
 80042f4:	2300      	movs	r3, #0
 80042f6:	61bb      	str	r3, [r7, #24]
 80042f8:	e001      	b.n	80042fe <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d10c      	bne.n	800431e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	9301      	str	r3, [sp, #4]
 800430a:	4b12      	ldr	r3, [pc, #72]	; (8004354 <osTimerNew+0xf4>)
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	2101      	movs	r1, #1
 8004314:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004316:	f002 fc16 	bl	8006b46 <xTimerCreateStatic>
 800431a:	6238      	str	r0, [r7, #32]
 800431c:	e00b      	b.n	8004336 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d108      	bne.n	8004336 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8004324:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <osTimerNew+0xf4>)
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	69fa      	ldr	r2, [r7, #28]
 800432c:	2101      	movs	r1, #1
 800432e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004330:	f002 fbe8 	bl	8006b04 <xTimerCreate>
 8004334:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d105      	bne.n	8004348 <osTimerNew+0xe8>
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <osTimerNew+0xe8>
        vPortFree (callb);
 8004342:	6978      	ldr	r0, [r7, #20]
 8004344:	f003 fae4 	bl	8007910 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8004348:	6a3b      	ldr	r3, [r7, #32]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3728      	adds	r7, #40	; 0x28
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	08004237 	.word	0x08004237

08004358 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8004358:	b580      	push	{r7, lr}
 800435a:	b088      	sub	sp, #32
 800435c:	af02      	add	r7, sp, #8
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004366:	f3ef 8305 	mrs	r3, IPSR
 800436a:	60fb      	str	r3, [r7, #12]
  return(result);
 800436c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <osTimerStart+0x22>
    stat = osErrorISR;
 8004372:	f06f 0305 	mvn.w	r3, #5
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e017      	b.n	80043aa <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d103      	bne.n	8004388 <osTimerStart+0x30>
    stat = osErrorParameter;
 8004380:	f06f 0303 	mvn.w	r3, #3
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	e010      	b.n	80043aa <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8004388:	2300      	movs	r3, #0
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	2300      	movs	r3, #0
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	2104      	movs	r1, #4
 8004392:	6938      	ldr	r0, [r7, #16]
 8004394:	f002 fc50 	bl	8006c38 <xTimerGenericCommand>
 8004398:	4603      	mov	r3, r0
 800439a:	2b01      	cmp	r3, #1
 800439c:	d102      	bne.n	80043a4 <osTimerStart+0x4c>
      stat = osOK;
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	e002      	b.n	80043aa <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80043a4:	f06f 0302 	mvn.w	r3, #2
 80043a8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80043aa:	697b      	ldr	r3, [r7, #20]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af02      	add	r7, sp, #8
 80043ba:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043c0:	f3ef 8305 	mrs	r3, IPSR
 80043c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80043c6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <osTimerStop+0x20>
    stat = osErrorISR;
 80043cc:	f06f 0305 	mvn.w	r3, #5
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	e021      	b.n	8004418 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d103      	bne.n	80043e2 <osTimerStop+0x2e>
    stat = osErrorParameter;
 80043da:	f06f 0303 	mvn.w	r3, #3
 80043de:	617b      	str	r3, [r7, #20]
 80043e0:	e01a      	b.n	8004418 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 80043e2:	6938      	ldr	r0, [r7, #16]
 80043e4:	f002 ff2e 	bl	8007244 <xTimerIsTimerActive>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d103      	bne.n	80043f6 <osTimerStop+0x42>
      stat = osErrorResource;
 80043ee:	f06f 0302 	mvn.w	r3, #2
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	e010      	b.n	8004418 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 80043f6:	2300      	movs	r3, #0
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	2300      	movs	r3, #0
 80043fc:	2200      	movs	r2, #0
 80043fe:	2103      	movs	r1, #3
 8004400:	6938      	ldr	r0, [r7, #16]
 8004402:	f002 fc19 	bl	8006c38 <xTimerGenericCommand>
 8004406:	4603      	mov	r3, r0
 8004408:	2b01      	cmp	r3, #1
 800440a:	d102      	bne.n	8004412 <osTimerStop+0x5e>
        stat = osOK;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
 8004410:	e002      	b.n	8004418 <osTimerStop+0x64>
      } else {
        stat = osError;
 8004412:	f04f 33ff 	mov.w	r3, #4294967295
 8004416:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004418:	697b      	ldr	r3, [r7, #20]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8004422:	b580      	push	{r7, lr}
 8004424:	b086      	sub	sp, #24
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800442e:	f3ef 8305 	mrs	r3, IPSR
 8004432:	60fb      	str	r3, [r7, #12]
  return(result);
 8004434:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <osTimerIsRunning+0x1e>
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d102      	bne.n	8004446 <osTimerIsRunning+0x24>
    running = 0U;
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	e004      	b.n	8004450 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8004446:	6938      	ldr	r0, [r7, #16]
 8004448:	f002 fefc 	bl	8007244 <xTimerIsTimerActive>
 800444c:	4603      	mov	r3, r0
 800444e:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8004450:	697b      	ldr	r3, [r7, #20]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800445a:	b580      	push	{r7, lr}
 800445c:	b088      	sub	sp, #32
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004466:	f3ef 8305 	mrs	r3, IPSR
 800446a:	60bb      	str	r3, [r7, #8]
  return(result);
 800446c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800446e:	2b00      	cmp	r3, #0
 8004470:	d174      	bne.n	800455c <osMutexNew+0x102>
    if (attr != NULL) {
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	61bb      	str	r3, [r7, #24]
 800447e:	e001      	b.n	8004484 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <osMutexNew+0x3a>
      rmtx = 1U;
 800448e:	2301      	movs	r3, #1
 8004490:	617b      	str	r3, [r7, #20]
 8004492:	e001      	b.n	8004498 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d15c      	bne.n	800455c <osMutexNew+0x102>
      mem = -1;
 80044a2:	f04f 33ff 	mov.w	r3, #4294967295
 80044a6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d015      	beq.n	80044da <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d006      	beq.n	80044c4 <osMutexNew+0x6a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	2b4f      	cmp	r3, #79	; 0x4f
 80044bc:	d902      	bls.n	80044c4 <osMutexNew+0x6a>
          mem = 1;
 80044be:	2301      	movs	r3, #1
 80044c0:	613b      	str	r3, [r7, #16]
 80044c2:	e00c      	b.n	80044de <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d108      	bne.n	80044de <osMutexNew+0x84>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d104      	bne.n	80044de <osMutexNew+0x84>
            mem = 0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	613b      	str	r3, [r7, #16]
 80044d8:	e001      	b.n	80044de <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d112      	bne.n	800450a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	4619      	mov	r1, r3
 80044f0:	2004      	movs	r0, #4
 80044f2:	f000 fbae 	bl	8004c52 <xQueueCreateMutexStatic>
 80044f6:	61f8      	str	r0, [r7, #28]
 80044f8:	e016      	b.n	8004528 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	4619      	mov	r1, r3
 8004500:	2001      	movs	r0, #1
 8004502:	f000 fba6 	bl	8004c52 <xQueueCreateMutexStatic>
 8004506:	61f8      	str	r0, [r7, #28]
 8004508:	e00e      	b.n	8004528 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10b      	bne.n	8004528 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d004      	beq.n	8004520 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004516:	2004      	movs	r0, #4
 8004518:	f000 fb83 	bl	8004c22 <xQueueCreateMutex>
 800451c:	61f8      	str	r0, [r7, #28]
 800451e:	e003      	b.n	8004528 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004520:	2001      	movs	r0, #1
 8004522:	f000 fb7e 	bl	8004c22 <xQueueCreateMutex>
 8004526:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00c      	beq.n	8004548 <osMutexNew+0xee>
        if (attr != NULL) {
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <osMutexNew+0xe2>
          name = attr->name;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	e001      	b.n	8004540 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004540:	68f9      	ldr	r1, [r7, #12]
 8004542:	69f8      	ldr	r0, [r7, #28]
 8004544:	f001 f9e8 	bl	8005918 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d006      	beq.n	800455c <osMutexNew+0x102>
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800455c:	69fb      	ldr	r3, [r7, #28]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3720      	adds	r7, #32
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004566:	b580      	push	{r7, lr}
 8004568:	b08a      	sub	sp, #40	; 0x28
 800456a:	af02      	add	r7, sp, #8
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004576:	f3ef 8305 	mrs	r3, IPSR
 800457a:	613b      	str	r3, [r7, #16]
  return(result);
 800457c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800457e:	2b00      	cmp	r3, #0
 8004580:	d175      	bne.n	800466e <osSemaphoreNew+0x108>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d072      	beq.n	800466e <osSemaphoreNew+0x108>
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	429a      	cmp	r2, r3
 800458e:	d86e      	bhi.n	800466e <osSemaphoreNew+0x108>
    mem = -1;
 8004590:	f04f 33ff 	mov.w	r3, #4294967295
 8004594:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d015      	beq.n	80045c8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d006      	beq.n	80045b2 <osSemaphoreNew+0x4c>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	2b4f      	cmp	r3, #79	; 0x4f
 80045aa:	d902      	bls.n	80045b2 <osSemaphoreNew+0x4c>
        mem = 1;
 80045ac:	2301      	movs	r3, #1
 80045ae:	61bb      	str	r3, [r7, #24]
 80045b0:	e00c      	b.n	80045cc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d108      	bne.n	80045cc <osSemaphoreNew+0x66>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d104      	bne.n	80045cc <osSemaphoreNew+0x66>
          mem = 0;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61bb      	str	r3, [r7, #24]
 80045c6:	e001      	b.n	80045cc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d2:	d04c      	beq.n	800466e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d128      	bne.n	800462c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d10a      	bne.n	80045f6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	2203      	movs	r2, #3
 80045e6:	9200      	str	r2, [sp, #0]
 80045e8:	2200      	movs	r2, #0
 80045ea:	2100      	movs	r1, #0
 80045ec:	2001      	movs	r0, #1
 80045ee:	f000 fa29 	bl	8004a44 <xQueueGenericCreateStatic>
 80045f2:	61f8      	str	r0, [r7, #28]
 80045f4:	e005      	b.n	8004602 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80045f6:	2203      	movs	r2, #3
 80045f8:	2100      	movs	r1, #0
 80045fa:	2001      	movs	r0, #1
 80045fc:	f000 fa9a 	bl	8004b34 <xQueueGenericCreate>
 8004600:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d022      	beq.n	800464e <osSemaphoreNew+0xe8>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01f      	beq.n	800464e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800460e:	2300      	movs	r3, #0
 8004610:	2200      	movs	r2, #0
 8004612:	2100      	movs	r1, #0
 8004614:	69f8      	ldr	r0, [r7, #28]
 8004616:	f000 fba1 	bl	8004d5c <xQueueGenericSend>
 800461a:	4603      	mov	r3, r0
 800461c:	2b01      	cmp	r3, #1
 800461e:	d016      	beq.n	800464e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004620:	69f8      	ldr	r0, [r7, #28]
 8004622:	f001 f82d 	bl	8005680 <vQueueDelete>
            hSemaphore = NULL;
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	e010      	b.n	800464e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d108      	bne.n	8004644 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	461a      	mov	r2, r3
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 fb24 	bl	8004c88 <xQueueCreateCountingSemaphoreStatic>
 8004640:	61f8      	str	r0, [r7, #28]
 8004642:	e004      	b.n	800464e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004644:	68b9      	ldr	r1, [r7, #8]
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 fb55 	bl	8004cf6 <xQueueCreateCountingSemaphore>
 800464c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00c      	beq.n	800466e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <osSemaphoreNew+0xfc>
          name = attr->name;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	e001      	b.n	8004666 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004666:	6979      	ldr	r1, [r7, #20]
 8004668:	69f8      	ldr	r0, [r7, #28]
 800466a:	f001 f955 	bl	8005918 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800466e:	69fb      	ldr	r3, [r7, #28]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3720      	adds	r7, #32
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d103      	bne.n	8004698 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004690:	f06f 0303 	mvn.w	r3, #3
 8004694:	617b      	str	r3, [r7, #20]
 8004696:	e039      	b.n	800470c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004698:	f3ef 8305 	mrs	r3, IPSR
 800469c:	60fb      	str	r3, [r7, #12]
  return(result);
 800469e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d022      	beq.n	80046ea <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80046aa:	f06f 0303 	mvn.w	r3, #3
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	e02c      	b.n	800470c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80046b6:	f107 0308 	add.w	r3, r7, #8
 80046ba:	461a      	mov	r2, r3
 80046bc:	2100      	movs	r1, #0
 80046be:	6938      	ldr	r0, [r7, #16]
 80046c0:	f000 ff5e 	bl	8005580 <xQueueReceiveFromISR>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d003      	beq.n	80046d2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80046ca:	f06f 0302 	mvn.w	r3, #2
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	e01c      	b.n	800470c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d019      	beq.n	800470c <osSemaphoreAcquire+0x94>
 80046d8:	4b0f      	ldr	r3, [pc, #60]	; (8004718 <osSemaphoreAcquire+0xa0>)
 80046da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	e010      	b.n	800470c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80046ea:	6839      	ldr	r1, [r7, #0]
 80046ec:	6938      	ldr	r0, [r7, #16]
 80046ee:	f000 fe3b 	bl	8005368 <xQueueSemaphoreTake>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d009      	beq.n	800470c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80046fe:	f06f 0301 	mvn.w	r3, #1
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	e002      	b.n	800470c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004706:	f06f 0302 	mvn.w	r3, #2
 800470a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800470c:	697b      	ldr	r3, [r7, #20]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	e000ed04 	.word	0xe000ed04

0800471c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d103      	bne.n	800473a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004732:	f06f 0303 	mvn.w	r3, #3
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	e02c      	b.n	8004794 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800473a:	f3ef 8305 	mrs	r3, IPSR
 800473e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004740:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004742:	2b00      	cmp	r3, #0
 8004744:	d01a      	beq.n	800477c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004746:	2300      	movs	r3, #0
 8004748:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800474a:	f107 0308 	add.w	r3, r7, #8
 800474e:	4619      	mov	r1, r3
 8004750:	6938      	ldr	r0, [r7, #16]
 8004752:	f000 fc9c 	bl	800508e <xQueueGiveFromISR>
 8004756:	4603      	mov	r3, r0
 8004758:	2b01      	cmp	r3, #1
 800475a:	d003      	beq.n	8004764 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800475c:	f06f 0302 	mvn.w	r3, #2
 8004760:	617b      	str	r3, [r7, #20]
 8004762:	e017      	b.n	8004794 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d014      	beq.n	8004794 <osSemaphoreRelease+0x78>
 800476a:	4b0d      	ldr	r3, [pc, #52]	; (80047a0 <osSemaphoreRelease+0x84>)
 800476c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004770:	601a      	str	r2, [r3, #0]
 8004772:	f3bf 8f4f 	dsb	sy
 8004776:	f3bf 8f6f 	isb	sy
 800477a:	e00b      	b.n	8004794 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800477c:	2300      	movs	r3, #0
 800477e:	2200      	movs	r2, #0
 8004780:	2100      	movs	r1, #0
 8004782:	6938      	ldr	r0, [r7, #16]
 8004784:	f000 faea 	bl	8004d5c <xQueueGenericSend>
 8004788:	4603      	mov	r3, r0
 800478a:	2b01      	cmp	r3, #1
 800478c:	d002      	beq.n	8004794 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800478e:	f06f 0302 	mvn.w	r3, #2
 8004792:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004794:	697b      	ldr	r3, [r7, #20]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3718      	adds	r7, #24
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	e000ed04 	.word	0xe000ed04

080047a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4a07      	ldr	r2, [pc, #28]	; (80047d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80047b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	4a06      	ldr	r2, [pc, #24]	; (80047d4 <vApplicationGetIdleTaskMemory+0x30>)
 80047ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2280      	movs	r2, #128	; 0x80
 80047c0:	601a      	str	r2, [r3, #0]
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	200001e4 	.word	0x200001e4
 80047d4:	2000028c 	.word	0x2000028c

080047d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	4a07      	ldr	r2, [pc, #28]	; (8004804 <vApplicationGetTimerTaskMemory+0x2c>)
 80047e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	4a06      	ldr	r2, [pc, #24]	; (8004808 <vApplicationGetTimerTaskMemory+0x30>)
 80047ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047f6:	601a      	str	r2, [r3, #0]
}
 80047f8:	bf00      	nop
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	2000048c 	.word	0x2000048c
 8004808:	20000534 	.word	0x20000534

0800480c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f103 0208 	add.w	r2, r3, #8
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f04f 32ff 	mov.w	r2, #4294967295
 8004824:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f103 0208 	add.w	r2, r3, #8
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f103 0208 	add.w	r2, r3, #8
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004866:	b480      	push	{r7}
 8004868:	b085      	sub	sp, #20
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	601a      	str	r2, [r3, #0]
}
 80048a2:	bf00      	nop
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048ae:	b480      	push	{r7}
 80048b0:	b085      	sub	sp, #20
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
 80048b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c4:	d103      	bne.n	80048ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	60fb      	str	r3, [r7, #12]
 80048cc:	e00c      	b.n	80048e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3308      	adds	r3, #8
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	e002      	b.n	80048dc <vListInsert+0x2e>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d2f6      	bcs.n	80048d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	601a      	str	r2, [r3, #0]
}
 8004914:	bf00      	nop
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6892      	ldr	r2, [r2, #8]
 8004936:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6852      	ldr	r2, [r2, #4]
 8004940:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	429a      	cmp	r2, r3
 800494a:	d103      	bne.n	8004954 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	1e5a      	subs	r2, r3, #1
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3714      	adds	r7, #20
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800499a:	bf00      	nop
 800499c:	e7fe      	b.n	800499c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800499e:	f002 fdc9 	bl	8007534 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049aa:	68f9      	ldr	r1, [r7, #12]
 80049ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80049ae:	fb01 f303 	mul.w	r3, r1, r3
 80049b2:	441a      	add	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ce:	3b01      	subs	r3, #1
 80049d0:	68f9      	ldr	r1, [r7, #12]
 80049d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80049d4:	fb01 f303 	mul.w	r3, r1, r3
 80049d8:	441a      	add	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	22ff      	movs	r2, #255	; 0xff
 80049e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	22ff      	movs	r2, #255	; 0xff
 80049ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d114      	bne.n	8004a1e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01a      	beq.n	8004a32 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	3310      	adds	r3, #16
 8004a00:	4618      	mov	r0, r3
 8004a02:	f001 fc97 	bl	8006334 <xTaskRemoveFromEventList>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d012      	beq.n	8004a32 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a0c:	4b0c      	ldr	r3, [pc, #48]	; (8004a40 <xQueueGenericReset+0xcc>)
 8004a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	f3bf 8f4f 	dsb	sy
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	e009      	b.n	8004a32 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3310      	adds	r3, #16
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff fef2 	bl	800480c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	3324      	adds	r3, #36	; 0x24
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff feed 	bl	800480c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a32:	f002 fdaf 	bl	8007594 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a36:	2301      	movs	r3, #1
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	e000ed04 	.word	0xe000ed04

08004a44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08e      	sub	sp, #56	; 0x38
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
 8004a50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10a      	bne.n	8004a6e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004a6a:	bf00      	nop
 8004a6c:	e7fe      	b.n	8004a6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10a      	bne.n	8004a8a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a86:	bf00      	nop
 8004a88:	e7fe      	b.n	8004a88 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <xQueueGenericCreateStatic+0x52>
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <xQueueGenericCreateStatic+0x56>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e000      	b.n	8004a9c <xQueueGenericCreateStatic+0x58>
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	623b      	str	r3, [r7, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	e7fe      	b.n	8004ab4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d102      	bne.n	8004ac2 <xQueueGenericCreateStatic+0x7e>
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <xQueueGenericCreateStatic+0x82>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e000      	b.n	8004ac8 <xQueueGenericCreateStatic+0x84>
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10a      	bne.n	8004ae2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad0:	f383 8811 	msr	BASEPRI, r3
 8004ad4:	f3bf 8f6f 	isb	sy
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	61fb      	str	r3, [r7, #28]
}
 8004ade:	bf00      	nop
 8004ae0:	e7fe      	b.n	8004ae0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ae2:	2350      	movs	r3, #80	; 0x50
 8004ae4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2b50      	cmp	r3, #80	; 0x50
 8004aea:	d00a      	beq.n	8004b02 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	61bb      	str	r3, [r7, #24]
}
 8004afe:	bf00      	nop
 8004b00:	e7fe      	b.n	8004b00 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b02:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00d      	beq.n	8004b2a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b16:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	68b9      	ldr	r1, [r7, #8]
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f83f 	bl	8004ba8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3730      	adds	r7, #48	; 0x30
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08a      	sub	sp, #40	; 0x28
 8004b38:	af02      	add	r7, sp, #8
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10a      	bne.n	8004b5e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	f383 8811 	msr	BASEPRI, r3
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	f3bf 8f4f 	dsb	sy
 8004b58:	613b      	str	r3, [r7, #16]
}
 8004b5a:	bf00      	nop
 8004b5c:	e7fe      	b.n	8004b5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	fb02 f303 	mul.w	r3, r2, r3
 8004b66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	3350      	adds	r3, #80	; 0x50
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f002 fe03 	bl	8007778 <pvPortMalloc>
 8004b72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d011      	beq.n	8004b9e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	3350      	adds	r3, #80	; 0x50
 8004b82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b8c:	79fa      	ldrb	r2, [r7, #7]
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	4613      	mov	r3, r2
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	68b9      	ldr	r1, [r7, #8]
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 f805 	bl	8004ba8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b9e:	69bb      	ldr	r3, [r7, #24]
	}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3720      	adds	r7, #32
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d103      	bne.n	8004bc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	601a      	str	r2, [r3, #0]
 8004bc2:	e002      	b.n	8004bca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	69b8      	ldr	r0, [r7, #24]
 8004bda:	f7ff fecb 	bl	8004974 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	78fa      	ldrb	r2, [r7, #3]
 8004be2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004be6:	bf00      	nop
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00e      	beq.n	8004c1a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004c0e:	2300      	movs	r3, #0
 8004c10:	2200      	movs	r2, #0
 8004c12:	2100      	movs	r1, #0
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f8a1 	bl	8004d5c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	4603      	mov	r3, r0
 8004c2a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	2300      	movs	r3, #0
 8004c32:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	461a      	mov	r2, r3
 8004c38:	6939      	ldr	r1, [r7, #16]
 8004c3a:	6978      	ldr	r0, [r7, #20]
 8004c3c:	f7ff ff7a 	bl	8004b34 <xQueueGenericCreate>
 8004c40:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f7ff ffd3 	bl	8004bee <prvInitialiseMutex>

		return xNewQueue;
 8004c48:	68fb      	ldr	r3, [r7, #12]
	}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b088      	sub	sp, #32
 8004c56:	af02      	add	r7, sp, #8
 8004c58:	4603      	mov	r3, r0
 8004c5a:	6039      	str	r1, [r7, #0]
 8004c5c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	617b      	str	r3, [r7, #20]
 8004c62:	2300      	movs	r3, #0
 8004c64:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	6939      	ldr	r1, [r7, #16]
 8004c70:	6978      	ldr	r0, [r7, #20]
 8004c72:	f7ff fee7 	bl	8004a44 <xQueueGenericCreateStatic>
 8004c76:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f7ff ffb8 	bl	8004bee <prvInitialiseMutex>

		return xNewQueue;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
	}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b08a      	sub	sp, #40	; 0x28
 8004c8c:	af02      	add	r7, sp, #8
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10a      	bne.n	8004cb0 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8004c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9e:	f383 8811 	msr	BASEPRI, r3
 8004ca2:	f3bf 8f6f 	isb	sy
 8004ca6:	f3bf 8f4f 	dsb	sy
 8004caa:	61bb      	str	r3, [r7, #24]
}
 8004cac:	bf00      	nop
 8004cae:	e7fe      	b.n	8004cae <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d90a      	bls.n	8004cce <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8004cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	617b      	str	r3, [r7, #20]
}
 8004cca:	bf00      	nop
 8004ccc:	e7fe      	b.n	8004ccc <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004cce:	2302      	movs	r3, #2
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f7ff feb3 	bl	8004a44 <xQueueGenericCreateStatic>
 8004cde:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004cec:	69fb      	ldr	r3, [r7, #28]
	}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b086      	sub	sp, #24
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10a      	bne.n	8004d1c <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8004d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0a:	f383 8811 	msr	BASEPRI, r3
 8004d0e:	f3bf 8f6f 	isb	sy
 8004d12:	f3bf 8f4f 	dsb	sy
 8004d16:	613b      	str	r3, [r7, #16]
}
 8004d18:	bf00      	nop
 8004d1a:	e7fe      	b.n	8004d1a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d90a      	bls.n	8004d3a <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	60fb      	str	r3, [r7, #12]
}
 8004d36:	bf00      	nop
 8004d38:	e7fe      	b.n	8004d38 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fef8 	bl	8004b34 <xQueueGenericCreate>
 8004d44:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004d52:	697b      	ldr	r3, [r7, #20]
	}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08e      	sub	sp, #56	; 0x38
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
 8004d68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d10a      	bne.n	8004d8e <xQueueGenericSend+0x32>
	__asm volatile
 8004d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7c:	f383 8811 	msr	BASEPRI, r3
 8004d80:	f3bf 8f6f 	isb	sy
 8004d84:	f3bf 8f4f 	dsb	sy
 8004d88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004d8a:	bf00      	nop
 8004d8c:	e7fe      	b.n	8004d8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d103      	bne.n	8004d9c <xQueueGenericSend+0x40>
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <xQueueGenericSend+0x44>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e000      	b.n	8004da2 <xQueueGenericSend+0x46>
 8004da0:	2300      	movs	r3, #0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <xQueueGenericSend+0x60>
	__asm volatile
 8004da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004daa:	f383 8811 	msr	BASEPRI, r3
 8004dae:	f3bf 8f6f 	isb	sy
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004db8:	bf00      	nop
 8004dba:	e7fe      	b.n	8004dba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d103      	bne.n	8004dca <xQueueGenericSend+0x6e>
 8004dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <xQueueGenericSend+0x72>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <xQueueGenericSend+0x74>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10a      	bne.n	8004dea <xQueueGenericSend+0x8e>
	__asm volatile
 8004dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd8:	f383 8811 	msr	BASEPRI, r3
 8004ddc:	f3bf 8f6f 	isb	sy
 8004de0:	f3bf 8f4f 	dsb	sy
 8004de4:	623b      	str	r3, [r7, #32]
}
 8004de6:	bf00      	nop
 8004de8:	e7fe      	b.n	8004de8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004dea:	f001 fc65 	bl	80066b8 <xTaskGetSchedulerState>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <xQueueGenericSend+0x9e>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <xQueueGenericSend+0xa2>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e000      	b.n	8004e00 <xQueueGenericSend+0xa4>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d10a      	bne.n	8004e1a <xQueueGenericSend+0xbe>
	__asm volatile
 8004e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e08:	f383 8811 	msr	BASEPRI, r3
 8004e0c:	f3bf 8f6f 	isb	sy
 8004e10:	f3bf 8f4f 	dsb	sy
 8004e14:	61fb      	str	r3, [r7, #28]
}
 8004e16:	bf00      	nop
 8004e18:	e7fe      	b.n	8004e18 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e1a:	f002 fb8b 	bl	8007534 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d302      	bcc.n	8004e30 <xQueueGenericSend+0xd4>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d129      	bne.n	8004e84 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e30:	683a      	ldr	r2, [r7, #0]
 8004e32:	68b9      	ldr	r1, [r7, #8]
 8004e34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e36:	f000 fc5e 	bl	80056f6 <prvCopyDataToQueue>
 8004e3a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d010      	beq.n	8004e66 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e46:	3324      	adds	r3, #36	; 0x24
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f001 fa73 	bl	8006334 <xTaskRemoveFromEventList>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d013      	beq.n	8004e7c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e54:	4b3f      	ldr	r3, [pc, #252]	; (8004f54 <xQueueGenericSend+0x1f8>)
 8004e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e5a:	601a      	str	r2, [r3, #0]
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	e00a      	b.n	8004e7c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d007      	beq.n	8004e7c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004e6c:	4b39      	ldr	r3, [pc, #228]	; (8004f54 <xQueueGenericSend+0x1f8>)
 8004e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	f3bf 8f4f 	dsb	sy
 8004e78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004e7c:	f002 fb8a 	bl	8007594 <vPortExitCritical>
				return pdPASS;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e063      	b.n	8004f4c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d103      	bne.n	8004e92 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e8a:	f002 fb83 	bl	8007594 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	e05c      	b.n	8004f4c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d106      	bne.n	8004ea6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e98:	f107 0314 	add.w	r3, r7, #20
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f001 faad 	bl	80063fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ea6:	f002 fb75 	bl	8007594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004eaa:	f001 f819 	bl	8005ee0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004eae:	f002 fb41 	bl	8007534 <vPortEnterCritical>
 8004eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004eb8:	b25b      	sxtb	r3, r3
 8004eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebe:	d103      	bne.n	8004ec8 <xQueueGenericSend+0x16c>
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ece:	b25b      	sxtb	r3, r3
 8004ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed4:	d103      	bne.n	8004ede <xQueueGenericSend+0x182>
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ede:	f002 fb59 	bl	8007594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ee2:	1d3a      	adds	r2, r7, #4
 8004ee4:	f107 0314 	add.w	r3, r7, #20
 8004ee8:	4611      	mov	r1, r2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f001 fa9c 	bl	8006428 <xTaskCheckForTimeOut>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d124      	bne.n	8004f40 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ef6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ef8:	f000 fcf5 	bl	80058e6 <prvIsQueueFull>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d018      	beq.n	8004f34 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f04:	3310      	adds	r3, #16
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	4611      	mov	r1, r2
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f001 f9c2 	bl	8006294 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f12:	f000 fc80 	bl	8005816 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f16:	f000 fff1 	bl	8005efc <xTaskResumeAll>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f47f af7c 	bne.w	8004e1a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004f22:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <xQueueGenericSend+0x1f8>)
 8004f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	e772      	b.n	8004e1a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f36:	f000 fc6e 	bl	8005816 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f3a:	f000 ffdf 	bl	8005efc <xTaskResumeAll>
 8004f3e:	e76c      	b.n	8004e1a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f42:	f000 fc68 	bl	8005816 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f46:	f000 ffd9 	bl	8005efc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3738      	adds	r7, #56	; 0x38
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	e000ed04 	.word	0xe000ed04

08004f58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b090      	sub	sp, #64	; 0x40
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
 8004f64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10a      	bne.n	8004f86 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f74:	f383 8811 	msr	BASEPRI, r3
 8004f78:	f3bf 8f6f 	isb	sy
 8004f7c:	f3bf 8f4f 	dsb	sy
 8004f80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004f82:	bf00      	nop
 8004f84:	e7fe      	b.n	8004f84 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d103      	bne.n	8004f94 <xQueueGenericSendFromISR+0x3c>
 8004f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <xQueueGenericSendFromISR+0x40>
 8004f94:	2301      	movs	r3, #1
 8004f96:	e000      	b.n	8004f9a <xQueueGenericSendFromISR+0x42>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10a      	bne.n	8004fb4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa2:	f383 8811 	msr	BASEPRI, r3
 8004fa6:	f3bf 8f6f 	isb	sy
 8004faa:	f3bf 8f4f 	dsb	sy
 8004fae:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004fb0:	bf00      	nop
 8004fb2:	e7fe      	b.n	8004fb2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d103      	bne.n	8004fc2 <xQueueGenericSendFromISR+0x6a>
 8004fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d101      	bne.n	8004fc6 <xQueueGenericSendFromISR+0x6e>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <xQueueGenericSendFromISR+0x70>
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd0:	f383 8811 	msr	BASEPRI, r3
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	623b      	str	r3, [r7, #32]
}
 8004fde:	bf00      	nop
 8004fe0:	e7fe      	b.n	8004fe0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004fe2:	f002 fb89 	bl	80076f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004fe6:	f3ef 8211 	mrs	r2, BASEPRI
 8004fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fee:	f383 8811 	msr	BASEPRI, r3
 8004ff2:	f3bf 8f6f 	isb	sy
 8004ff6:	f3bf 8f4f 	dsb	sy
 8004ffa:	61fa      	str	r2, [r7, #28]
 8004ffc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005000:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500a:	429a      	cmp	r2, r3
 800500c:	d302      	bcc.n	8005014 <xQueueGenericSendFromISR+0xbc>
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b02      	cmp	r3, #2
 8005012:	d12f      	bne.n	8005074 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005016:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800501a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800501e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005022:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800502a:	f000 fb64 	bl	80056f6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800502e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005036:	d112      	bne.n	800505e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800503a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503c:	2b00      	cmp	r3, #0
 800503e:	d016      	beq.n	800506e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005042:	3324      	adds	r3, #36	; 0x24
 8005044:	4618      	mov	r0, r3
 8005046:	f001 f975 	bl	8006334 <xTaskRemoveFromEventList>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00e      	beq.n	800506e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00b      	beq.n	800506e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2201      	movs	r2, #1
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	e007      	b.n	800506e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800505e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005062:	3301      	adds	r3, #1
 8005064:	b2db      	uxtb	r3, r3
 8005066:	b25a      	sxtb	r2, r3
 8005068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800506a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800506e:	2301      	movs	r3, #1
 8005070:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005072:	e001      	b.n	8005078 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005074:	2300      	movs	r3, #0
 8005076:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800507a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005082:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005086:	4618      	mov	r0, r3
 8005088:	3740      	adds	r7, #64	; 0x40
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b08e      	sub	sp, #56	; 0x38
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
 8005096:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800509c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10a      	bne.n	80050b8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	623b      	str	r3, [r7, #32]
}
 80050b4:	bf00      	nop
 80050b6:	e7fe      	b.n	80050b6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80050b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00a      	beq.n	80050d6 <xQueueGiveFromISR+0x48>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	61fb      	str	r3, [r7, #28]
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80050d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d103      	bne.n	80050e6 <xQueueGiveFromISR+0x58>
 80050de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <xQueueGiveFromISR+0x5c>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <xQueueGiveFromISR+0x5e>
 80050ea:	2300      	movs	r3, #0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10a      	bne.n	8005106 <xQueueGiveFromISR+0x78>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	61bb      	str	r3, [r7, #24]
}
 8005102:	bf00      	nop
 8005104:	e7fe      	b.n	8005104 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005106:	f002 faf7 	bl	80076f8 <vPortValidateInterruptPriority>
	__asm volatile
 800510a:	f3ef 8211 	mrs	r2, BASEPRI
 800510e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	617a      	str	r2, [r7, #20]
 8005120:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005122:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005124:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800512c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005132:	429a      	cmp	r2, r3
 8005134:	d22b      	bcs.n	800518e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800513c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	1c5a      	adds	r2, r3, #1
 8005144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005146:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005148:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800514c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005150:	d112      	bne.n	8005178 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005156:	2b00      	cmp	r3, #0
 8005158:	d016      	beq.n	8005188 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800515a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515c:	3324      	adds	r3, #36	; 0x24
 800515e:	4618      	mov	r0, r3
 8005160:	f001 f8e8 	bl	8006334 <xTaskRemoveFromEventList>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00e      	beq.n	8005188 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00b      	beq.n	8005188 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2201      	movs	r2, #1
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e007      	b.n	8005188 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800517c:	3301      	adds	r3, #1
 800517e:	b2db      	uxtb	r3, r3
 8005180:	b25a      	sxtb	r2, r3
 8005182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005188:	2301      	movs	r3, #1
 800518a:	637b      	str	r3, [r7, #52]	; 0x34
 800518c:	e001      	b.n	8005192 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800518e:	2300      	movs	r3, #0
 8005190:	637b      	str	r3, [r7, #52]	; 0x34
 8005192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005194:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f383 8811 	msr	BASEPRI, r3
}
 800519c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800519e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3738      	adds	r7, #56	; 0x38
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b08c      	sub	sp, #48	; 0x30
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051b4:	2300      	movs	r3, #0
 80051b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10a      	bne.n	80051d8 <xQueueReceive+0x30>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	623b      	str	r3, [r7, #32]
}
 80051d4:	bf00      	nop
 80051d6:	e7fe      	b.n	80051d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d103      	bne.n	80051e6 <xQueueReceive+0x3e>
 80051de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <xQueueReceive+0x42>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <xQueueReceive+0x44>
 80051ea:	2300      	movs	r3, #0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10a      	bne.n	8005206 <xQueueReceive+0x5e>
	__asm volatile
 80051f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	61fb      	str	r3, [r7, #28]
}
 8005202:	bf00      	nop
 8005204:	e7fe      	b.n	8005204 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005206:	f001 fa57 	bl	80066b8 <xTaskGetSchedulerState>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d102      	bne.n	8005216 <xQueueReceive+0x6e>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <xQueueReceive+0x72>
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <xQueueReceive+0x74>
 800521a:	2300      	movs	r3, #0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <xQueueReceive+0x8e>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	61bb      	str	r3, [r7, #24]
}
 8005232:	bf00      	nop
 8005234:	e7fe      	b.n	8005234 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005236:	f002 f97d 	bl	8007534 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800523a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01f      	beq.n	8005286 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800524a:	f000 fabe 	bl	80057ca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	1e5a      	subs	r2, r3, #1
 8005252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005254:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00f      	beq.n	800527e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800525e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005260:	3310      	adds	r3, #16
 8005262:	4618      	mov	r0, r3
 8005264:	f001 f866 	bl	8006334 <xTaskRemoveFromEventList>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800526e:	4b3d      	ldr	r3, [pc, #244]	; (8005364 <xQueueReceive+0x1bc>)
 8005270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800527e:	f002 f989 	bl	8007594 <vPortExitCritical>
				return pdPASS;
 8005282:	2301      	movs	r3, #1
 8005284:	e069      	b.n	800535a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800528c:	f002 f982 	bl	8007594 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005290:	2300      	movs	r3, #0
 8005292:	e062      	b.n	800535a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800529a:	f107 0310 	add.w	r3, r7, #16
 800529e:	4618      	mov	r0, r3
 80052a0:	f001 f8ac 	bl	80063fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052a4:	2301      	movs	r3, #1
 80052a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052a8:	f002 f974 	bl	8007594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052ac:	f000 fe18 	bl	8005ee0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052b0:	f002 f940 	bl	8007534 <vPortEnterCritical>
 80052b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052ba:	b25b      	sxtb	r3, r3
 80052bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c0:	d103      	bne.n	80052ca <xQueueReceive+0x122>
 80052c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052d0:	b25b      	sxtb	r3, r3
 80052d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d6:	d103      	bne.n	80052e0 <xQueueReceive+0x138>
 80052d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052e0:	f002 f958 	bl	8007594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052e4:	1d3a      	adds	r2, r7, #4
 80052e6:	f107 0310 	add.w	r3, r7, #16
 80052ea:	4611      	mov	r1, r2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f001 f89b 	bl	8006428 <xTaskCheckForTimeOut>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d123      	bne.n	8005340 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052fa:	f000 fade 	bl	80058ba <prvIsQueueEmpty>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d017      	beq.n	8005334 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005306:	3324      	adds	r3, #36	; 0x24
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	4611      	mov	r1, r2
 800530c:	4618      	mov	r0, r3
 800530e:	f000 ffc1 	bl	8006294 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005312:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005314:	f000 fa7f 	bl	8005816 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005318:	f000 fdf0 	bl	8005efc <xTaskResumeAll>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d189      	bne.n	8005236 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005322:	4b10      	ldr	r3, [pc, #64]	; (8005364 <xQueueReceive+0x1bc>)
 8005324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	e780      	b.n	8005236 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005336:	f000 fa6e 	bl	8005816 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800533a:	f000 fddf 	bl	8005efc <xTaskResumeAll>
 800533e:	e77a      	b.n	8005236 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005340:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005342:	f000 fa68 	bl	8005816 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005346:	f000 fdd9 	bl	8005efc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800534a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800534c:	f000 fab5 	bl	80058ba <prvIsQueueEmpty>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	f43f af6f 	beq.w	8005236 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005358:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800535a:	4618      	mov	r0, r3
 800535c:	3730      	adds	r7, #48	; 0x30
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	e000ed04 	.word	0xe000ed04

08005368 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b08e      	sub	sp, #56	; 0x38
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005372:	2300      	movs	r3, #0
 8005374:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800537a:	2300      	movs	r3, #0
 800537c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800537e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10a      	bne.n	800539a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005388:	f383 8811 	msr	BASEPRI, r3
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	f3bf 8f4f 	dsb	sy
 8005394:	623b      	str	r3, [r7, #32]
}
 8005396:	bf00      	nop
 8005398:	e7fe      	b.n	8005398 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800539a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800539c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00a      	beq.n	80053b8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80053a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a6:	f383 8811 	msr	BASEPRI, r3
 80053aa:	f3bf 8f6f 	isb	sy
 80053ae:	f3bf 8f4f 	dsb	sy
 80053b2:	61fb      	str	r3, [r7, #28]
}
 80053b4:	bf00      	nop
 80053b6:	e7fe      	b.n	80053b6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053b8:	f001 f97e 	bl	80066b8 <xTaskGetSchedulerState>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d102      	bne.n	80053c8 <xQueueSemaphoreTake+0x60>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <xQueueSemaphoreTake+0x64>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e000      	b.n	80053ce <xQueueSemaphoreTake+0x66>
 80053cc:	2300      	movs	r3, #0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10a      	bne.n	80053e8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	61bb      	str	r3, [r7, #24]
}
 80053e4:	bf00      	nop
 80053e6:	e7fe      	b.n	80053e6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053e8:	f002 f8a4 	bl	8007534 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80053ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80053f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d024      	beq.n	8005442 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80053f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fa:	1e5a      	subs	r2, r3, #1
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d104      	bne.n	8005412 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005408:	f001 facc 	bl	80069a4 <pvTaskIncrementMutexHeldCount>
 800540c:	4602      	mov	r2, r0
 800540e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005410:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00f      	beq.n	800543a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800541a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800541c:	3310      	adds	r3, #16
 800541e:	4618      	mov	r0, r3
 8005420:	f000 ff88 	bl	8006334 <xTaskRemoveFromEventList>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d007      	beq.n	800543a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800542a:	4b54      	ldr	r3, [pc, #336]	; (800557c <xQueueSemaphoreTake+0x214>)
 800542c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800543a:	f002 f8ab 	bl	8007594 <vPortExitCritical>
				return pdPASS;
 800543e:	2301      	movs	r3, #1
 8005440:	e097      	b.n	8005572 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d111      	bne.n	800546c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	617b      	str	r3, [r7, #20]
}
 8005460:	bf00      	nop
 8005462:	e7fe      	b.n	8005462 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005464:	f002 f896 	bl	8007594 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005468:	2300      	movs	r3, #0
 800546a:	e082      	b.n	8005572 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800546c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546e:	2b00      	cmp	r3, #0
 8005470:	d106      	bne.n	8005480 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005472:	f107 030c 	add.w	r3, r7, #12
 8005476:	4618      	mov	r0, r3
 8005478:	f000 ffc0 	bl	80063fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800547c:	2301      	movs	r3, #1
 800547e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005480:	f002 f888 	bl	8007594 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005484:	f000 fd2c 	bl	8005ee0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005488:	f002 f854 	bl	8007534 <vPortEnterCritical>
 800548c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800548e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005492:	b25b      	sxtb	r3, r3
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005498:	d103      	bne.n	80054a2 <xQueueSemaphoreTake+0x13a>
 800549a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054a8:	b25b      	sxtb	r3, r3
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d103      	bne.n	80054b8 <xQueueSemaphoreTake+0x150>
 80054b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054b8:	f002 f86c 	bl	8007594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054bc:	463a      	mov	r2, r7
 80054be:	f107 030c 	add.w	r3, r7, #12
 80054c2:	4611      	mov	r1, r2
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 ffaf 	bl	8006428 <xTaskCheckForTimeOut>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d132      	bne.n	8005536 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80054d2:	f000 f9f2 	bl	80058ba <prvIsQueueEmpty>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d026      	beq.n	800552a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d109      	bne.n	80054f8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80054e4:	f002 f826 	bl	8007534 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f001 f901 	bl	80066f4 <xTaskPriorityInherit>
 80054f2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80054f4:	f002 f84e 	bl	8007594 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054fa:	3324      	adds	r3, #36	; 0x24
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	4611      	mov	r1, r2
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fec7 	bl	8006294 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005506:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005508:	f000 f985 	bl	8005816 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800550c:	f000 fcf6 	bl	8005efc <xTaskResumeAll>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	f47f af68 	bne.w	80053e8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005518:	4b18      	ldr	r3, [pc, #96]	; (800557c <xQueueSemaphoreTake+0x214>)
 800551a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	e75e      	b.n	80053e8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800552a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800552c:	f000 f973 	bl	8005816 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005530:	f000 fce4 	bl	8005efc <xTaskResumeAll>
 8005534:	e758      	b.n	80053e8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005536:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005538:	f000 f96d 	bl	8005816 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800553c:	f000 fcde 	bl	8005efc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005540:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005542:	f000 f9ba 	bl	80058ba <prvIsQueueEmpty>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	f43f af4d 	beq.w	80053e8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800554e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00d      	beq.n	8005570 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005554:	f001 ffee 	bl	8007534 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005558:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800555a:	f000 f8b4 	bl	80056c6 <prvGetDisinheritPriorityAfterTimeout>
 800555e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005566:	4618      	mov	r0, r3
 8005568:	f001 f99a 	bl	80068a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800556c:	f002 f812 	bl	8007594 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005570:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005572:	4618      	mov	r0, r3
 8005574:	3738      	adds	r7, #56	; 0x38
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	e000ed04 	.word	0xe000ed04

08005580 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b08e      	sub	sp, #56	; 0x38
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10a      	bne.n	80055ac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	623b      	str	r3, [r7, #32]
}
 80055a8:	bf00      	nop
 80055aa:	e7fe      	b.n	80055aa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d103      	bne.n	80055ba <xQueueReceiveFromISR+0x3a>
 80055b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <xQueueReceiveFromISR+0x3e>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <xQueueReceiveFromISR+0x40>
 80055be:	2300      	movs	r3, #0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10a      	bne.n	80055da <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80055c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c8:	f383 8811 	msr	BASEPRI, r3
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f3bf 8f4f 	dsb	sy
 80055d4:	61fb      	str	r3, [r7, #28]
}
 80055d6:	bf00      	nop
 80055d8:	e7fe      	b.n	80055d8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055da:	f002 f88d 	bl	80076f8 <vPortValidateInterruptPriority>
	__asm volatile
 80055de:	f3ef 8211 	mrs	r2, BASEPRI
 80055e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e6:	f383 8811 	msr	BASEPRI, r3
 80055ea:	f3bf 8f6f 	isb	sy
 80055ee:	f3bf 8f4f 	dsb	sy
 80055f2:	61ba      	str	r2, [r7, #24]
 80055f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80055f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005602:	2b00      	cmp	r3, #0
 8005604:	d02f      	beq.n	8005666 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800560c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005610:	68b9      	ldr	r1, [r7, #8]
 8005612:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005614:	f000 f8d9 	bl	80057ca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561a:	1e5a      	subs	r2, r3, #1
 800561c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005620:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005628:	d112      	bne.n	8005650 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800562a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d016      	beq.n	8005660 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005634:	3310      	adds	r3, #16
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fe7c 	bl	8006334 <xTaskRemoveFromEventList>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00e      	beq.n	8005660 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00b      	beq.n	8005660 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	e007      	b.n	8005660 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005650:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005654:	3301      	adds	r3, #1
 8005656:	b2db      	uxtb	r3, r3
 8005658:	b25a      	sxtb	r2, r3
 800565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005660:	2301      	movs	r3, #1
 8005662:	637b      	str	r3, [r7, #52]	; 0x34
 8005664:	e001      	b.n	800566a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005666:	2300      	movs	r3, #0
 8005668:	637b      	str	r3, [r7, #52]	; 0x34
 800566a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	f383 8811 	msr	BASEPRI, r3
}
 8005674:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005678:	4618      	mov	r0, r3
 800567a:	3738      	adds	r7, #56	; 0x38
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10a      	bne.n	80056a8 <vQueueDelete+0x28>
	__asm volatile
 8005692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005696:	f383 8811 	msr	BASEPRI, r3
 800569a:	f3bf 8f6f 	isb	sy
 800569e:	f3bf 8f4f 	dsb	sy
 80056a2:	60bb      	str	r3, [r7, #8]
}
 80056a4:	bf00      	nop
 80056a6:	e7fe      	b.n	80056a6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 f95f 	bl	800596c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d102      	bne.n	80056be <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f002 f929 	bl	8007910 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80056be:	bf00      	nop
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80056c6:	b480      	push	{r7}
 80056c8:	b085      	sub	sp, #20
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d006      	beq.n	80056e4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	e001      	b.n	80056e8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80056e4:	2300      	movs	r3, #0
 80056e6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80056e8:	68fb      	ldr	r3, [r7, #12]
	}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b086      	sub	sp, #24
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005702:	2300      	movs	r3, #0
 8005704:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005710:	2b00      	cmp	r3, #0
 8005712:	d10d      	bne.n	8005730 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d14d      	bne.n	80057b8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	4618      	mov	r0, r3
 8005722:	f001 f84f 	bl	80067c4 <xTaskPriorityDisinherit>
 8005726:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	609a      	str	r2, [r3, #8]
 800572e:	e043      	b.n	80057b8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d119      	bne.n	800576a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6858      	ldr	r0, [r3, #4]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	461a      	mov	r2, r3
 8005740:	68b9      	ldr	r1, [r7, #8]
 8005742:	f002 fbec 	bl	8007f1e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574e:	441a      	add	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	429a      	cmp	r2, r3
 800575e:	d32b      	bcc.n	80057b8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	605a      	str	r2, [r3, #4]
 8005768:	e026      	b.n	80057b8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68d8      	ldr	r0, [r3, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005772:	461a      	mov	r2, r3
 8005774:	68b9      	ldr	r1, [r7, #8]
 8005776:	f002 fbd2 	bl	8007f1e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005782:	425b      	negs	r3, r3
 8005784:	441a      	add	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d207      	bcs.n	80057a6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	425b      	negs	r3, r3
 80057a0:	441a      	add	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d105      	bne.n	80057b8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	1c5a      	adds	r2, r3, #1
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80057c0:	697b      	ldr	r3, [r7, #20]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3718      	adds	r7, #24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b082      	sub	sp, #8
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d018      	beq.n	800580e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68da      	ldr	r2, [r3, #12]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	441a      	add	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68da      	ldr	r2, [r3, #12]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d303      	bcc.n	80057fe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68d9      	ldr	r1, [r3, #12]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	461a      	mov	r2, r3
 8005808:	6838      	ldr	r0, [r7, #0]
 800580a:	f002 fb88 	bl	8007f1e <memcpy>
	}
}
 800580e:	bf00      	nop
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800581e:	f001 fe89 	bl	8007534 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005828:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800582a:	e011      	b.n	8005850 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	2b00      	cmp	r3, #0
 8005832:	d012      	beq.n	800585a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	3324      	adds	r3, #36	; 0x24
 8005838:	4618      	mov	r0, r3
 800583a:	f000 fd7b 	bl	8006334 <xTaskRemoveFromEventList>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d001      	beq.n	8005848 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005844:	f000 fe52 	bl	80064ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005848:	7bfb      	ldrb	r3, [r7, #15]
 800584a:	3b01      	subs	r3, #1
 800584c:	b2db      	uxtb	r3, r3
 800584e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005854:	2b00      	cmp	r3, #0
 8005856:	dce9      	bgt.n	800582c <prvUnlockQueue+0x16>
 8005858:	e000      	b.n	800585c <prvUnlockQueue+0x46>
					break;
 800585a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	22ff      	movs	r2, #255	; 0xff
 8005860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005864:	f001 fe96 	bl	8007594 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005868:	f001 fe64 	bl	8007534 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005872:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005874:	e011      	b.n	800589a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d012      	beq.n	80058a4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3310      	adds	r3, #16
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fd56 	bl	8006334 <xTaskRemoveFromEventList>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800588e:	f000 fe2d 	bl	80064ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005892:	7bbb      	ldrb	r3, [r7, #14]
 8005894:	3b01      	subs	r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800589a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	dce9      	bgt.n	8005876 <prvUnlockQueue+0x60>
 80058a2:	e000      	b.n	80058a6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80058a4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	22ff      	movs	r2, #255	; 0xff
 80058aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80058ae:	f001 fe71 	bl	8007594 <vPortExitCritical>
}
 80058b2:	bf00      	nop
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}

080058ba <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b084      	sub	sp, #16
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058c2:	f001 fe37 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d102      	bne.n	80058d4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80058ce:	2301      	movs	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	e001      	b.n	80058d8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058d8:	f001 fe5c 	bl	8007594 <vPortExitCritical>

	return xReturn;
 80058dc:	68fb      	ldr	r3, [r7, #12]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b084      	sub	sp, #16
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058ee:	f001 fe21 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d102      	bne.n	8005904 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80058fe:	2301      	movs	r3, #1
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	e001      	b.n	8005908 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005904:	2300      	movs	r3, #0
 8005906:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005908:	f001 fe44 	bl	8007594 <vPortExitCritical>

	return xReturn;
 800590c:	68fb      	ldr	r3, [r7, #12]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
	...

08005918 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e014      	b.n	8005952 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005928:	4a0f      	ldr	r2, [pc, #60]	; (8005968 <vQueueAddToRegistry+0x50>)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10b      	bne.n	800594c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005934:	490c      	ldr	r1, [pc, #48]	; (8005968 <vQueueAddToRegistry+0x50>)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800593e:	4a0a      	ldr	r2, [pc, #40]	; (8005968 <vQueueAddToRegistry+0x50>)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	00db      	lsls	r3, r3, #3
 8005944:	4413      	add	r3, r2
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800594a:	e006      	b.n	800595a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3301      	adds	r3, #1
 8005950:	60fb      	str	r3, [r7, #12]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2b07      	cmp	r3, #7
 8005956:	d9e7      	bls.n	8005928 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	20000934 	.word	0x20000934

0800596c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e016      	b.n	80059a8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800597a:	4a10      	ldr	r2, [pc, #64]	; (80059bc <vQueueUnregisterQueue+0x50>)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	4413      	add	r3, r2
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	429a      	cmp	r2, r3
 8005988:	d10b      	bne.n	80059a2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800598a:	4a0c      	ldr	r2, [pc, #48]	; (80059bc <vQueueUnregisterQueue+0x50>)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2100      	movs	r1, #0
 8005990:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <vQueueUnregisterQueue+0x50>)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4413      	add	r3, r2
 800599c:	2200      	movs	r2, #0
 800599e:	605a      	str	r2, [r3, #4]
				break;
 80059a0:	e006      	b.n	80059b0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	3301      	adds	r3, #1
 80059a6:	60fb      	str	r3, [r7, #12]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b07      	cmp	r3, #7
 80059ac:	d9e5      	bls.n	800597a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80059ae:	bf00      	nop
 80059b0:	bf00      	nop
 80059b2:	3714      	adds	r7, #20
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	20000934 	.word	0x20000934

080059c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80059d0:	f001 fdb0 	bl	8007534 <vPortEnterCritical>
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059da:	b25b      	sxtb	r3, r3
 80059dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e0:	d103      	bne.n	80059ea <vQueueWaitForMessageRestricted+0x2a>
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059f0:	b25b      	sxtb	r3, r3
 80059f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f6:	d103      	bne.n	8005a00 <vQueueWaitForMessageRestricted+0x40>
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a00:	f001 fdc8 	bl	8007594 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d106      	bne.n	8005a1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	3324      	adds	r3, #36	; 0x24
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	68b9      	ldr	r1, [r7, #8]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fc61 	bl	80062dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a1a:	6978      	ldr	r0, [r7, #20]
 8005a1c:	f7ff fefb 	bl	8005816 <prvUnlockQueue>
	}
 8005a20:	bf00      	nop
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08e      	sub	sp, #56	; 0x38
 8005a2c:	af04      	add	r7, sp, #16
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10a      	bne.n	8005a52 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	623b      	str	r3, [r7, #32]
}
 8005a4e:	bf00      	nop
 8005a50:	e7fe      	b.n	8005a50 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10a      	bne.n	8005a6e <xTaskCreateStatic+0x46>
	__asm volatile
 8005a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	61fb      	str	r3, [r7, #28]
}
 8005a6a:	bf00      	nop
 8005a6c:	e7fe      	b.n	8005a6c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a6e:	23a8      	movs	r3, #168	; 0xa8
 8005a70:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2ba8      	cmp	r3, #168	; 0xa8
 8005a76:	d00a      	beq.n	8005a8e <xTaskCreateStatic+0x66>
	__asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	61bb      	str	r3, [r7, #24]
}
 8005a8a:	bf00      	nop
 8005a8c:	e7fe      	b.n	8005a8c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a8e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d01e      	beq.n	8005ad4 <xTaskCreateStatic+0xac>
 8005a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d01b      	beq.n	8005ad4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005aa4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa8:	2202      	movs	r2, #2
 8005aaa:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aae:	2300      	movs	r3, #0
 8005ab0:	9303      	str	r3, [sp, #12]
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	9302      	str	r3, [sp, #8]
 8005ab6:	f107 0314 	add.w	r3, r7, #20
 8005aba:	9301      	str	r3, [sp, #4]
 8005abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005abe:	9300      	str	r3, [sp, #0]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	68b9      	ldr	r1, [r7, #8]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 f850 	bl	8005b6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005acc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ace:	f000 f8f3 	bl	8005cb8 <prvAddNewTaskToReadyList>
 8005ad2:	e001      	b.n	8005ad8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005ad8:	697b      	ldr	r3, [r7, #20]
	}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3728      	adds	r7, #40	; 0x28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}

08005ae2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b08c      	sub	sp, #48	; 0x30
 8005ae6:	af04      	add	r7, sp, #16
 8005ae8:	60f8      	str	r0, [r7, #12]
 8005aea:	60b9      	str	r1, [r7, #8]
 8005aec:	603b      	str	r3, [r7, #0]
 8005aee:	4613      	mov	r3, r2
 8005af0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4618      	mov	r0, r3
 8005af8:	f001 fe3e 	bl	8007778 <pvPortMalloc>
 8005afc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00e      	beq.n	8005b22 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b04:	20a8      	movs	r0, #168	; 0xa8
 8005b06:	f001 fe37 	bl	8007778 <pvPortMalloc>
 8005b0a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	631a      	str	r2, [r3, #48]	; 0x30
 8005b18:	e005      	b.n	8005b26 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b1a:	6978      	ldr	r0, [r7, #20]
 8005b1c:	f001 fef8 	bl	8007910 <vPortFree>
 8005b20:	e001      	b.n	8005b26 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d017      	beq.n	8005b5c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b34:	88fa      	ldrh	r2, [r7, #6]
 8005b36:	2300      	movs	r3, #0
 8005b38:	9303      	str	r3, [sp, #12]
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	9302      	str	r3, [sp, #8]
 8005b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68b9      	ldr	r1, [r7, #8]
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 f80e 	bl	8005b6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b50:	69f8      	ldr	r0, [r7, #28]
 8005b52:	f000 f8b1 	bl	8005cb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b56:	2301      	movs	r3, #1
 8005b58:	61bb      	str	r3, [r7, #24]
 8005b5a:	e002      	b.n	8005b62 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b62:	69bb      	ldr	r3, [r7, #24]
	}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3720      	adds	r7, #32
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	461a      	mov	r2, r3
 8005b84:	21a5      	movs	r1, #165	; 0xa5
 8005b86:	f002 f8f8 	bl	8007d7a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005b94:	3b01      	subs	r3, #1
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	f023 0307 	bic.w	r3, r3, #7
 8005ba2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00a      	beq.n	8005bc4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb2:	f383 8811 	msr	BASEPRI, r3
 8005bb6:	f3bf 8f6f 	isb	sy
 8005bba:	f3bf 8f4f 	dsb	sy
 8005bbe:	617b      	str	r3, [r7, #20]
}
 8005bc0:	bf00      	nop
 8005bc2:	e7fe      	b.n	8005bc2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d01f      	beq.n	8005c0a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bca:	2300      	movs	r3, #0
 8005bcc:	61fb      	str	r3, [r7, #28]
 8005bce:	e012      	b.n	8005bf6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	7819      	ldrb	r1, [r3, #0]
 8005bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	4413      	add	r3, r2
 8005bde:	3334      	adds	r3, #52	; 0x34
 8005be0:	460a      	mov	r2, r1
 8005be2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	4413      	add	r3, r2
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d006      	beq.n	8005bfe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	61fb      	str	r3, [r7, #28]
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	2b0f      	cmp	r3, #15
 8005bfa:	d9e9      	bls.n	8005bd0 <prvInitialiseNewTask+0x64>
 8005bfc:	e000      	b.n	8005c00 <prvInitialiseNewTask+0x94>
			{
				break;
 8005bfe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c08:	e003      	b.n	8005c12 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c14:	2b37      	cmp	r3, #55	; 0x37
 8005c16:	d901      	bls.n	8005c1c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c18:	2337      	movs	r3, #55	; 0x37
 8005c1a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c20:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c26:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c30:	3304      	adds	r3, #4
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fe fe0a 	bl	800484c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3a:	3318      	adds	r3, #24
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7fe fe05 	bl	800484c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c56:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6a:	3354      	adds	r3, #84	; 0x54
 8005c6c:	224c      	movs	r2, #76	; 0x4c
 8005c6e:	2100      	movs	r1, #0
 8005c70:	4618      	mov	r0, r3
 8005c72:	f002 f882 	bl	8007d7a <memset>
 8005c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c78:	4a0c      	ldr	r2, [pc, #48]	; (8005cac <prvInitialiseNewTask+0x140>)
 8005c7a:	659a      	str	r2, [r3, #88]	; 0x58
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7e:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <prvInitialiseNewTask+0x144>)
 8005c80:	65da      	str	r2, [r3, #92]	; 0x5c
 8005c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c84:	4a0b      	ldr	r2, [pc, #44]	; (8005cb4 <prvInitialiseNewTask+0x148>)
 8005c86:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	68f9      	ldr	r1, [r7, #12]
 8005c8c:	69b8      	ldr	r0, [r7, #24]
 8005c8e:	f001 fb23 	bl	80072d8 <pxPortInitialiseStack>
 8005c92:	4602      	mov	r2, r0
 8005c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c96:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d002      	beq.n	8005ca4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ca2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ca4:	bf00      	nop
 8005ca6:	3720      	adds	r7, #32
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	20004a60 	.word	0x20004a60
 8005cb0:	20004ac8 	.word	0x20004ac8
 8005cb4:	20004b30 	.word	0x20004b30

08005cb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005cc0:	f001 fc38 	bl	8007534 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005cc4:	4b2d      	ldr	r3, [pc, #180]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a2c      	ldr	r2, [pc, #176]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005ccc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005cce:	4b2c      	ldr	r3, [pc, #176]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005cd6:	4a2a      	ldr	r2, [pc, #168]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cdc:	4b27      	ldr	r3, [pc, #156]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d110      	bne.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ce4:	f000 fc26 	bl	8006534 <prvInitialiseTaskLists>
 8005ce8:	e00d      	b.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005cea:	4b26      	ldr	r3, [pc, #152]	; (8005d84 <prvAddNewTaskToReadyList+0xcc>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d109      	bne.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005cf2:	4b23      	ldr	r3, [pc, #140]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d802      	bhi.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d00:	4a1f      	ldr	r2, [pc, #124]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d06:	4b20      	ldr	r3, [pc, #128]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	4a1e      	ldr	r2, [pc, #120]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d10:	4b1d      	ldr	r3, [pc, #116]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1c:	4b1b      	ldr	r3, [pc, #108]	; (8005d8c <prvAddNewTaskToReadyList+0xd4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d903      	bls.n	8005d2c <prvAddNewTaskToReadyList+0x74>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	4a18      	ldr	r2, [pc, #96]	; (8005d8c <prvAddNewTaskToReadyList+0xd4>)
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4a15      	ldr	r2, [pc, #84]	; (8005d90 <prvAddNewTaskToReadyList+0xd8>)
 8005d3a:	441a      	add	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7fe fd8f 	bl	8004866 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d48:	f001 fc24 	bl	8007594 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <prvAddNewTaskToReadyList+0xcc>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00e      	beq.n	8005d72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d54:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d207      	bcs.n	8005d72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d62:	4b0c      	ldr	r3, [pc, #48]	; (8005d94 <prvAddNewTaskToReadyList+0xdc>)
 8005d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000e48 	.word	0x20000e48
 8005d80:	20000974 	.word	0x20000974
 8005d84:	20000e54 	.word	0x20000e54
 8005d88:	20000e64 	.word	0x20000e64
 8005d8c:	20000e50 	.word	0x20000e50
 8005d90:	20000978 	.word	0x20000978
 8005d94:	e000ed04 	.word	0xe000ed04

08005d98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d017      	beq.n	8005dda <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005daa:	4b13      	ldr	r3, [pc, #76]	; (8005df8 <vTaskDelay+0x60>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00a      	beq.n	8005dc8 <vTaskDelay+0x30>
	__asm volatile
 8005db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	60bb      	str	r3, [r7, #8]
}
 8005dc4:	bf00      	nop
 8005dc6:	e7fe      	b.n	8005dc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005dc8:	f000 f88a 	bl	8005ee0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005dcc:	2100      	movs	r1, #0
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fdfc 	bl	80069cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005dd4:	f000 f892 	bl	8005efc <xTaskResumeAll>
 8005dd8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d107      	bne.n	8005df0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005de0:	4b06      	ldr	r3, [pc, #24]	; (8005dfc <vTaskDelay+0x64>)
 8005de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005df0:	bf00      	nop
 8005df2:	3710      	adds	r7, #16
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	20000e70 	.word	0x20000e70
 8005dfc:	e000ed04 	.word	0xe000ed04

08005e00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b08a      	sub	sp, #40	; 0x28
 8005e04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e0e:	463a      	mov	r2, r7
 8005e10:	1d39      	adds	r1, r7, #4
 8005e12:	f107 0308 	add.w	r3, r7, #8
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fe fcc4 	bl	80047a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e1c:	6839      	ldr	r1, [r7, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	9202      	str	r2, [sp, #8]
 8005e24:	9301      	str	r3, [sp, #4]
 8005e26:	2300      	movs	r3, #0
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	460a      	mov	r2, r1
 8005e2e:	4924      	ldr	r1, [pc, #144]	; (8005ec0 <vTaskStartScheduler+0xc0>)
 8005e30:	4824      	ldr	r0, [pc, #144]	; (8005ec4 <vTaskStartScheduler+0xc4>)
 8005e32:	f7ff fdf9 	bl	8005a28 <xTaskCreateStatic>
 8005e36:	4603      	mov	r3, r0
 8005e38:	4a23      	ldr	r2, [pc, #140]	; (8005ec8 <vTaskStartScheduler+0xc8>)
 8005e3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e3c:	4b22      	ldr	r3, [pc, #136]	; (8005ec8 <vTaskStartScheduler+0xc8>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e44:	2301      	movs	r3, #1
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e001      	b.n	8005e4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d102      	bne.n	8005e5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e54:	f000 fe0e 	bl	8006a74 <xTimerCreateTimerTask>
 8005e58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d11b      	bne.n	8005e98 <vTaskStartScheduler+0x98>
	__asm volatile
 8005e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	613b      	str	r3, [r7, #16]
}
 8005e72:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e74:	4b15      	ldr	r3, [pc, #84]	; (8005ecc <vTaskStartScheduler+0xcc>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3354      	adds	r3, #84	; 0x54
 8005e7a:	4a15      	ldr	r2, [pc, #84]	; (8005ed0 <vTaskStartScheduler+0xd0>)
 8005e7c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e7e:	4b15      	ldr	r3, [pc, #84]	; (8005ed4 <vTaskStartScheduler+0xd4>)
 8005e80:	f04f 32ff 	mov.w	r2, #4294967295
 8005e84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e86:	4b14      	ldr	r3, [pc, #80]	; (8005ed8 <vTaskStartScheduler+0xd8>)
 8005e88:	2201      	movs	r2, #1
 8005e8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e8c:	4b13      	ldr	r3, [pc, #76]	; (8005edc <vTaskStartScheduler+0xdc>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e92:	f001 faad 	bl	80073f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e96:	e00e      	b.n	8005eb6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9e:	d10a      	bne.n	8005eb6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	60fb      	str	r3, [r7, #12]
}
 8005eb2:	bf00      	nop
 8005eb4:	e7fe      	b.n	8005eb4 <vTaskStartScheduler+0xb4>
}
 8005eb6:	bf00      	nop
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	08008b58 	.word	0x08008b58
 8005ec4:	08006505 	.word	0x08006505
 8005ec8:	20000e6c 	.word	0x20000e6c
 8005ecc:	20000974 	.word	0x20000974
 8005ed0:	2000006c 	.word	0x2000006c
 8005ed4:	20000e68 	.word	0x20000e68
 8005ed8:	20000e54 	.word	0x20000e54
 8005edc:	20000e4c 	.word	0x20000e4c

08005ee0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ee4:	4b04      	ldr	r3, [pc, #16]	; (8005ef8 <vTaskSuspendAll+0x18>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	4a03      	ldr	r2, [pc, #12]	; (8005ef8 <vTaskSuspendAll+0x18>)
 8005eec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005eee:	bf00      	nop
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	20000e70 	.word	0x20000e70

08005efc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f02:	2300      	movs	r3, #0
 8005f04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f06:	2300      	movs	r3, #0
 8005f08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f0a:	4b42      	ldr	r3, [pc, #264]	; (8006014 <xTaskResumeAll+0x118>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <xTaskResumeAll+0x2c>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	603b      	str	r3, [r7, #0]
}
 8005f24:	bf00      	nop
 8005f26:	e7fe      	b.n	8005f26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f28:	f001 fb04 	bl	8007534 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f2c:	4b39      	ldr	r3, [pc, #228]	; (8006014 <xTaskResumeAll+0x118>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	4a38      	ldr	r2, [pc, #224]	; (8006014 <xTaskResumeAll+0x118>)
 8005f34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f36:	4b37      	ldr	r3, [pc, #220]	; (8006014 <xTaskResumeAll+0x118>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d162      	bne.n	8006004 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f3e:	4b36      	ldr	r3, [pc, #216]	; (8006018 <xTaskResumeAll+0x11c>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d05e      	beq.n	8006004 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f46:	e02f      	b.n	8005fa8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f48:	4b34      	ldr	r3, [pc, #208]	; (800601c <xTaskResumeAll+0x120>)
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	3318      	adds	r3, #24
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fe fce3 	bl	8004920 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fe fcde 	bl	8004920 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f68:	4b2d      	ldr	r3, [pc, #180]	; (8006020 <xTaskResumeAll+0x124>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d903      	bls.n	8005f78 <xTaskResumeAll+0x7c>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	4a2a      	ldr	r2, [pc, #168]	; (8006020 <xTaskResumeAll+0x124>)
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	4413      	add	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4a27      	ldr	r2, [pc, #156]	; (8006024 <xTaskResumeAll+0x128>)
 8005f86:	441a      	add	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	f7fe fc69 	bl	8004866 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f98:	4b23      	ldr	r3, [pc, #140]	; (8006028 <xTaskResumeAll+0x12c>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d302      	bcc.n	8005fa8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fa2:	4b22      	ldr	r3, [pc, #136]	; (800602c <xTaskResumeAll+0x130>)
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fa8:	4b1c      	ldr	r3, [pc, #112]	; (800601c <xTaskResumeAll+0x120>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1cb      	bne.n	8005f48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fb6:	f000 fb5f 	bl	8006678 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005fba:	4b1d      	ldr	r3, [pc, #116]	; (8006030 <xTaskResumeAll+0x134>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d010      	beq.n	8005fe8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005fc6:	f000 f847 	bl	8006058 <xTaskIncrementTick>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d002      	beq.n	8005fd6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005fd0:	4b16      	ldr	r3, [pc, #88]	; (800602c <xTaskResumeAll+0x130>)
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1f1      	bne.n	8005fc6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005fe2:	4b13      	ldr	r3, [pc, #76]	; (8006030 <xTaskResumeAll+0x134>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005fe8:	4b10      	ldr	r3, [pc, #64]	; (800602c <xTaskResumeAll+0x130>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d009      	beq.n	8006004 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ff4:	4b0f      	ldr	r3, [pc, #60]	; (8006034 <xTaskResumeAll+0x138>)
 8005ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ffa:	601a      	str	r2, [r3, #0]
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006004:	f001 fac6 	bl	8007594 <vPortExitCritical>

	return xAlreadyYielded;
 8006008:	68bb      	ldr	r3, [r7, #8]
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	20000e70 	.word	0x20000e70
 8006018:	20000e48 	.word	0x20000e48
 800601c:	20000e08 	.word	0x20000e08
 8006020:	20000e50 	.word	0x20000e50
 8006024:	20000978 	.word	0x20000978
 8006028:	20000974 	.word	0x20000974
 800602c:	20000e5c 	.word	0x20000e5c
 8006030:	20000e58 	.word	0x20000e58
 8006034:	e000ed04 	.word	0xe000ed04

08006038 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800603e:	4b05      	ldr	r3, [pc, #20]	; (8006054 <xTaskGetTickCount+0x1c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006044:	687b      	ldr	r3, [r7, #4]
}
 8006046:	4618      	mov	r0, r3
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	20000e4c 	.word	0x20000e4c

08006058 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006062:	4b4f      	ldr	r3, [pc, #316]	; (80061a0 <xTaskIncrementTick+0x148>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	f040 808f 	bne.w	800618a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800606c:	4b4d      	ldr	r3, [pc, #308]	; (80061a4 <xTaskIncrementTick+0x14c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	3301      	adds	r3, #1
 8006072:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006074:	4a4b      	ldr	r2, [pc, #300]	; (80061a4 <xTaskIncrementTick+0x14c>)
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d120      	bne.n	80060c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006080:	4b49      	ldr	r3, [pc, #292]	; (80061a8 <xTaskIncrementTick+0x150>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800608a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	603b      	str	r3, [r7, #0]
}
 800609c:	bf00      	nop
 800609e:	e7fe      	b.n	800609e <xTaskIncrementTick+0x46>
 80060a0:	4b41      	ldr	r3, [pc, #260]	; (80061a8 <xTaskIncrementTick+0x150>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	4b41      	ldr	r3, [pc, #260]	; (80061ac <xTaskIncrementTick+0x154>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a3f      	ldr	r2, [pc, #252]	; (80061a8 <xTaskIncrementTick+0x150>)
 80060ac:	6013      	str	r3, [r2, #0]
 80060ae:	4a3f      	ldr	r2, [pc, #252]	; (80061ac <xTaskIncrementTick+0x154>)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	4b3e      	ldr	r3, [pc, #248]	; (80061b0 <xTaskIncrementTick+0x158>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3301      	adds	r3, #1
 80060ba:	4a3d      	ldr	r2, [pc, #244]	; (80061b0 <xTaskIncrementTick+0x158>)
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	f000 fadb 	bl	8006678 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060c2:	4b3c      	ldr	r3, [pc, #240]	; (80061b4 <xTaskIncrementTick+0x15c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d349      	bcc.n	8006160 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060cc:	4b36      	ldr	r3, [pc, #216]	; (80061a8 <xTaskIncrementTick+0x150>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d104      	bne.n	80060e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060d6:	4b37      	ldr	r3, [pc, #220]	; (80061b4 <xTaskIncrementTick+0x15c>)
 80060d8:	f04f 32ff 	mov.w	r2, #4294967295
 80060dc:	601a      	str	r2, [r3, #0]
					break;
 80060de:	e03f      	b.n	8006160 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060e0:	4b31      	ldr	r3, [pc, #196]	; (80061a8 <xTaskIncrementTick+0x150>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d203      	bcs.n	8006100 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060f8:	4a2e      	ldr	r2, [pc, #184]	; (80061b4 <xTaskIncrementTick+0x15c>)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060fe:	e02f      	b.n	8006160 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	3304      	adds	r3, #4
 8006104:	4618      	mov	r0, r3
 8006106:	f7fe fc0b 	bl	8004920 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800610e:	2b00      	cmp	r3, #0
 8006110:	d004      	beq.n	800611c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	3318      	adds	r3, #24
 8006116:	4618      	mov	r0, r3
 8006118:	f7fe fc02 	bl	8004920 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006120:	4b25      	ldr	r3, [pc, #148]	; (80061b8 <xTaskIncrementTick+0x160>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	429a      	cmp	r2, r3
 8006126:	d903      	bls.n	8006130 <xTaskIncrementTick+0xd8>
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612c:	4a22      	ldr	r2, [pc, #136]	; (80061b8 <xTaskIncrementTick+0x160>)
 800612e:	6013      	str	r3, [r2, #0]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006134:	4613      	mov	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4a1f      	ldr	r2, [pc, #124]	; (80061bc <xTaskIncrementTick+0x164>)
 800613e:	441a      	add	r2, r3
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	3304      	adds	r3, #4
 8006144:	4619      	mov	r1, r3
 8006146:	4610      	mov	r0, r2
 8006148:	f7fe fb8d 	bl	8004866 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006150:	4b1b      	ldr	r3, [pc, #108]	; (80061c0 <xTaskIncrementTick+0x168>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006156:	429a      	cmp	r2, r3
 8006158:	d3b8      	bcc.n	80060cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800615a:	2301      	movs	r3, #1
 800615c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800615e:	e7b5      	b.n	80060cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006160:	4b17      	ldr	r3, [pc, #92]	; (80061c0 <xTaskIncrementTick+0x168>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006166:	4915      	ldr	r1, [pc, #84]	; (80061bc <xTaskIncrementTick+0x164>)
 8006168:	4613      	mov	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	440b      	add	r3, r1
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d901      	bls.n	800617c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006178:	2301      	movs	r3, #1
 800617a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800617c:	4b11      	ldr	r3, [pc, #68]	; (80061c4 <xTaskIncrementTick+0x16c>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e004      	b.n	8006194 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800618a:	4b0f      	ldr	r3, [pc, #60]	; (80061c8 <xTaskIncrementTick+0x170>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3301      	adds	r3, #1
 8006190:	4a0d      	ldr	r2, [pc, #52]	; (80061c8 <xTaskIncrementTick+0x170>)
 8006192:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006194:	697b      	ldr	r3, [r7, #20]
}
 8006196:	4618      	mov	r0, r3
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	20000e70 	.word	0x20000e70
 80061a4:	20000e4c 	.word	0x20000e4c
 80061a8:	20000e00 	.word	0x20000e00
 80061ac:	20000e04 	.word	0x20000e04
 80061b0:	20000e60 	.word	0x20000e60
 80061b4:	20000e68 	.word	0x20000e68
 80061b8:	20000e50 	.word	0x20000e50
 80061bc:	20000978 	.word	0x20000978
 80061c0:	20000974 	.word	0x20000974
 80061c4:	20000e5c 	.word	0x20000e5c
 80061c8:	20000e58 	.word	0x20000e58

080061cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061d2:	4b2a      	ldr	r3, [pc, #168]	; (800627c <vTaskSwitchContext+0xb0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061da:	4b29      	ldr	r3, [pc, #164]	; (8006280 <vTaskSwitchContext+0xb4>)
 80061dc:	2201      	movs	r2, #1
 80061de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061e0:	e046      	b.n	8006270 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80061e2:	4b27      	ldr	r3, [pc, #156]	; (8006280 <vTaskSwitchContext+0xb4>)
 80061e4:	2200      	movs	r2, #0
 80061e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e8:	4b26      	ldr	r3, [pc, #152]	; (8006284 <vTaskSwitchContext+0xb8>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	60fb      	str	r3, [r7, #12]
 80061ee:	e010      	b.n	8006212 <vTaskSwitchContext+0x46>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d10a      	bne.n	800620c <vTaskSwitchContext+0x40>
	__asm volatile
 80061f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	607b      	str	r3, [r7, #4]
}
 8006208:	bf00      	nop
 800620a:	e7fe      	b.n	800620a <vTaskSwitchContext+0x3e>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	3b01      	subs	r3, #1
 8006210:	60fb      	str	r3, [r7, #12]
 8006212:	491d      	ldr	r1, [pc, #116]	; (8006288 <vTaskSwitchContext+0xbc>)
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	440b      	add	r3, r1
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d0e4      	beq.n	80061f0 <vTaskSwitchContext+0x24>
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	4613      	mov	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4413      	add	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4a15      	ldr	r2, [pc, #84]	; (8006288 <vTaskSwitchContext+0xbc>)
 8006232:	4413      	add	r3, r2
 8006234:	60bb      	str	r3, [r7, #8]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	605a      	str	r2, [r3, #4]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	3308      	adds	r3, #8
 8006248:	429a      	cmp	r2, r3
 800624a:	d104      	bne.n	8006256 <vTaskSwitchContext+0x8a>
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	605a      	str	r2, [r3, #4]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	4a0b      	ldr	r2, [pc, #44]	; (800628c <vTaskSwitchContext+0xc0>)
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	4a08      	ldr	r2, [pc, #32]	; (8006284 <vTaskSwitchContext+0xb8>)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006266:	4b09      	ldr	r3, [pc, #36]	; (800628c <vTaskSwitchContext+0xc0>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	3354      	adds	r3, #84	; 0x54
 800626c:	4a08      	ldr	r2, [pc, #32]	; (8006290 <vTaskSwitchContext+0xc4>)
 800626e:	6013      	str	r3, [r2, #0]
}
 8006270:	bf00      	nop
 8006272:	3714      	adds	r7, #20
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	20000e70 	.word	0x20000e70
 8006280:	20000e5c 	.word	0x20000e5c
 8006284:	20000e50 	.word	0x20000e50
 8006288:	20000978 	.word	0x20000978
 800628c:	20000974 	.word	0x20000974
 8006290:	2000006c 	.word	0x2000006c

08006294 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10a      	bne.n	80062ba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80062a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a8:	f383 8811 	msr	BASEPRI, r3
 80062ac:	f3bf 8f6f 	isb	sy
 80062b0:	f3bf 8f4f 	dsb	sy
 80062b4:	60fb      	str	r3, [r7, #12]
}
 80062b6:	bf00      	nop
 80062b8:	e7fe      	b.n	80062b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062ba:	4b07      	ldr	r3, [pc, #28]	; (80062d8 <vTaskPlaceOnEventList+0x44>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3318      	adds	r3, #24
 80062c0:	4619      	mov	r1, r3
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7fe faf3 	bl	80048ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062c8:	2101      	movs	r1, #1
 80062ca:	6838      	ldr	r0, [r7, #0]
 80062cc:	f000 fb7e 	bl	80069cc <prvAddCurrentTaskToDelayedList>
}
 80062d0:	bf00      	nop
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	20000974 	.word	0x20000974

080062dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10a      	bne.n	8006304 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	617b      	str	r3, [r7, #20]
}
 8006300:	bf00      	nop
 8006302:	e7fe      	b.n	8006302 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006304:	4b0a      	ldr	r3, [pc, #40]	; (8006330 <vTaskPlaceOnEventListRestricted+0x54>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3318      	adds	r3, #24
 800630a:	4619      	mov	r1, r3
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f7fe faaa 	bl	8004866 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006318:	f04f 33ff 	mov.w	r3, #4294967295
 800631c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800631e:	6879      	ldr	r1, [r7, #4]
 8006320:	68b8      	ldr	r0, [r7, #8]
 8006322:	f000 fb53 	bl	80069cc <prvAddCurrentTaskToDelayedList>
	}
 8006326:	bf00      	nop
 8006328:	3718      	adds	r7, #24
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	20000974 	.word	0x20000974

08006334 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10a      	bne.n	8006360 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	60fb      	str	r3, [r7, #12]
}
 800635c:	bf00      	nop
 800635e:	e7fe      	b.n	800635e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	3318      	adds	r3, #24
 8006364:	4618      	mov	r0, r3
 8006366:	f7fe fadb 	bl	8004920 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800636a:	4b1e      	ldr	r3, [pc, #120]	; (80063e4 <xTaskRemoveFromEventList+0xb0>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d11d      	bne.n	80063ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	3304      	adds	r3, #4
 8006376:	4618      	mov	r0, r3
 8006378:	f7fe fad2 	bl	8004920 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006380:	4b19      	ldr	r3, [pc, #100]	; (80063e8 <xTaskRemoveFromEventList+0xb4>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	429a      	cmp	r2, r3
 8006386:	d903      	bls.n	8006390 <xTaskRemoveFromEventList+0x5c>
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638c:	4a16      	ldr	r2, [pc, #88]	; (80063e8 <xTaskRemoveFromEventList+0xb4>)
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006394:	4613      	mov	r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4a13      	ldr	r2, [pc, #76]	; (80063ec <xTaskRemoveFromEventList+0xb8>)
 800639e:	441a      	add	r2, r3
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	3304      	adds	r3, #4
 80063a4:	4619      	mov	r1, r3
 80063a6:	4610      	mov	r0, r2
 80063a8:	f7fe fa5d 	bl	8004866 <vListInsertEnd>
 80063ac:	e005      	b.n	80063ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	3318      	adds	r3, #24
 80063b2:	4619      	mov	r1, r3
 80063b4:	480e      	ldr	r0, [pc, #56]	; (80063f0 <xTaskRemoveFromEventList+0xbc>)
 80063b6:	f7fe fa56 	bl	8004866 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063be:	4b0d      	ldr	r3, [pc, #52]	; (80063f4 <xTaskRemoveFromEventList+0xc0>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d905      	bls.n	80063d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063c8:	2301      	movs	r3, #1
 80063ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80063cc:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <xTaskRemoveFromEventList+0xc4>)
 80063ce:	2201      	movs	r2, #1
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	e001      	b.n	80063d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80063d8:	697b      	ldr	r3, [r7, #20]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	20000e70 	.word	0x20000e70
 80063e8:	20000e50 	.word	0x20000e50
 80063ec:	20000978 	.word	0x20000978
 80063f0:	20000e08 	.word	0x20000e08
 80063f4:	20000974 	.word	0x20000974
 80063f8:	20000e5c 	.word	0x20000e5c

080063fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006404:	4b06      	ldr	r3, [pc, #24]	; (8006420 <vTaskInternalSetTimeOutState+0x24>)
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800640c:	4b05      	ldr	r3, [pc, #20]	; (8006424 <vTaskInternalSetTimeOutState+0x28>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	605a      	str	r2, [r3, #4]
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	20000e60 	.word	0x20000e60
 8006424:	20000e4c 	.word	0x20000e4c

08006428 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d10a      	bne.n	800644e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643c:	f383 8811 	msr	BASEPRI, r3
 8006440:	f3bf 8f6f 	isb	sy
 8006444:	f3bf 8f4f 	dsb	sy
 8006448:	613b      	str	r3, [r7, #16]
}
 800644a:	bf00      	nop
 800644c:	e7fe      	b.n	800644c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10a      	bne.n	800646a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	60fb      	str	r3, [r7, #12]
}
 8006466:	bf00      	nop
 8006468:	e7fe      	b.n	8006468 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800646a:	f001 f863 	bl	8007534 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800646e:	4b1d      	ldr	r3, [pc, #116]	; (80064e4 <xTaskCheckForTimeOut+0xbc>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d102      	bne.n	800648e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006488:	2300      	movs	r3, #0
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	e023      	b.n	80064d6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	4b15      	ldr	r3, [pc, #84]	; (80064e8 <xTaskCheckForTimeOut+0xc0>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	429a      	cmp	r2, r3
 8006498:	d007      	beq.n	80064aa <xTaskCheckForTimeOut+0x82>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d302      	bcc.n	80064aa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80064a4:	2301      	movs	r3, #1
 80064a6:	61fb      	str	r3, [r7, #28]
 80064a8:	e015      	b.n	80064d6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d20b      	bcs.n	80064cc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	1ad2      	subs	r2, r2, r3
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7ff ff9b 	bl	80063fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80064c6:	2300      	movs	r3, #0
 80064c8:	61fb      	str	r3, [r7, #28]
 80064ca:	e004      	b.n	80064d6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	2200      	movs	r2, #0
 80064d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80064d2:	2301      	movs	r3, #1
 80064d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80064d6:	f001 f85d 	bl	8007594 <vPortExitCritical>

	return xReturn;
 80064da:	69fb      	ldr	r3, [r7, #28]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3720      	adds	r7, #32
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	20000e4c 	.word	0x20000e4c
 80064e8:	20000e60 	.word	0x20000e60

080064ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064f0:	4b03      	ldr	r3, [pc, #12]	; (8006500 <vTaskMissedYield+0x14>)
 80064f2:	2201      	movs	r2, #1
 80064f4:	601a      	str	r2, [r3, #0]
}
 80064f6:	bf00      	nop
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	20000e5c 	.word	0x20000e5c

08006504 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800650c:	f000 f852 	bl	80065b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006510:	4b06      	ldr	r3, [pc, #24]	; (800652c <prvIdleTask+0x28>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d9f9      	bls.n	800650c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006518:	4b05      	ldr	r3, [pc, #20]	; (8006530 <prvIdleTask+0x2c>)
 800651a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800651e:	601a      	str	r2, [r3, #0]
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006528:	e7f0      	b.n	800650c <prvIdleTask+0x8>
 800652a:	bf00      	nop
 800652c:	20000978 	.word	0x20000978
 8006530:	e000ed04 	.word	0xe000ed04

08006534 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800653a:	2300      	movs	r3, #0
 800653c:	607b      	str	r3, [r7, #4]
 800653e:	e00c      	b.n	800655a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	4a12      	ldr	r2, [pc, #72]	; (8006594 <prvInitialiseTaskLists+0x60>)
 800654c:	4413      	add	r3, r2
 800654e:	4618      	mov	r0, r3
 8006550:	f7fe f95c 	bl	800480c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3301      	adds	r3, #1
 8006558:	607b      	str	r3, [r7, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b37      	cmp	r3, #55	; 0x37
 800655e:	d9ef      	bls.n	8006540 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006560:	480d      	ldr	r0, [pc, #52]	; (8006598 <prvInitialiseTaskLists+0x64>)
 8006562:	f7fe f953 	bl	800480c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006566:	480d      	ldr	r0, [pc, #52]	; (800659c <prvInitialiseTaskLists+0x68>)
 8006568:	f7fe f950 	bl	800480c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800656c:	480c      	ldr	r0, [pc, #48]	; (80065a0 <prvInitialiseTaskLists+0x6c>)
 800656e:	f7fe f94d 	bl	800480c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006572:	480c      	ldr	r0, [pc, #48]	; (80065a4 <prvInitialiseTaskLists+0x70>)
 8006574:	f7fe f94a 	bl	800480c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006578:	480b      	ldr	r0, [pc, #44]	; (80065a8 <prvInitialiseTaskLists+0x74>)
 800657a:	f7fe f947 	bl	800480c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800657e:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <prvInitialiseTaskLists+0x78>)
 8006580:	4a05      	ldr	r2, [pc, #20]	; (8006598 <prvInitialiseTaskLists+0x64>)
 8006582:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006584:	4b0a      	ldr	r3, [pc, #40]	; (80065b0 <prvInitialiseTaskLists+0x7c>)
 8006586:	4a05      	ldr	r2, [pc, #20]	; (800659c <prvInitialiseTaskLists+0x68>)
 8006588:	601a      	str	r2, [r3, #0]
}
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	20000978 	.word	0x20000978
 8006598:	20000dd8 	.word	0x20000dd8
 800659c:	20000dec 	.word	0x20000dec
 80065a0:	20000e08 	.word	0x20000e08
 80065a4:	20000e1c 	.word	0x20000e1c
 80065a8:	20000e34 	.word	0x20000e34
 80065ac:	20000e00 	.word	0x20000e00
 80065b0:	20000e04 	.word	0x20000e04

080065b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065ba:	e019      	b.n	80065f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065bc:	f000 ffba 	bl	8007534 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065c0:	4b10      	ldr	r3, [pc, #64]	; (8006604 <prvCheckTasksWaitingTermination+0x50>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3304      	adds	r3, #4
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fe f9a7 	bl	8004920 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065d2:	4b0d      	ldr	r3, [pc, #52]	; (8006608 <prvCheckTasksWaitingTermination+0x54>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	4a0b      	ldr	r2, [pc, #44]	; (8006608 <prvCheckTasksWaitingTermination+0x54>)
 80065da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065dc:	4b0b      	ldr	r3, [pc, #44]	; (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	4a0a      	ldr	r2, [pc, #40]	; (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065e6:	f000 ffd5 	bl	8007594 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 f810 	bl	8006610 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1e1      	bne.n	80065bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	20000e1c 	.word	0x20000e1c
 8006608:	20000e48 	.word	0x20000e48
 800660c:	20000e30 	.word	0x20000e30

08006610 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	3354      	adds	r3, #84	; 0x54
 800661c:	4618      	mov	r0, r3
 800661e:	f001 fbc5 	bl	8007dac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006628:	2b00      	cmp	r3, #0
 800662a:	d108      	bne.n	800663e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006630:	4618      	mov	r0, r3
 8006632:	f001 f96d 	bl	8007910 <vPortFree>
				vPortFree( pxTCB );
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f001 f96a 	bl	8007910 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800663c:	e018      	b.n	8006670 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006644:	2b01      	cmp	r3, #1
 8006646:	d103      	bne.n	8006650 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f001 f961 	bl	8007910 <vPortFree>
	}
 800664e:	e00f      	b.n	8006670 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006656:	2b02      	cmp	r3, #2
 8006658:	d00a      	beq.n	8006670 <prvDeleteTCB+0x60>
	__asm volatile
 800665a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	60fb      	str	r3, [r7, #12]
}
 800666c:	bf00      	nop
 800666e:	e7fe      	b.n	800666e <prvDeleteTCB+0x5e>
	}
 8006670:	bf00      	nop
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800667e:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <prvResetNextTaskUnblockTime+0x38>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d104      	bne.n	8006692 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006688:	4b0a      	ldr	r3, [pc, #40]	; (80066b4 <prvResetNextTaskUnblockTime+0x3c>)
 800668a:	f04f 32ff 	mov.w	r2, #4294967295
 800668e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006690:	e008      	b.n	80066a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006692:	4b07      	ldr	r3, [pc, #28]	; (80066b0 <prvResetNextTaskUnblockTime+0x38>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4a04      	ldr	r2, [pc, #16]	; (80066b4 <prvResetNextTaskUnblockTime+0x3c>)
 80066a2:	6013      	str	r3, [r2, #0]
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	20000e00 	.word	0x20000e00
 80066b4:	20000e68 	.word	0x20000e68

080066b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066be:	4b0b      	ldr	r3, [pc, #44]	; (80066ec <xTaskGetSchedulerState+0x34>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d102      	bne.n	80066cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066c6:	2301      	movs	r3, #1
 80066c8:	607b      	str	r3, [r7, #4]
 80066ca:	e008      	b.n	80066de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066cc:	4b08      	ldr	r3, [pc, #32]	; (80066f0 <xTaskGetSchedulerState+0x38>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d102      	bne.n	80066da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066d4:	2302      	movs	r3, #2
 80066d6:	607b      	str	r3, [r7, #4]
 80066d8:	e001      	b.n	80066de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066da:	2300      	movs	r3, #0
 80066dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066de:	687b      	ldr	r3, [r7, #4]
	}
 80066e0:	4618      	mov	r0, r3
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	20000e54 	.word	0x20000e54
 80066f0:	20000e70 	.word	0x20000e70

080066f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006700:	2300      	movs	r3, #0
 8006702:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d051      	beq.n	80067ae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800670e:	4b2a      	ldr	r3, [pc, #168]	; (80067b8 <xTaskPriorityInherit+0xc4>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006714:	429a      	cmp	r2, r3
 8006716:	d241      	bcs.n	800679c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	2b00      	cmp	r3, #0
 800671e:	db06      	blt.n	800672e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006720:	4b25      	ldr	r3, [pc, #148]	; (80067b8 <xTaskPriorityInherit+0xc4>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006726:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	6959      	ldr	r1, [r3, #20]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4a1f      	ldr	r2, [pc, #124]	; (80067bc <xTaskPriorityInherit+0xc8>)
 8006740:	4413      	add	r3, r2
 8006742:	4299      	cmp	r1, r3
 8006744:	d122      	bne.n	800678c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	3304      	adds	r3, #4
 800674a:	4618      	mov	r0, r3
 800674c:	f7fe f8e8 	bl	8004920 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006750:	4b19      	ldr	r3, [pc, #100]	; (80067b8 <xTaskPriorityInherit+0xc4>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800675e:	4b18      	ldr	r3, [pc, #96]	; (80067c0 <xTaskPriorityInherit+0xcc>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d903      	bls.n	800676e <xTaskPriorityInherit+0x7a>
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800676a:	4a15      	ldr	r2, [pc, #84]	; (80067c0 <xTaskPriorityInherit+0xcc>)
 800676c:	6013      	str	r3, [r2, #0]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4a10      	ldr	r2, [pc, #64]	; (80067bc <xTaskPriorityInherit+0xc8>)
 800677c:	441a      	add	r2, r3
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	3304      	adds	r3, #4
 8006782:	4619      	mov	r1, r3
 8006784:	4610      	mov	r0, r2
 8006786:	f7fe f86e 	bl	8004866 <vListInsertEnd>
 800678a:	e004      	b.n	8006796 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800678c:	4b0a      	ldr	r3, [pc, #40]	; (80067b8 <xTaskPriorityInherit+0xc4>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006796:	2301      	movs	r3, #1
 8006798:	60fb      	str	r3, [r7, #12]
 800679a:	e008      	b.n	80067ae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067a0:	4b05      	ldr	r3, [pc, #20]	; (80067b8 <xTaskPriorityInherit+0xc4>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d201      	bcs.n	80067ae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80067aa:	2301      	movs	r3, #1
 80067ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067ae:	68fb      	ldr	r3, [r7, #12]
	}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	20000974 	.word	0x20000974
 80067bc:	20000978 	.word	0x20000978
 80067c0:	20000e50 	.word	0x20000e50

080067c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80067d0:	2300      	movs	r3, #0
 80067d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d056      	beq.n	8006888 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80067da:	4b2e      	ldr	r3, [pc, #184]	; (8006894 <xTaskPriorityDisinherit+0xd0>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d00a      	beq.n	80067fa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	60fb      	str	r3, [r7, #12]
}
 80067f6:	bf00      	nop
 80067f8:	e7fe      	b.n	80067f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10a      	bne.n	8006818 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	60bb      	str	r3, [r7, #8]
}
 8006814:	bf00      	nop
 8006816:	e7fe      	b.n	8006816 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800681c:	1e5a      	subs	r2, r3, #1
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800682a:	429a      	cmp	r2, r3
 800682c:	d02c      	beq.n	8006888 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006832:	2b00      	cmp	r3, #0
 8006834:	d128      	bne.n	8006888 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	3304      	adds	r3, #4
 800683a:	4618      	mov	r0, r3
 800683c:	f7fe f870 	bl	8004920 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800684c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006858:	4b0f      	ldr	r3, [pc, #60]	; (8006898 <xTaskPriorityDisinherit+0xd4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d903      	bls.n	8006868 <xTaskPriorityDisinherit+0xa4>
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006864:	4a0c      	ldr	r2, [pc, #48]	; (8006898 <xTaskPriorityDisinherit+0xd4>)
 8006866:	6013      	str	r3, [r2, #0]
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4a09      	ldr	r2, [pc, #36]	; (800689c <xTaskPriorityDisinherit+0xd8>)
 8006876:	441a      	add	r2, r3
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	3304      	adds	r3, #4
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f7fd fff1 	bl	8004866 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006884:	2301      	movs	r3, #1
 8006886:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006888:	697b      	ldr	r3, [r7, #20]
	}
 800688a:	4618      	mov	r0, r3
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	20000974 	.word	0x20000974
 8006898:	20000e50 	.word	0x20000e50
 800689c:	20000978 	.word	0x20000978

080068a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80068ae:	2301      	movs	r3, #1
 80068b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d06a      	beq.n	800698e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10a      	bne.n	80068d6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c4:	f383 8811 	msr	BASEPRI, r3
 80068c8:	f3bf 8f6f 	isb	sy
 80068cc:	f3bf 8f4f 	dsb	sy
 80068d0:	60fb      	str	r3, [r7, #12]
}
 80068d2:	bf00      	nop
 80068d4:	e7fe      	b.n	80068d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d902      	bls.n	80068e6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	61fb      	str	r3, [r7, #28]
 80068e4:	e002      	b.n	80068ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068ea:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d04b      	beq.n	800698e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d146      	bne.n	800698e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006900:	4b25      	ldr	r3, [pc, #148]	; (8006998 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	429a      	cmp	r2, r3
 8006908:	d10a      	bne.n	8006920 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	60bb      	str	r3, [r7, #8]
}
 800691c:	bf00      	nop
 800691e:	e7fe      	b.n	800691e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	2b00      	cmp	r3, #0
 8006932:	db04      	blt.n	800693e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	6959      	ldr	r1, [r3, #20]
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4613      	mov	r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	4413      	add	r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4a13      	ldr	r2, [pc, #76]	; (800699c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800694e:	4413      	add	r3, r2
 8006950:	4299      	cmp	r1, r3
 8006952:	d11c      	bne.n	800698e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	3304      	adds	r3, #4
 8006958:	4618      	mov	r0, r3
 800695a:	f7fd ffe1 	bl	8004920 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006962:	4b0f      	ldr	r3, [pc, #60]	; (80069a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	429a      	cmp	r2, r3
 8006968:	d903      	bls.n	8006972 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696e:	4a0c      	ldr	r2, [pc, #48]	; (80069a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006970:	6013      	str	r3, [r2, #0]
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006976:	4613      	mov	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4a07      	ldr	r2, [pc, #28]	; (800699c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006980:	441a      	add	r2, r3
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	3304      	adds	r3, #4
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f7fd ff6c 	bl	8004866 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800698e:	bf00      	nop
 8006990:	3720      	adds	r7, #32
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	20000974 	.word	0x20000974
 800699c:	20000978 	.word	0x20000978
 80069a0:	20000e50 	.word	0x20000e50

080069a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80069a8:	4b07      	ldr	r3, [pc, #28]	; (80069c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d004      	beq.n	80069ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80069b0:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069b6:	3201      	adds	r2, #1
 80069b8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80069ba:	4b03      	ldr	r3, [pc, #12]	; (80069c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80069bc:	681b      	ldr	r3, [r3, #0]
	}
 80069be:	4618      	mov	r0, r3
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	20000974 	.word	0x20000974

080069cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80069d6:	4b21      	ldr	r3, [pc, #132]	; (8006a5c <prvAddCurrentTaskToDelayedList+0x90>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069dc:	4b20      	ldr	r3, [pc, #128]	; (8006a60 <prvAddCurrentTaskToDelayedList+0x94>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3304      	adds	r3, #4
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7fd ff9c 	bl	8004920 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ee:	d10a      	bne.n	8006a06 <prvAddCurrentTaskToDelayedList+0x3a>
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d007      	beq.n	8006a06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069f6:	4b1a      	ldr	r3, [pc, #104]	; (8006a60 <prvAddCurrentTaskToDelayedList+0x94>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3304      	adds	r3, #4
 80069fc:	4619      	mov	r1, r3
 80069fe:	4819      	ldr	r0, [pc, #100]	; (8006a64 <prvAddCurrentTaskToDelayedList+0x98>)
 8006a00:	f7fd ff31 	bl	8004866 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006a04:	e026      	b.n	8006a54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a0e:	4b14      	ldr	r3, [pc, #80]	; (8006a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68ba      	ldr	r2, [r7, #8]
 8006a14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d209      	bcs.n	8006a32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a1e:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	4b0f      	ldr	r3, [pc, #60]	; (8006a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	3304      	adds	r3, #4
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	f7fd ff3f 	bl	80048ae <vListInsert>
}
 8006a30:	e010      	b.n	8006a54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a32:	4b0e      	ldr	r3, [pc, #56]	; (8006a6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	4b0a      	ldr	r3, [pc, #40]	; (8006a60 <prvAddCurrentTaskToDelayedList+0x94>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	f7fd ff35 	bl	80048ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006a44:	4b0a      	ldr	r3, [pc, #40]	; (8006a70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d202      	bcs.n	8006a54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006a4e:	4a08      	ldr	r2, [pc, #32]	; (8006a70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	6013      	str	r3, [r2, #0]
}
 8006a54:	bf00      	nop
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20000e4c 	.word	0x20000e4c
 8006a60:	20000974 	.word	0x20000974
 8006a64:	20000e34 	.word	0x20000e34
 8006a68:	20000e04 	.word	0x20000e04
 8006a6c:	20000e00 	.word	0x20000e00
 8006a70:	20000e68 	.word	0x20000e68

08006a74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b08a      	sub	sp, #40	; 0x28
 8006a78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006a7e:	f000 fba1 	bl	80071c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006a82:	4b1c      	ldr	r3, [pc, #112]	; (8006af4 <xTimerCreateTimerTask+0x80>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d021      	beq.n	8006ace <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006a92:	1d3a      	adds	r2, r7, #4
 8006a94:	f107 0108 	add.w	r1, r7, #8
 8006a98:	f107 030c 	add.w	r3, r7, #12
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7fd fe9b 	bl	80047d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006aa2:	6879      	ldr	r1, [r7, #4]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	9202      	str	r2, [sp, #8]
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	2302      	movs	r3, #2
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	460a      	mov	r2, r1
 8006ab4:	4910      	ldr	r1, [pc, #64]	; (8006af8 <xTimerCreateTimerTask+0x84>)
 8006ab6:	4811      	ldr	r0, [pc, #68]	; (8006afc <xTimerCreateTimerTask+0x88>)
 8006ab8:	f7fe ffb6 	bl	8005a28 <xTaskCreateStatic>
 8006abc:	4603      	mov	r3, r0
 8006abe:	4a10      	ldr	r2, [pc, #64]	; (8006b00 <xTimerCreateTimerTask+0x8c>)
 8006ac0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006ac2:	4b0f      	ldr	r3, [pc, #60]	; (8006b00 <xTimerCreateTimerTask+0x8c>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006aca:	2301      	movs	r3, #1
 8006acc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d10a      	bne.n	8006aea <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad8:	f383 8811 	msr	BASEPRI, r3
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	613b      	str	r3, [r7, #16]
}
 8006ae6:	bf00      	nop
 8006ae8:	e7fe      	b.n	8006ae8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006aea:	697b      	ldr	r3, [r7, #20]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3718      	adds	r7, #24
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	20000ea4 	.word	0x20000ea4
 8006af8:	08008b60 	.word	0x08008b60
 8006afc:	08006d6d 	.word	0x08006d6d
 8006b00:	20000ea8 	.word	0x20000ea8

08006b04 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b088      	sub	sp, #32
 8006b08:	af02      	add	r7, sp, #8
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
 8006b10:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006b12:	202c      	movs	r0, #44	; 0x2c
 8006b14:	f000 fe30 	bl	8007778 <pvPortMalloc>
 8006b18:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00d      	beq.n	8006b3c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	68b9      	ldr	r1, [r7, #8]
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 f843 	bl	8006bc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006b3c:	697b      	ldr	r3, [r7, #20]
	}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b08a      	sub	sp, #40	; 0x28
 8006b4a:	af02      	add	r7, sp, #8
 8006b4c:	60f8      	str	r0, [r7, #12]
 8006b4e:	60b9      	str	r1, [r7, #8]
 8006b50:	607a      	str	r2, [r7, #4]
 8006b52:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006b54:	232c      	movs	r3, #44	; 0x2c
 8006b56:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	2b2c      	cmp	r3, #44	; 0x2c
 8006b5c:	d00a      	beq.n	8006b74 <xTimerCreateStatic+0x2e>
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	61bb      	str	r3, [r7, #24]
}
 8006b70:	bf00      	nop
 8006b72:	e7fe      	b.n	8006b72 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006b74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8006b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <xTimerCreateStatic+0x4c>
	__asm volatile
 8006b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b80:	f383 8811 	msr	BASEPRI, r3
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	617b      	str	r3, [r7, #20]
}
 8006b8e:	bf00      	nop
 8006b90:	e7fe      	b.n	8006b90 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8006b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b94:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00d      	beq.n	8006bb8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	68b9      	ldr	r1, [r7, #8]
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f000 f805 	bl	8006bc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006bb8:	69fb      	ldr	r3, [r7, #28]
	}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3720      	adds	r7, #32
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b086      	sub	sp, #24
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	607a      	str	r2, [r7, #4]
 8006bce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10a      	bne.n	8006bec <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8006bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bda:	f383 8811 	msr	BASEPRI, r3
 8006bde:	f3bf 8f6f 	isb	sy
 8006be2:	f3bf 8f4f 	dsb	sy
 8006be6:	617b      	str	r3, [r7, #20]
}
 8006be8:	bf00      	nop
 8006bea:	e7fe      	b.n	8006bea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d01e      	beq.n	8006c30 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006bf2:	f000 fae7 	bl	80071c4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0a:	6a3a      	ldr	r2, [r7, #32]
 8006c0c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	3304      	adds	r3, #4
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fd fe1a 	bl	800484c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d008      	beq.n	8006c30 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c24:	f043 0304 	orr.w	r3, r3, #4
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006c30:	bf00      	nop
 8006c32:	3718      	adds	r7, #24
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b08a      	sub	sp, #40	; 0x28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
 8006c44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10a      	bne.n	8006c66 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c54:	f383 8811 	msr	BASEPRI, r3
 8006c58:	f3bf 8f6f 	isb	sy
 8006c5c:	f3bf 8f4f 	dsb	sy
 8006c60:	623b      	str	r3, [r7, #32]
}
 8006c62:	bf00      	nop
 8006c64:	e7fe      	b.n	8006c64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c66:	4b1a      	ldr	r3, [pc, #104]	; (8006cd0 <xTimerGenericCommand+0x98>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d02a      	beq.n	8006cc4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	2b05      	cmp	r3, #5
 8006c7e:	dc18      	bgt.n	8006cb2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c80:	f7ff fd1a 	bl	80066b8 <xTaskGetSchedulerState>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d109      	bne.n	8006c9e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c8a:	4b11      	ldr	r3, [pc, #68]	; (8006cd0 <xTimerGenericCommand+0x98>)
 8006c8c:	6818      	ldr	r0, [r3, #0]
 8006c8e:	f107 0110 	add.w	r1, r7, #16
 8006c92:	2300      	movs	r3, #0
 8006c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c96:	f7fe f861 	bl	8004d5c <xQueueGenericSend>
 8006c9a:	6278      	str	r0, [r7, #36]	; 0x24
 8006c9c:	e012      	b.n	8006cc4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006c9e:	4b0c      	ldr	r3, [pc, #48]	; (8006cd0 <xTimerGenericCommand+0x98>)
 8006ca0:	6818      	ldr	r0, [r3, #0]
 8006ca2:	f107 0110 	add.w	r1, r7, #16
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f7fe f857 	bl	8004d5c <xQueueGenericSend>
 8006cae:	6278      	str	r0, [r7, #36]	; 0x24
 8006cb0:	e008      	b.n	8006cc4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006cb2:	4b07      	ldr	r3, [pc, #28]	; (8006cd0 <xTimerGenericCommand+0x98>)
 8006cb4:	6818      	ldr	r0, [r3, #0]
 8006cb6:	f107 0110 	add.w	r1, r7, #16
 8006cba:	2300      	movs	r3, #0
 8006cbc:	683a      	ldr	r2, [r7, #0]
 8006cbe:	f7fe f94b 	bl	8004f58 <xQueueGenericSendFromISR>
 8006cc2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3728      	adds	r7, #40	; 0x28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	20000ea4 	.word	0x20000ea4

08006cd4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b088      	sub	sp, #32
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cde:	4b22      	ldr	r3, [pc, #136]	; (8006d68 <prvProcessExpiredTimer+0x94>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	3304      	adds	r3, #4
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fd fe17 	bl	8004920 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d022      	beq.n	8006d46 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	699a      	ldr	r2, [r3, #24]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	18d1      	adds	r1, r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	683a      	ldr	r2, [r7, #0]
 8006d0c:	6978      	ldr	r0, [r7, #20]
 8006d0e:	f000 f8d1 	bl	8006eb4 <prvInsertTimerInActiveList>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d01f      	beq.n	8006d58 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d18:	2300      	movs	r3, #0
 8006d1a:	9300      	str	r3, [sp, #0]
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	2100      	movs	r1, #0
 8006d22:	6978      	ldr	r0, [r7, #20]
 8006d24:	f7ff ff88 	bl	8006c38 <xTimerGenericCommand>
 8006d28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d113      	bne.n	8006d58 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	60fb      	str	r3, [r7, #12]
}
 8006d42:	bf00      	nop
 8006d44:	e7fe      	b.n	8006d44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d4c:	f023 0301 	bic.w	r3, r3, #1
 8006d50:	b2da      	uxtb	r2, r3
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	6a1b      	ldr	r3, [r3, #32]
 8006d5c:	6978      	ldr	r0, [r7, #20]
 8006d5e:	4798      	blx	r3
}
 8006d60:	bf00      	nop
 8006d62:	3718      	adds	r7, #24
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	20000e9c 	.word	0x20000e9c

08006d6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d74:	f107 0308 	add.w	r3, r7, #8
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f000 f857 	bl	8006e2c <prvGetNextExpireTime>
 8006d7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	4619      	mov	r1, r3
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 f803 	bl	8006d90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d8a:	f000 f8d5 	bl	8006f38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d8e:	e7f1      	b.n	8006d74 <prvTimerTask+0x8>

08006d90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006d9a:	f7ff f8a1 	bl	8005ee0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d9e:	f107 0308 	add.w	r3, r7, #8
 8006da2:	4618      	mov	r0, r3
 8006da4:	f000 f866 	bl	8006e74 <prvSampleTimeNow>
 8006da8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d130      	bne.n	8006e12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <prvProcessTimerOrBlockTask+0x3c>
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d806      	bhi.n	8006dcc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006dbe:	f7ff f89d 	bl	8005efc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006dc2:	68f9      	ldr	r1, [r7, #12]
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff ff85 	bl	8006cd4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006dca:	e024      	b.n	8006e16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d008      	beq.n	8006de4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006dd2:	4b13      	ldr	r3, [pc, #76]	; (8006e20 <prvProcessTimerOrBlockTask+0x90>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d101      	bne.n	8006de0 <prvProcessTimerOrBlockTask+0x50>
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e000      	b.n	8006de2 <prvProcessTimerOrBlockTask+0x52>
 8006de0:	2300      	movs	r3, #0
 8006de2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006de4:	4b0f      	ldr	r3, [pc, #60]	; (8006e24 <prvProcessTimerOrBlockTask+0x94>)
 8006de6:	6818      	ldr	r0, [r3, #0]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	1ad3      	subs	r3, r2, r3
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	4619      	mov	r1, r3
 8006df2:	f7fe fde5 	bl	80059c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006df6:	f7ff f881 	bl	8005efc <xTaskResumeAll>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10a      	bne.n	8006e16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e00:	4b09      	ldr	r3, [pc, #36]	; (8006e28 <prvProcessTimerOrBlockTask+0x98>)
 8006e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	f3bf 8f4f 	dsb	sy
 8006e0c:	f3bf 8f6f 	isb	sy
}
 8006e10:	e001      	b.n	8006e16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e12:	f7ff f873 	bl	8005efc <xTaskResumeAll>
}
 8006e16:	bf00      	nop
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	20000ea0 	.word	0x20000ea0
 8006e24:	20000ea4 	.word	0x20000ea4
 8006e28:	e000ed04 	.word	0xe000ed04

08006e2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e34:	4b0e      	ldr	r3, [pc, #56]	; (8006e70 <prvGetNextExpireTime+0x44>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <prvGetNextExpireTime+0x16>
 8006e3e:	2201      	movs	r2, #1
 8006e40:	e000      	b.n	8006e44 <prvGetNextExpireTime+0x18>
 8006e42:	2200      	movs	r2, #0
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d105      	bne.n	8006e5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e50:	4b07      	ldr	r3, [pc, #28]	; (8006e70 <prvGetNextExpireTime+0x44>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	e001      	b.n	8006e60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e60:	68fb      	ldr	r3, [r7, #12]
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3714      	adds	r7, #20
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	20000e9c 	.word	0x20000e9c

08006e74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e7c:	f7ff f8dc 	bl	8006038 <xTaskGetTickCount>
 8006e80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e82:	4b0b      	ldr	r3, [pc, #44]	; (8006eb0 <prvSampleTimeNow+0x3c>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d205      	bcs.n	8006e98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006e8c:	f000 f936 	bl	80070fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	601a      	str	r2, [r3, #0]
 8006e96:	e002      	b.n	8006e9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006e9e:	4a04      	ldr	r2, [pc, #16]	; (8006eb0 <prvSampleTimeNow+0x3c>)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	20000eac 	.word	0x20000eac

08006eb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
 8006ec0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d812      	bhi.n	8006f00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	1ad2      	subs	r2, r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d302      	bcc.n	8006eee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	617b      	str	r3, [r7, #20]
 8006eec:	e01b      	b.n	8006f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006eee:	4b10      	ldr	r3, [pc, #64]	; (8006f30 <prvInsertTimerInActiveList+0x7c>)
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4610      	mov	r0, r2
 8006efa:	f7fd fcd8 	bl	80048ae <vListInsert>
 8006efe:	e012      	b.n	8006f26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d206      	bcs.n	8006f16 <prvInsertTimerInActiveList+0x62>
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d302      	bcc.n	8006f16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f10:	2301      	movs	r3, #1
 8006f12:	617b      	str	r3, [r7, #20]
 8006f14:	e007      	b.n	8006f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f16:	4b07      	ldr	r3, [pc, #28]	; (8006f34 <prvInsertTimerInActiveList+0x80>)
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	4619      	mov	r1, r3
 8006f20:	4610      	mov	r0, r2
 8006f22:	f7fd fcc4 	bl	80048ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f26:	697b      	ldr	r3, [r7, #20]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	20000ea0 	.word	0x20000ea0
 8006f34:	20000e9c 	.word	0x20000e9c

08006f38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b08e      	sub	sp, #56	; 0x38
 8006f3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f3e:	e0ca      	b.n	80070d6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	da18      	bge.n	8006f78 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f46:	1d3b      	adds	r3, r7, #4
 8006f48:	3304      	adds	r3, #4
 8006f4a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10a      	bne.n	8006f68 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	61fb      	str	r3, [r7, #28]
}
 8006f64:	bf00      	nop
 8006f66:	e7fe      	b.n	8006f66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f6e:	6850      	ldr	r0, [r2, #4]
 8006f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f72:	6892      	ldr	r2, [r2, #8]
 8006f74:	4611      	mov	r1, r2
 8006f76:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f2c0 80ab 	blt.w	80070d6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f86:	695b      	ldr	r3, [r3, #20]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d004      	beq.n	8006f96 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f8e:	3304      	adds	r3, #4
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fd fcc5 	bl	8004920 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f96:	463b      	mov	r3, r7
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff ff6b 	bl	8006e74 <prvSampleTimeNow>
 8006f9e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b09      	cmp	r3, #9
 8006fa4:	f200 8096 	bhi.w	80070d4 <prvProcessReceivedCommands+0x19c>
 8006fa8:	a201      	add	r2, pc, #4	; (adr r2, 8006fb0 <prvProcessReceivedCommands+0x78>)
 8006faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fae:	bf00      	nop
 8006fb0:	08006fd9 	.word	0x08006fd9
 8006fb4:	08006fd9 	.word	0x08006fd9
 8006fb8:	08006fd9 	.word	0x08006fd9
 8006fbc:	0800704d 	.word	0x0800704d
 8006fc0:	08007061 	.word	0x08007061
 8006fc4:	080070ab 	.word	0x080070ab
 8006fc8:	08006fd9 	.word	0x08006fd9
 8006fcc:	08006fd9 	.word	0x08006fd9
 8006fd0:	0800704d 	.word	0x0800704d
 8006fd4:	08007061 	.word	0x08007061
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006fde:	f043 0301 	orr.w	r3, r3, #1
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	18d1      	adds	r1, r2, r3
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ff8:	f7ff ff5c 	bl	8006eb4 <prvInsertTimerInActiveList>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d069      	beq.n	80070d6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007008:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800700a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007010:	f003 0304 	and.w	r3, r3, #4
 8007014:	2b00      	cmp	r3, #0
 8007016:	d05e      	beq.n	80070d6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	441a      	add	r2, r3
 8007020:	2300      	movs	r3, #0
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	2300      	movs	r3, #0
 8007026:	2100      	movs	r1, #0
 8007028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800702a:	f7ff fe05 	bl	8006c38 <xTimerGenericCommand>
 800702e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007030:	6a3b      	ldr	r3, [r7, #32]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d14f      	bne.n	80070d6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	61bb      	str	r3, [r7, #24]
}
 8007048:	bf00      	nop
 800704a:	e7fe      	b.n	800704a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800704c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007052:	f023 0301 	bic.w	r3, r3, #1
 8007056:	b2da      	uxtb	r2, r3
 8007058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800705e:	e03a      	b.n	80070d6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007062:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007066:	f043 0301 	orr.w	r3, r3, #1
 800706a:	b2da      	uxtb	r2, r3
 800706c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007076:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d10a      	bne.n	8007096 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007084:	f383 8811 	msr	BASEPRI, r3
 8007088:	f3bf 8f6f 	isb	sy
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	617b      	str	r3, [r7, #20]
}
 8007092:	bf00      	nop
 8007094:	e7fe      	b.n	8007094 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007098:	699a      	ldr	r2, [r3, #24]
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	18d1      	adds	r1, r2, r3
 800709e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070a4:	f7ff ff06 	bl	8006eb4 <prvInsertTimerInActiveList>
					break;
 80070a8:	e015      	b.n	80070d6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80070aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d103      	bne.n	80070c0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80070b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070ba:	f000 fc29 	bl	8007910 <vPortFree>
 80070be:	e00a      	b.n	80070d6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070c6:	f023 0301 	bic.w	r3, r3, #1
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80070d2:	e000      	b.n	80070d6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80070d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070d6:	4b08      	ldr	r3, [pc, #32]	; (80070f8 <prvProcessReceivedCommands+0x1c0>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	1d39      	adds	r1, r7, #4
 80070dc:	2200      	movs	r2, #0
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fe f862 	bl	80051a8 <xQueueReceive>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f47f af2a 	bne.w	8006f40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
 80070f0:	3730      	adds	r7, #48	; 0x30
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20000ea4 	.word	0x20000ea4

080070fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b088      	sub	sp, #32
 8007100:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007102:	e048      	b.n	8007196 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007104:	4b2d      	ldr	r3, [pc, #180]	; (80071bc <prvSwitchTimerLists+0xc0>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800710e:	4b2b      	ldr	r3, [pc, #172]	; (80071bc <prvSwitchTimerLists+0xc0>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	3304      	adds	r3, #4
 800711c:	4618      	mov	r0, r3
 800711e:	f7fd fbff 	bl	8004920 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007130:	f003 0304 	and.w	r3, r3, #4
 8007134:	2b00      	cmp	r3, #0
 8007136:	d02e      	beq.n	8007196 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	4413      	add	r3, r2
 8007140:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	429a      	cmp	r2, r3
 8007148:	d90e      	bls.n	8007168 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007156:	4b19      	ldr	r3, [pc, #100]	; (80071bc <prvSwitchTimerLists+0xc0>)
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	3304      	adds	r3, #4
 800715e:	4619      	mov	r1, r3
 8007160:	4610      	mov	r0, r2
 8007162:	f7fd fba4 	bl	80048ae <vListInsert>
 8007166:	e016      	b.n	8007196 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007168:	2300      	movs	r3, #0
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	2300      	movs	r3, #0
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	2100      	movs	r1, #0
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f7ff fd60 	bl	8006c38 <xTimerGenericCommand>
 8007178:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10a      	bne.n	8007196 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	603b      	str	r3, [r7, #0]
}
 8007192:	bf00      	nop
 8007194:	e7fe      	b.n	8007194 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007196:	4b09      	ldr	r3, [pc, #36]	; (80071bc <prvSwitchTimerLists+0xc0>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1b1      	bne.n	8007104 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80071a0:	4b06      	ldr	r3, [pc, #24]	; (80071bc <prvSwitchTimerLists+0xc0>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80071a6:	4b06      	ldr	r3, [pc, #24]	; (80071c0 <prvSwitchTimerLists+0xc4>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a04      	ldr	r2, [pc, #16]	; (80071bc <prvSwitchTimerLists+0xc0>)
 80071ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80071ae:	4a04      	ldr	r2, [pc, #16]	; (80071c0 <prvSwitchTimerLists+0xc4>)
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	6013      	str	r3, [r2, #0]
}
 80071b4:	bf00      	nop
 80071b6:	3718      	adds	r7, #24
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}
 80071bc:	20000e9c 	.word	0x20000e9c
 80071c0:	20000ea0 	.word	0x20000ea0

080071c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80071ca:	f000 f9b3 	bl	8007534 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80071ce:	4b15      	ldr	r3, [pc, #84]	; (8007224 <prvCheckForValidListAndQueue+0x60>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d120      	bne.n	8007218 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80071d6:	4814      	ldr	r0, [pc, #80]	; (8007228 <prvCheckForValidListAndQueue+0x64>)
 80071d8:	f7fd fb18 	bl	800480c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071dc:	4813      	ldr	r0, [pc, #76]	; (800722c <prvCheckForValidListAndQueue+0x68>)
 80071de:	f7fd fb15 	bl	800480c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80071e2:	4b13      	ldr	r3, [pc, #76]	; (8007230 <prvCheckForValidListAndQueue+0x6c>)
 80071e4:	4a10      	ldr	r2, [pc, #64]	; (8007228 <prvCheckForValidListAndQueue+0x64>)
 80071e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80071e8:	4b12      	ldr	r3, [pc, #72]	; (8007234 <prvCheckForValidListAndQueue+0x70>)
 80071ea:	4a10      	ldr	r2, [pc, #64]	; (800722c <prvCheckForValidListAndQueue+0x68>)
 80071ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071ee:	2300      	movs	r3, #0
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	4b11      	ldr	r3, [pc, #68]	; (8007238 <prvCheckForValidListAndQueue+0x74>)
 80071f4:	4a11      	ldr	r2, [pc, #68]	; (800723c <prvCheckForValidListAndQueue+0x78>)
 80071f6:	2110      	movs	r1, #16
 80071f8:	200a      	movs	r0, #10
 80071fa:	f7fd fc23 	bl	8004a44 <xQueueGenericCreateStatic>
 80071fe:	4603      	mov	r3, r0
 8007200:	4a08      	ldr	r2, [pc, #32]	; (8007224 <prvCheckForValidListAndQueue+0x60>)
 8007202:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007204:	4b07      	ldr	r3, [pc, #28]	; (8007224 <prvCheckForValidListAndQueue+0x60>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d005      	beq.n	8007218 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800720c:	4b05      	ldr	r3, [pc, #20]	; (8007224 <prvCheckForValidListAndQueue+0x60>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	490b      	ldr	r1, [pc, #44]	; (8007240 <prvCheckForValidListAndQueue+0x7c>)
 8007212:	4618      	mov	r0, r3
 8007214:	f7fe fb80 	bl	8005918 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007218:	f000 f9bc 	bl	8007594 <vPortExitCritical>
}
 800721c:	bf00      	nop
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000ea4 	.word	0x20000ea4
 8007228:	20000e74 	.word	0x20000e74
 800722c:	20000e88 	.word	0x20000e88
 8007230:	20000e9c 	.word	0x20000e9c
 8007234:	20000ea0 	.word	0x20000ea0
 8007238:	20000f50 	.word	0x20000f50
 800723c:	20000eb0 	.word	0x20000eb0
 8007240:	08008b68 	.word	0x08008b68

08007244 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10a      	bne.n	800726c <xTimerIsTimerActive+0x28>
	__asm volatile
 8007256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800725a:	f383 8811 	msr	BASEPRI, r3
 800725e:	f3bf 8f6f 	isb	sy
 8007262:	f3bf 8f4f 	dsb	sy
 8007266:	60fb      	str	r3, [r7, #12]
}
 8007268:	bf00      	nop
 800726a:	e7fe      	b.n	800726a <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800726c:	f000 f962 	bl	8007534 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b00      	cmp	r3, #0
 800727c:	d102      	bne.n	8007284 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800727e:	2300      	movs	r3, #0
 8007280:	617b      	str	r3, [r7, #20]
 8007282:	e001      	b.n	8007288 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 8007284:	2301      	movs	r3, #1
 8007286:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8007288:	f000 f984 	bl	8007594 <vPortExitCritical>

	return xReturn;
 800728c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800728e:	4618      	mov	r0, r3
 8007290:	3718      	adds	r7, #24
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b086      	sub	sp, #24
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10a      	bne.n	80072be <pvTimerGetTimerID+0x28>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	60fb      	str	r3, [r7, #12]
}
 80072ba:	bf00      	nop
 80072bc:	e7fe      	b.n	80072bc <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 80072be:	f000 f939 	bl	8007534 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	69db      	ldr	r3, [r3, #28]
 80072c6:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80072c8:	f000 f964 	bl	8007594 <vPortExitCritical>

	return pvReturn;
 80072cc:	693b      	ldr	r3, [r7, #16]
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3718      	adds	r7, #24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
	...

080072d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3b04      	subs	r3, #4
 80072e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80072f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	3b04      	subs	r3, #4
 80072f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f023 0201 	bic.w	r2, r3, #1
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	3b04      	subs	r3, #4
 8007306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007308:	4a0c      	ldr	r2, [pc, #48]	; (800733c <pxPortInitialiseStack+0x64>)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3b14      	subs	r3, #20
 8007312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	3b04      	subs	r3, #4
 800731e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f06f 0202 	mvn.w	r2, #2
 8007326:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	3b20      	subs	r3, #32
 800732c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800732e:	68fb      	ldr	r3, [r7, #12]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr
 800733c:	08007341 	.word	0x08007341

08007340 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007346:	2300      	movs	r3, #0
 8007348:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800734a:	4b12      	ldr	r3, [pc, #72]	; (8007394 <prvTaskExitError+0x54>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007352:	d00a      	beq.n	800736a <prvTaskExitError+0x2a>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	60fb      	str	r3, [r7, #12]
}
 8007366:	bf00      	nop
 8007368:	e7fe      	b.n	8007368 <prvTaskExitError+0x28>
	__asm volatile
 800736a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736e:	f383 8811 	msr	BASEPRI, r3
 8007372:	f3bf 8f6f 	isb	sy
 8007376:	f3bf 8f4f 	dsb	sy
 800737a:	60bb      	str	r3, [r7, #8]
}
 800737c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800737e:	bf00      	nop
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0fc      	beq.n	8007380 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007386:	bf00      	nop
 8007388:	bf00      	nop
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr
 8007394:	20000010 	.word	0x20000010
	...

080073a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073a0:	4b07      	ldr	r3, [pc, #28]	; (80073c0 <pxCurrentTCBConst2>)
 80073a2:	6819      	ldr	r1, [r3, #0]
 80073a4:	6808      	ldr	r0, [r1, #0]
 80073a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073aa:	f380 8809 	msr	PSP, r0
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f04f 0000 	mov.w	r0, #0
 80073b6:	f380 8811 	msr	BASEPRI, r0
 80073ba:	4770      	bx	lr
 80073bc:	f3af 8000 	nop.w

080073c0 <pxCurrentTCBConst2>:
 80073c0:	20000974 	.word	0x20000974
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop

080073c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073c8:	4808      	ldr	r0, [pc, #32]	; (80073ec <prvPortStartFirstTask+0x24>)
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	6800      	ldr	r0, [r0, #0]
 80073ce:	f380 8808 	msr	MSP, r0
 80073d2:	f04f 0000 	mov.w	r0, #0
 80073d6:	f380 8814 	msr	CONTROL, r0
 80073da:	b662      	cpsie	i
 80073dc:	b661      	cpsie	f
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	df00      	svc	0
 80073e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073ea:	bf00      	nop
 80073ec:	e000ed08 	.word	0xe000ed08

080073f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073f6:	4b46      	ldr	r3, [pc, #280]	; (8007510 <xPortStartScheduler+0x120>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a46      	ldr	r2, [pc, #280]	; (8007514 <xPortStartScheduler+0x124>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d10a      	bne.n	8007416 <xPortStartScheduler+0x26>
	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	613b      	str	r3, [r7, #16]
}
 8007412:	bf00      	nop
 8007414:	e7fe      	b.n	8007414 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007416:	4b3e      	ldr	r3, [pc, #248]	; (8007510 <xPortStartScheduler+0x120>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a3f      	ldr	r2, [pc, #252]	; (8007518 <xPortStartScheduler+0x128>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d10a      	bne.n	8007436 <xPortStartScheduler+0x46>
	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	60fb      	str	r3, [r7, #12]
}
 8007432:	bf00      	nop
 8007434:	e7fe      	b.n	8007434 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007436:	4b39      	ldr	r3, [pc, #228]	; (800751c <xPortStartScheduler+0x12c>)
 8007438:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	b2db      	uxtb	r3, r3
 8007440:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	22ff      	movs	r2, #255	; 0xff
 8007446:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007458:	b2da      	uxtb	r2, r3
 800745a:	4b31      	ldr	r3, [pc, #196]	; (8007520 <xPortStartScheduler+0x130>)
 800745c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800745e:	4b31      	ldr	r3, [pc, #196]	; (8007524 <xPortStartScheduler+0x134>)
 8007460:	2207      	movs	r2, #7
 8007462:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007464:	e009      	b.n	800747a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007466:	4b2f      	ldr	r3, [pc, #188]	; (8007524 <xPortStartScheduler+0x134>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3b01      	subs	r3, #1
 800746c:	4a2d      	ldr	r2, [pc, #180]	; (8007524 <xPortStartScheduler+0x134>)
 800746e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	b2db      	uxtb	r3, r3
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	b2db      	uxtb	r3, r3
 8007478:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800747a:	78fb      	ldrb	r3, [r7, #3]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007482:	2b80      	cmp	r3, #128	; 0x80
 8007484:	d0ef      	beq.n	8007466 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007486:	4b27      	ldr	r3, [pc, #156]	; (8007524 <xPortStartScheduler+0x134>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f1c3 0307 	rsb	r3, r3, #7
 800748e:	2b04      	cmp	r3, #4
 8007490:	d00a      	beq.n	80074a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	60bb      	str	r3, [r7, #8]
}
 80074a4:	bf00      	nop
 80074a6:	e7fe      	b.n	80074a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074a8:	4b1e      	ldr	r3, [pc, #120]	; (8007524 <xPortStartScheduler+0x134>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	021b      	lsls	r3, r3, #8
 80074ae:	4a1d      	ldr	r2, [pc, #116]	; (8007524 <xPortStartScheduler+0x134>)
 80074b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074b2:	4b1c      	ldr	r3, [pc, #112]	; (8007524 <xPortStartScheduler+0x134>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80074ba:	4a1a      	ldr	r2, [pc, #104]	; (8007524 <xPortStartScheduler+0x134>)
 80074bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074c6:	4b18      	ldr	r3, [pc, #96]	; (8007528 <xPortStartScheduler+0x138>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a17      	ldr	r2, [pc, #92]	; (8007528 <xPortStartScheduler+0x138>)
 80074cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074d2:	4b15      	ldr	r3, [pc, #84]	; (8007528 <xPortStartScheduler+0x138>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a14      	ldr	r2, [pc, #80]	; (8007528 <xPortStartScheduler+0x138>)
 80074d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80074dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074de:	f000 f8dd 	bl	800769c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074e2:	4b12      	ldr	r3, [pc, #72]	; (800752c <xPortStartScheduler+0x13c>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074e8:	f000 f8fc 	bl	80076e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074ec:	4b10      	ldr	r3, [pc, #64]	; (8007530 <xPortStartScheduler+0x140>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a0f      	ldr	r2, [pc, #60]	; (8007530 <xPortStartScheduler+0x140>)
 80074f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80074f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074f8:	f7ff ff66 	bl	80073c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074fc:	f7fe fe66 	bl	80061cc <vTaskSwitchContext>
	prvTaskExitError();
 8007500:	f7ff ff1e 	bl	8007340 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3718      	adds	r7, #24
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	e000ed00 	.word	0xe000ed00
 8007514:	410fc271 	.word	0x410fc271
 8007518:	410fc270 	.word	0x410fc270
 800751c:	e000e400 	.word	0xe000e400
 8007520:	20000fa0 	.word	0x20000fa0
 8007524:	20000fa4 	.word	0x20000fa4
 8007528:	e000ed20 	.word	0xe000ed20
 800752c:	20000010 	.word	0x20000010
 8007530:	e000ef34 	.word	0xe000ef34

08007534 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	607b      	str	r3, [r7, #4]
}
 800754c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800754e:	4b0f      	ldr	r3, [pc, #60]	; (800758c <vPortEnterCritical+0x58>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	3301      	adds	r3, #1
 8007554:	4a0d      	ldr	r2, [pc, #52]	; (800758c <vPortEnterCritical+0x58>)
 8007556:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007558:	4b0c      	ldr	r3, [pc, #48]	; (800758c <vPortEnterCritical+0x58>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d10f      	bne.n	8007580 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007560:	4b0b      	ldr	r3, [pc, #44]	; (8007590 <vPortEnterCritical+0x5c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00a      	beq.n	8007580 <vPortEnterCritical+0x4c>
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	603b      	str	r3, [r7, #0]
}
 800757c:	bf00      	nop
 800757e:	e7fe      	b.n	800757e <vPortEnterCritical+0x4a>
	}
}
 8007580:	bf00      	nop
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	20000010 	.word	0x20000010
 8007590:	e000ed04 	.word	0xe000ed04

08007594 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800759a:	4b12      	ldr	r3, [pc, #72]	; (80075e4 <vPortExitCritical+0x50>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10a      	bne.n	80075b8 <vPortExitCritical+0x24>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	607b      	str	r3, [r7, #4]
}
 80075b4:	bf00      	nop
 80075b6:	e7fe      	b.n	80075b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075b8:	4b0a      	ldr	r3, [pc, #40]	; (80075e4 <vPortExitCritical+0x50>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3b01      	subs	r3, #1
 80075be:	4a09      	ldr	r2, [pc, #36]	; (80075e4 <vPortExitCritical+0x50>)
 80075c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075c2:	4b08      	ldr	r3, [pc, #32]	; (80075e4 <vPortExitCritical+0x50>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d105      	bne.n	80075d6 <vPortExitCritical+0x42>
 80075ca:	2300      	movs	r3, #0
 80075cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	f383 8811 	msr	BASEPRI, r3
}
 80075d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075d6:	bf00      	nop
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	20000010 	.word	0x20000010
	...

080075f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075f0:	f3ef 8009 	mrs	r0, PSP
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	4b15      	ldr	r3, [pc, #84]	; (8007650 <pxCurrentTCBConst>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	f01e 0f10 	tst.w	lr, #16
 8007600:	bf08      	it	eq
 8007602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	6010      	str	r0, [r2, #0]
 800760c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007610:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007614:	f380 8811 	msr	BASEPRI, r0
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	f3bf 8f6f 	isb	sy
 8007620:	f7fe fdd4 	bl	80061cc <vTaskSwitchContext>
 8007624:	f04f 0000 	mov.w	r0, #0
 8007628:	f380 8811 	msr	BASEPRI, r0
 800762c:	bc09      	pop	{r0, r3}
 800762e:	6819      	ldr	r1, [r3, #0]
 8007630:	6808      	ldr	r0, [r1, #0]
 8007632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007636:	f01e 0f10 	tst.w	lr, #16
 800763a:	bf08      	it	eq
 800763c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007640:	f380 8809 	msr	PSP, r0
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	f3af 8000 	nop.w

08007650 <pxCurrentTCBConst>:
 8007650:	20000974 	.word	0x20000974
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop

08007658 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	607b      	str	r3, [r7, #4]
}
 8007670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007672:	f7fe fcf1 	bl	8006058 <xTaskIncrementTick>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d003      	beq.n	8007684 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800767c:	4b06      	ldr	r3, [pc, #24]	; (8007698 <xPortSysTickHandler+0x40>)
 800767e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	2300      	movs	r3, #0
 8007686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	f383 8811 	msr	BASEPRI, r3
}
 800768e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007690:	bf00      	nop
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	e000ed04 	.word	0xe000ed04

0800769c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800769c:	b480      	push	{r7}
 800769e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076a0:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076a6:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <vPortSetupTimerInterrupt+0x38>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076ac:	4b0a      	ldr	r3, [pc, #40]	; (80076d8 <vPortSetupTimerInterrupt+0x3c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a0a      	ldr	r2, [pc, #40]	; (80076dc <vPortSetupTimerInterrupt+0x40>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	099b      	lsrs	r3, r3, #6
 80076b8:	4a09      	ldr	r2, [pc, #36]	; (80076e0 <vPortSetupTimerInterrupt+0x44>)
 80076ba:	3b01      	subs	r3, #1
 80076bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076be:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076c0:	2207      	movs	r2, #7
 80076c2:	601a      	str	r2, [r3, #0]
}
 80076c4:	bf00      	nop
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	e000e010 	.word	0xe000e010
 80076d4:	e000e018 	.word	0xe000e018
 80076d8:	20000004 	.word	0x20000004
 80076dc:	10624dd3 	.word	0x10624dd3
 80076e0:	e000e014 	.word	0xe000e014

080076e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80076f4 <vPortEnableVFP+0x10>
 80076e8:	6801      	ldr	r1, [r0, #0]
 80076ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80076ee:	6001      	str	r1, [r0, #0]
 80076f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076f2:	bf00      	nop
 80076f4:	e000ed88 	.word	0xe000ed88

080076f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80076fe:	f3ef 8305 	mrs	r3, IPSR
 8007702:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b0f      	cmp	r3, #15
 8007708:	d914      	bls.n	8007734 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800770a:	4a17      	ldr	r2, [pc, #92]	; (8007768 <vPortValidateInterruptPriority+0x70>)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	4413      	add	r3, r2
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007714:	4b15      	ldr	r3, [pc, #84]	; (800776c <vPortValidateInterruptPriority+0x74>)
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	7afa      	ldrb	r2, [r7, #11]
 800771a:	429a      	cmp	r2, r3
 800771c:	d20a      	bcs.n	8007734 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	607b      	str	r3, [r7, #4]
}
 8007730:	bf00      	nop
 8007732:	e7fe      	b.n	8007732 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007734:	4b0e      	ldr	r3, [pc, #56]	; (8007770 <vPortValidateInterruptPriority+0x78>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800773c:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <vPortValidateInterruptPriority+0x7c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	429a      	cmp	r2, r3
 8007742:	d90a      	bls.n	800775a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	603b      	str	r3, [r7, #0]
}
 8007756:	bf00      	nop
 8007758:	e7fe      	b.n	8007758 <vPortValidateInterruptPriority+0x60>
	}
 800775a:	bf00      	nop
 800775c:	3714      	adds	r7, #20
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	e000e3f0 	.word	0xe000e3f0
 800776c:	20000fa0 	.word	0x20000fa0
 8007770:	e000ed0c 	.word	0xe000ed0c
 8007774:	20000fa4 	.word	0x20000fa4

08007778 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b08a      	sub	sp, #40	; 0x28
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007780:	2300      	movs	r3, #0
 8007782:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007784:	f7fe fbac 	bl	8005ee0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007788:	4b5b      	ldr	r3, [pc, #364]	; (80078f8 <pvPortMalloc+0x180>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007790:	f000 f920 	bl	80079d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007794:	4b59      	ldr	r3, [pc, #356]	; (80078fc <pvPortMalloc+0x184>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4013      	ands	r3, r2
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 8093 	bne.w	80078c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d01d      	beq.n	80077e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80077a8:	2208      	movs	r2, #8
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4413      	add	r3, r2
 80077ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d014      	beq.n	80077e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f023 0307 	bic.w	r3, r3, #7
 80077c0:	3308      	adds	r3, #8
 80077c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00a      	beq.n	80077e4 <pvPortMalloc+0x6c>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	617b      	str	r3, [r7, #20]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d06e      	beq.n	80078c8 <pvPortMalloc+0x150>
 80077ea:	4b45      	ldr	r3, [pc, #276]	; (8007900 <pvPortMalloc+0x188>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d869      	bhi.n	80078c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80077f4:	4b43      	ldr	r3, [pc, #268]	; (8007904 <pvPortMalloc+0x18c>)
 80077f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80077f8:	4b42      	ldr	r3, [pc, #264]	; (8007904 <pvPortMalloc+0x18c>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077fe:	e004      	b.n	800780a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	429a      	cmp	r2, r3
 8007812:	d903      	bls.n	800781c <pvPortMalloc+0xa4>
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1f1      	bne.n	8007800 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800781c:	4b36      	ldr	r3, [pc, #216]	; (80078f8 <pvPortMalloc+0x180>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007822:	429a      	cmp	r2, r3
 8007824:	d050      	beq.n	80078c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2208      	movs	r2, #8
 800782c:	4413      	add	r3, r2
 800782e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	1ad2      	subs	r2, r2, r3
 8007840:	2308      	movs	r3, #8
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	429a      	cmp	r2, r3
 8007846:	d91f      	bls.n	8007888 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4413      	add	r3, r2
 800784e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00a      	beq.n	8007870 <pvPortMalloc+0xf8>
	__asm volatile
 800785a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	613b      	str	r3, [r7, #16]
}
 800786c:	bf00      	nop
 800786e:	e7fe      	b.n	800786e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	1ad2      	subs	r2, r2, r3
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007882:	69b8      	ldr	r0, [r7, #24]
 8007884:	f000 f908 	bl	8007a98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007888:	4b1d      	ldr	r3, [pc, #116]	; (8007900 <pvPortMalloc+0x188>)
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	4a1b      	ldr	r2, [pc, #108]	; (8007900 <pvPortMalloc+0x188>)
 8007894:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007896:	4b1a      	ldr	r3, [pc, #104]	; (8007900 <pvPortMalloc+0x188>)
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	4b1b      	ldr	r3, [pc, #108]	; (8007908 <pvPortMalloc+0x190>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d203      	bcs.n	80078aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078a2:	4b17      	ldr	r3, [pc, #92]	; (8007900 <pvPortMalloc+0x188>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a18      	ldr	r2, [pc, #96]	; (8007908 <pvPortMalloc+0x190>)
 80078a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	4b13      	ldr	r3, [pc, #76]	; (80078fc <pvPortMalloc+0x184>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	431a      	orrs	r2, r3
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80078be:	4b13      	ldr	r3, [pc, #76]	; (800790c <pvPortMalloc+0x194>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	4a11      	ldr	r2, [pc, #68]	; (800790c <pvPortMalloc+0x194>)
 80078c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80078c8:	f7fe fb18 	bl	8005efc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f003 0307 	and.w	r3, r3, #7
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00a      	beq.n	80078ec <pvPortMalloc+0x174>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	60fb      	str	r3, [r7, #12]
}
 80078e8:	bf00      	nop
 80078ea:	e7fe      	b.n	80078ea <pvPortMalloc+0x172>
	return pvReturn;
 80078ec:	69fb      	ldr	r3, [r7, #28]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3728      	adds	r7, #40	; 0x28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	20004a48 	.word	0x20004a48
 80078fc:	20004a5c 	.word	0x20004a5c
 8007900:	20004a4c 	.word	0x20004a4c
 8007904:	20004a40 	.word	0x20004a40
 8007908:	20004a50 	.word	0x20004a50
 800790c:	20004a54 	.word	0x20004a54

08007910 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d04d      	beq.n	80079be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007922:	2308      	movs	r3, #8
 8007924:	425b      	negs	r3, r3
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	4413      	add	r3, r2
 800792a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	4b24      	ldr	r3, [pc, #144]	; (80079c8 <vPortFree+0xb8>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4013      	ands	r3, r2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10a      	bne.n	8007954 <vPortFree+0x44>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	60fb      	str	r3, [r7, #12]
}
 8007950:	bf00      	nop
 8007952:	e7fe      	b.n	8007952 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00a      	beq.n	8007972 <vPortFree+0x62>
	__asm volatile
 800795c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	60bb      	str	r3, [r7, #8]
}
 800796e:	bf00      	nop
 8007970:	e7fe      	b.n	8007970 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	685a      	ldr	r2, [r3, #4]
 8007976:	4b14      	ldr	r3, [pc, #80]	; (80079c8 <vPortFree+0xb8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4013      	ands	r3, r2
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01e      	beq.n	80079be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d11a      	bne.n	80079be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	4b0e      	ldr	r3, [pc, #56]	; (80079c8 <vPortFree+0xb8>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	43db      	mvns	r3, r3
 8007992:	401a      	ands	r2, r3
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007998:	f7fe faa2 	bl	8005ee0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	685a      	ldr	r2, [r3, #4]
 80079a0:	4b0a      	ldr	r3, [pc, #40]	; (80079cc <vPortFree+0xbc>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4413      	add	r3, r2
 80079a6:	4a09      	ldr	r2, [pc, #36]	; (80079cc <vPortFree+0xbc>)
 80079a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80079aa:	6938      	ldr	r0, [r7, #16]
 80079ac:	f000 f874 	bl	8007a98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80079b0:	4b07      	ldr	r3, [pc, #28]	; (80079d0 <vPortFree+0xc0>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	3301      	adds	r3, #1
 80079b6:	4a06      	ldr	r2, [pc, #24]	; (80079d0 <vPortFree+0xc0>)
 80079b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80079ba:	f7fe fa9f 	bl	8005efc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079be:	bf00      	nop
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	20004a5c 	.word	0x20004a5c
 80079cc:	20004a4c 	.word	0x20004a4c
 80079d0:	20004a58 	.word	0x20004a58

080079d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80079da:	f643 2398 	movw	r3, #15000	; 0x3a98
 80079de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80079e0:	4b27      	ldr	r3, [pc, #156]	; (8007a80 <prvHeapInit+0xac>)
 80079e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00c      	beq.n	8007a08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	3307      	adds	r3, #7
 80079f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f023 0307 	bic.w	r3, r3, #7
 80079fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	4a1f      	ldr	r2, [pc, #124]	; (8007a80 <prvHeapInit+0xac>)
 8007a04:	4413      	add	r3, r2
 8007a06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a0c:	4a1d      	ldr	r2, [pc, #116]	; (8007a84 <prvHeapInit+0xb0>)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a12:	4b1c      	ldr	r3, [pc, #112]	; (8007a84 <prvHeapInit+0xb0>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	68ba      	ldr	r2, [r7, #8]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a20:	2208      	movs	r2, #8
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	1a9b      	subs	r3, r3, r2
 8007a26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f023 0307 	bic.w	r3, r3, #7
 8007a2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	4a15      	ldr	r2, [pc, #84]	; (8007a88 <prvHeapInit+0xb4>)
 8007a34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a36:	4b14      	ldr	r3, [pc, #80]	; (8007a88 <prvHeapInit+0xb4>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a3e:	4b12      	ldr	r3, [pc, #72]	; (8007a88 <prvHeapInit+0xb4>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2200      	movs	r2, #0
 8007a44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	1ad2      	subs	r2, r2, r3
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a54:	4b0c      	ldr	r3, [pc, #48]	; (8007a88 <prvHeapInit+0xb4>)
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	4a0a      	ldr	r2, [pc, #40]	; (8007a8c <prvHeapInit+0xb8>)
 8007a62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	4a09      	ldr	r2, [pc, #36]	; (8007a90 <prvHeapInit+0xbc>)
 8007a6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a6c:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <prvHeapInit+0xc0>)
 8007a6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007a72:	601a      	str	r2, [r3, #0]
}
 8007a74:	bf00      	nop
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	20000fa8 	.word	0x20000fa8
 8007a84:	20004a40 	.word	0x20004a40
 8007a88:	20004a48 	.word	0x20004a48
 8007a8c:	20004a50 	.word	0x20004a50
 8007a90:	20004a4c 	.word	0x20004a4c
 8007a94:	20004a5c 	.word	0x20004a5c

08007a98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007aa0:	4b28      	ldr	r3, [pc, #160]	; (8007b44 <prvInsertBlockIntoFreeList+0xac>)
 8007aa2:	60fb      	str	r3, [r7, #12]
 8007aa4:	e002      	b.n	8007aac <prvInsertBlockIntoFreeList+0x14>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d8f7      	bhi.n	8007aa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d108      	bne.n	8007ada <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	685a      	ldr	r2, [r3, #4]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	441a      	add	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	441a      	add	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d118      	bne.n	8007b20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	4b15      	ldr	r3, [pc, #84]	; (8007b48 <prvInsertBlockIntoFreeList+0xb0>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d00d      	beq.n	8007b16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	441a      	add	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	e008      	b.n	8007b28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b16:	4b0c      	ldr	r3, [pc, #48]	; (8007b48 <prvInsertBlockIntoFreeList+0xb0>)
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	601a      	str	r2, [r3, #0]
 8007b1e:	e003      	b.n	8007b28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d002      	beq.n	8007b36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b36:	bf00      	nop
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	20004a40 	.word	0x20004a40
 8007b48:	20004a48 	.word	0x20004a48

08007b4c <std>:
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	b510      	push	{r4, lr}
 8007b50:	4604      	mov	r4, r0
 8007b52:	e9c0 3300 	strd	r3, r3, [r0]
 8007b56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b5a:	6083      	str	r3, [r0, #8]
 8007b5c:	8181      	strh	r1, [r0, #12]
 8007b5e:	6643      	str	r3, [r0, #100]	; 0x64
 8007b60:	81c2      	strh	r2, [r0, #14]
 8007b62:	6183      	str	r3, [r0, #24]
 8007b64:	4619      	mov	r1, r3
 8007b66:	2208      	movs	r2, #8
 8007b68:	305c      	adds	r0, #92	; 0x5c
 8007b6a:	f000 f906 	bl	8007d7a <memset>
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	; (8007ba4 <std+0x58>)
 8007b70:	6263      	str	r3, [r4, #36]	; 0x24
 8007b72:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <std+0x5c>)
 8007b74:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b76:	4b0d      	ldr	r3, [pc, #52]	; (8007bac <std+0x60>)
 8007b78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	; (8007bb0 <std+0x64>)
 8007b7c:	6323      	str	r3, [r4, #48]	; 0x30
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	; (8007bb4 <std+0x68>)
 8007b80:	6224      	str	r4, [r4, #32]
 8007b82:	429c      	cmp	r4, r3
 8007b84:	d006      	beq.n	8007b94 <std+0x48>
 8007b86:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007b8a:	4294      	cmp	r4, r2
 8007b8c:	d002      	beq.n	8007b94 <std+0x48>
 8007b8e:	33d0      	adds	r3, #208	; 0xd0
 8007b90:	429c      	cmp	r4, r3
 8007b92:	d105      	bne.n	8007ba0 <std+0x54>
 8007b94:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b9c:	f000 b9bc 	b.w	8007f18 <__retarget_lock_init_recursive>
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	bf00      	nop
 8007ba4:	08007cf5 	.word	0x08007cf5
 8007ba8:	08007d17 	.word	0x08007d17
 8007bac:	08007d4f 	.word	0x08007d4f
 8007bb0:	08007d73 	.word	0x08007d73
 8007bb4:	20004a60 	.word	0x20004a60

08007bb8 <stdio_exit_handler>:
 8007bb8:	4a02      	ldr	r2, [pc, #8]	; (8007bc4 <stdio_exit_handler+0xc>)
 8007bba:	4903      	ldr	r1, [pc, #12]	; (8007bc8 <stdio_exit_handler+0x10>)
 8007bbc:	4803      	ldr	r0, [pc, #12]	; (8007bcc <stdio_exit_handler+0x14>)
 8007bbe:	f000 b869 	b.w	8007c94 <_fwalk_sglue>
 8007bc2:	bf00      	nop
 8007bc4:	20000014 	.word	0x20000014
 8007bc8:	080087e1 	.word	0x080087e1
 8007bcc:	20000020 	.word	0x20000020

08007bd0 <cleanup_stdio>:
 8007bd0:	6841      	ldr	r1, [r0, #4]
 8007bd2:	4b0c      	ldr	r3, [pc, #48]	; (8007c04 <cleanup_stdio+0x34>)
 8007bd4:	4299      	cmp	r1, r3
 8007bd6:	b510      	push	{r4, lr}
 8007bd8:	4604      	mov	r4, r0
 8007bda:	d001      	beq.n	8007be0 <cleanup_stdio+0x10>
 8007bdc:	f000 fe00 	bl	80087e0 <_fflush_r>
 8007be0:	68a1      	ldr	r1, [r4, #8]
 8007be2:	4b09      	ldr	r3, [pc, #36]	; (8007c08 <cleanup_stdio+0x38>)
 8007be4:	4299      	cmp	r1, r3
 8007be6:	d002      	beq.n	8007bee <cleanup_stdio+0x1e>
 8007be8:	4620      	mov	r0, r4
 8007bea:	f000 fdf9 	bl	80087e0 <_fflush_r>
 8007bee:	68e1      	ldr	r1, [r4, #12]
 8007bf0:	4b06      	ldr	r3, [pc, #24]	; (8007c0c <cleanup_stdio+0x3c>)
 8007bf2:	4299      	cmp	r1, r3
 8007bf4:	d004      	beq.n	8007c00 <cleanup_stdio+0x30>
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bfc:	f000 bdf0 	b.w	80087e0 <_fflush_r>
 8007c00:	bd10      	pop	{r4, pc}
 8007c02:	bf00      	nop
 8007c04:	20004a60 	.word	0x20004a60
 8007c08:	20004ac8 	.word	0x20004ac8
 8007c0c:	20004b30 	.word	0x20004b30

08007c10 <global_stdio_init.part.0>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	4b0b      	ldr	r3, [pc, #44]	; (8007c40 <global_stdio_init.part.0+0x30>)
 8007c14:	4c0b      	ldr	r4, [pc, #44]	; (8007c44 <global_stdio_init.part.0+0x34>)
 8007c16:	4a0c      	ldr	r2, [pc, #48]	; (8007c48 <global_stdio_init.part.0+0x38>)
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	2104      	movs	r1, #4
 8007c20:	f7ff ff94 	bl	8007b4c <std>
 8007c24:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007c28:	2201      	movs	r2, #1
 8007c2a:	2109      	movs	r1, #9
 8007c2c:	f7ff ff8e 	bl	8007b4c <std>
 8007c30:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007c34:	2202      	movs	r2, #2
 8007c36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c3a:	2112      	movs	r1, #18
 8007c3c:	f7ff bf86 	b.w	8007b4c <std>
 8007c40:	20004b98 	.word	0x20004b98
 8007c44:	20004a60 	.word	0x20004a60
 8007c48:	08007bb9 	.word	0x08007bb9

08007c4c <__sfp_lock_acquire>:
 8007c4c:	4801      	ldr	r0, [pc, #4]	; (8007c54 <__sfp_lock_acquire+0x8>)
 8007c4e:	f000 b964 	b.w	8007f1a <__retarget_lock_acquire_recursive>
 8007c52:	bf00      	nop
 8007c54:	20004ba1 	.word	0x20004ba1

08007c58 <__sfp_lock_release>:
 8007c58:	4801      	ldr	r0, [pc, #4]	; (8007c60 <__sfp_lock_release+0x8>)
 8007c5a:	f000 b95f 	b.w	8007f1c <__retarget_lock_release_recursive>
 8007c5e:	bf00      	nop
 8007c60:	20004ba1 	.word	0x20004ba1

08007c64 <__sinit>:
 8007c64:	b510      	push	{r4, lr}
 8007c66:	4604      	mov	r4, r0
 8007c68:	f7ff fff0 	bl	8007c4c <__sfp_lock_acquire>
 8007c6c:	6a23      	ldr	r3, [r4, #32]
 8007c6e:	b11b      	cbz	r3, 8007c78 <__sinit+0x14>
 8007c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c74:	f7ff bff0 	b.w	8007c58 <__sfp_lock_release>
 8007c78:	4b04      	ldr	r3, [pc, #16]	; (8007c8c <__sinit+0x28>)
 8007c7a:	6223      	str	r3, [r4, #32]
 8007c7c:	4b04      	ldr	r3, [pc, #16]	; (8007c90 <__sinit+0x2c>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1f5      	bne.n	8007c70 <__sinit+0xc>
 8007c84:	f7ff ffc4 	bl	8007c10 <global_stdio_init.part.0>
 8007c88:	e7f2      	b.n	8007c70 <__sinit+0xc>
 8007c8a:	bf00      	nop
 8007c8c:	08007bd1 	.word	0x08007bd1
 8007c90:	20004b98 	.word	0x20004b98

08007c94 <_fwalk_sglue>:
 8007c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c98:	4607      	mov	r7, r0
 8007c9a:	4688      	mov	r8, r1
 8007c9c:	4614      	mov	r4, r2
 8007c9e:	2600      	movs	r6, #0
 8007ca0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ca4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ca8:	d505      	bpl.n	8007cb6 <_fwalk_sglue+0x22>
 8007caa:	6824      	ldr	r4, [r4, #0]
 8007cac:	2c00      	cmp	r4, #0
 8007cae:	d1f7      	bne.n	8007ca0 <_fwalk_sglue+0xc>
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cb6:	89ab      	ldrh	r3, [r5, #12]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d907      	bls.n	8007ccc <_fwalk_sglue+0x38>
 8007cbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	d003      	beq.n	8007ccc <_fwalk_sglue+0x38>
 8007cc4:	4629      	mov	r1, r5
 8007cc6:	4638      	mov	r0, r7
 8007cc8:	47c0      	blx	r8
 8007cca:	4306      	orrs	r6, r0
 8007ccc:	3568      	adds	r5, #104	; 0x68
 8007cce:	e7e9      	b.n	8007ca4 <_fwalk_sglue+0x10>

08007cd0 <iprintf>:
 8007cd0:	b40f      	push	{r0, r1, r2, r3}
 8007cd2:	b507      	push	{r0, r1, r2, lr}
 8007cd4:	4906      	ldr	r1, [pc, #24]	; (8007cf0 <iprintf+0x20>)
 8007cd6:	ab04      	add	r3, sp, #16
 8007cd8:	6808      	ldr	r0, [r1, #0]
 8007cda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cde:	6881      	ldr	r1, [r0, #8]
 8007ce0:	9301      	str	r3, [sp, #4]
 8007ce2:	f000 fa4d 	bl	8008180 <_vfiprintf_r>
 8007ce6:	b003      	add	sp, #12
 8007ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cec:	b004      	add	sp, #16
 8007cee:	4770      	bx	lr
 8007cf0:	2000006c 	.word	0x2000006c

08007cf4 <__sread>:
 8007cf4:	b510      	push	{r4, lr}
 8007cf6:	460c      	mov	r4, r1
 8007cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cfc:	f000 f8be 	bl	8007e7c <_read_r>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	bfab      	itete	ge
 8007d04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d06:	89a3      	ldrhlt	r3, [r4, #12]
 8007d08:	181b      	addge	r3, r3, r0
 8007d0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d0e:	bfac      	ite	ge
 8007d10:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d12:	81a3      	strhlt	r3, [r4, #12]
 8007d14:	bd10      	pop	{r4, pc}

08007d16 <__swrite>:
 8007d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1a:	461f      	mov	r7, r3
 8007d1c:	898b      	ldrh	r3, [r1, #12]
 8007d1e:	05db      	lsls	r3, r3, #23
 8007d20:	4605      	mov	r5, r0
 8007d22:	460c      	mov	r4, r1
 8007d24:	4616      	mov	r6, r2
 8007d26:	d505      	bpl.n	8007d34 <__swrite+0x1e>
 8007d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d2c:	2302      	movs	r3, #2
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f000 f892 	bl	8007e58 <_lseek_r>
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d3e:	81a3      	strh	r3, [r4, #12]
 8007d40:	4632      	mov	r2, r6
 8007d42:	463b      	mov	r3, r7
 8007d44:	4628      	mov	r0, r5
 8007d46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4a:	f000 b8a9 	b.w	8007ea0 <_write_r>

08007d4e <__sseek>:
 8007d4e:	b510      	push	{r4, lr}
 8007d50:	460c      	mov	r4, r1
 8007d52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d56:	f000 f87f 	bl	8007e58 <_lseek_r>
 8007d5a:	1c43      	adds	r3, r0, #1
 8007d5c:	89a3      	ldrh	r3, [r4, #12]
 8007d5e:	bf15      	itete	ne
 8007d60:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d6a:	81a3      	strheq	r3, [r4, #12]
 8007d6c:	bf18      	it	ne
 8007d6e:	81a3      	strhne	r3, [r4, #12]
 8007d70:	bd10      	pop	{r4, pc}

08007d72 <__sclose>:
 8007d72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d76:	f000 b809 	b.w	8007d8c <_close_r>

08007d7a <memset>:
 8007d7a:	4402      	add	r2, r0
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d100      	bne.n	8007d84 <memset+0xa>
 8007d82:	4770      	bx	lr
 8007d84:	f803 1b01 	strb.w	r1, [r3], #1
 8007d88:	e7f9      	b.n	8007d7e <memset+0x4>
	...

08007d8c <_close_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4d06      	ldr	r5, [pc, #24]	; (8007da8 <_close_r+0x1c>)
 8007d90:	2300      	movs	r3, #0
 8007d92:	4604      	mov	r4, r0
 8007d94:	4608      	mov	r0, r1
 8007d96:	602b      	str	r3, [r5, #0]
 8007d98:	f7f9 f9b3 	bl	8001102 <_close>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_close_r+0x1a>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_close_r+0x1a>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	20004b9c 	.word	0x20004b9c

08007dac <_reclaim_reent>:
 8007dac:	4b29      	ldr	r3, [pc, #164]	; (8007e54 <_reclaim_reent+0xa8>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4283      	cmp	r3, r0
 8007db2:	b570      	push	{r4, r5, r6, lr}
 8007db4:	4604      	mov	r4, r0
 8007db6:	d04b      	beq.n	8007e50 <_reclaim_reent+0xa4>
 8007db8:	69c3      	ldr	r3, [r0, #28]
 8007dba:	b143      	cbz	r3, 8007dce <_reclaim_reent+0x22>
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d144      	bne.n	8007e4c <_reclaim_reent+0xa0>
 8007dc2:	69e3      	ldr	r3, [r4, #28]
 8007dc4:	6819      	ldr	r1, [r3, #0]
 8007dc6:	b111      	cbz	r1, 8007dce <_reclaim_reent+0x22>
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 f8b7 	bl	8007f3c <_free_r>
 8007dce:	6961      	ldr	r1, [r4, #20]
 8007dd0:	b111      	cbz	r1, 8007dd8 <_reclaim_reent+0x2c>
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 f8b2 	bl	8007f3c <_free_r>
 8007dd8:	69e1      	ldr	r1, [r4, #28]
 8007dda:	b111      	cbz	r1, 8007de2 <_reclaim_reent+0x36>
 8007ddc:	4620      	mov	r0, r4
 8007dde:	f000 f8ad 	bl	8007f3c <_free_r>
 8007de2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007de4:	b111      	cbz	r1, 8007dec <_reclaim_reent+0x40>
 8007de6:	4620      	mov	r0, r4
 8007de8:	f000 f8a8 	bl	8007f3c <_free_r>
 8007dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dee:	b111      	cbz	r1, 8007df6 <_reclaim_reent+0x4a>
 8007df0:	4620      	mov	r0, r4
 8007df2:	f000 f8a3 	bl	8007f3c <_free_r>
 8007df6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007df8:	b111      	cbz	r1, 8007e00 <_reclaim_reent+0x54>
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f000 f89e 	bl	8007f3c <_free_r>
 8007e00:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007e02:	b111      	cbz	r1, 8007e0a <_reclaim_reent+0x5e>
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 f899 	bl	8007f3c <_free_r>
 8007e0a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007e0c:	b111      	cbz	r1, 8007e14 <_reclaim_reent+0x68>
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f000 f894 	bl	8007f3c <_free_r>
 8007e14:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007e16:	b111      	cbz	r1, 8007e1e <_reclaim_reent+0x72>
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f000 f88f 	bl	8007f3c <_free_r>
 8007e1e:	6a23      	ldr	r3, [r4, #32]
 8007e20:	b1b3      	cbz	r3, 8007e50 <_reclaim_reent+0xa4>
 8007e22:	4620      	mov	r0, r4
 8007e24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007e28:	4718      	bx	r3
 8007e2a:	5949      	ldr	r1, [r1, r5]
 8007e2c:	b941      	cbnz	r1, 8007e40 <_reclaim_reent+0x94>
 8007e2e:	3504      	adds	r5, #4
 8007e30:	69e3      	ldr	r3, [r4, #28]
 8007e32:	2d80      	cmp	r5, #128	; 0x80
 8007e34:	68d9      	ldr	r1, [r3, #12]
 8007e36:	d1f8      	bne.n	8007e2a <_reclaim_reent+0x7e>
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f000 f87f 	bl	8007f3c <_free_r>
 8007e3e:	e7c0      	b.n	8007dc2 <_reclaim_reent+0x16>
 8007e40:	680e      	ldr	r6, [r1, #0]
 8007e42:	4620      	mov	r0, r4
 8007e44:	f000 f87a 	bl	8007f3c <_free_r>
 8007e48:	4631      	mov	r1, r6
 8007e4a:	e7ef      	b.n	8007e2c <_reclaim_reent+0x80>
 8007e4c:	2500      	movs	r5, #0
 8007e4e:	e7ef      	b.n	8007e30 <_reclaim_reent+0x84>
 8007e50:	bd70      	pop	{r4, r5, r6, pc}
 8007e52:	bf00      	nop
 8007e54:	2000006c 	.word	0x2000006c

08007e58 <_lseek_r>:
 8007e58:	b538      	push	{r3, r4, r5, lr}
 8007e5a:	4d07      	ldr	r5, [pc, #28]	; (8007e78 <_lseek_r+0x20>)
 8007e5c:	4604      	mov	r4, r0
 8007e5e:	4608      	mov	r0, r1
 8007e60:	4611      	mov	r1, r2
 8007e62:	2200      	movs	r2, #0
 8007e64:	602a      	str	r2, [r5, #0]
 8007e66:	461a      	mov	r2, r3
 8007e68:	f7f9 f972 	bl	8001150 <_lseek>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d102      	bne.n	8007e76 <_lseek_r+0x1e>
 8007e70:	682b      	ldr	r3, [r5, #0]
 8007e72:	b103      	cbz	r3, 8007e76 <_lseek_r+0x1e>
 8007e74:	6023      	str	r3, [r4, #0]
 8007e76:	bd38      	pop	{r3, r4, r5, pc}
 8007e78:	20004b9c 	.word	0x20004b9c

08007e7c <_read_r>:
 8007e7c:	b538      	push	{r3, r4, r5, lr}
 8007e7e:	4d07      	ldr	r5, [pc, #28]	; (8007e9c <_read_r+0x20>)
 8007e80:	4604      	mov	r4, r0
 8007e82:	4608      	mov	r0, r1
 8007e84:	4611      	mov	r1, r2
 8007e86:	2200      	movs	r2, #0
 8007e88:	602a      	str	r2, [r5, #0]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f7f9 f900 	bl	8001090 <_read>
 8007e90:	1c43      	adds	r3, r0, #1
 8007e92:	d102      	bne.n	8007e9a <_read_r+0x1e>
 8007e94:	682b      	ldr	r3, [r5, #0]
 8007e96:	b103      	cbz	r3, 8007e9a <_read_r+0x1e>
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	bd38      	pop	{r3, r4, r5, pc}
 8007e9c:	20004b9c 	.word	0x20004b9c

08007ea0 <_write_r>:
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4d07      	ldr	r5, [pc, #28]	; (8007ec0 <_write_r+0x20>)
 8007ea4:	4604      	mov	r4, r0
 8007ea6:	4608      	mov	r0, r1
 8007ea8:	4611      	mov	r1, r2
 8007eaa:	2200      	movs	r2, #0
 8007eac:	602a      	str	r2, [r5, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f7f9 f90b 	bl	80010ca <_write>
 8007eb4:	1c43      	adds	r3, r0, #1
 8007eb6:	d102      	bne.n	8007ebe <_write_r+0x1e>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	b103      	cbz	r3, 8007ebe <_write_r+0x1e>
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	20004b9c 	.word	0x20004b9c

08007ec4 <__errno>:
 8007ec4:	4b01      	ldr	r3, [pc, #4]	; (8007ecc <__errno+0x8>)
 8007ec6:	6818      	ldr	r0, [r3, #0]
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	2000006c 	.word	0x2000006c

08007ed0 <__libc_init_array>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	4d0d      	ldr	r5, [pc, #52]	; (8007f08 <__libc_init_array+0x38>)
 8007ed4:	4c0d      	ldr	r4, [pc, #52]	; (8007f0c <__libc_init_array+0x3c>)
 8007ed6:	1b64      	subs	r4, r4, r5
 8007ed8:	10a4      	asrs	r4, r4, #2
 8007eda:	2600      	movs	r6, #0
 8007edc:	42a6      	cmp	r6, r4
 8007ede:	d109      	bne.n	8007ef4 <__libc_init_array+0x24>
 8007ee0:	4d0b      	ldr	r5, [pc, #44]	; (8007f10 <__libc_init_array+0x40>)
 8007ee2:	4c0c      	ldr	r4, [pc, #48]	; (8007f14 <__libc_init_array+0x44>)
 8007ee4:	f000 fdce 	bl	8008a84 <_init>
 8007ee8:	1b64      	subs	r4, r4, r5
 8007eea:	10a4      	asrs	r4, r4, #2
 8007eec:	2600      	movs	r6, #0
 8007eee:	42a6      	cmp	r6, r4
 8007ef0:	d105      	bne.n	8007efe <__libc_init_array+0x2e>
 8007ef2:	bd70      	pop	{r4, r5, r6, pc}
 8007ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ef8:	4798      	blx	r3
 8007efa:	3601      	adds	r6, #1
 8007efc:	e7ee      	b.n	8007edc <__libc_init_array+0xc>
 8007efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f02:	4798      	blx	r3
 8007f04:	3601      	adds	r6, #1
 8007f06:	e7f2      	b.n	8007eee <__libc_init_array+0x1e>
 8007f08:	08008cd0 	.word	0x08008cd0
 8007f0c:	08008cd0 	.word	0x08008cd0
 8007f10:	08008cd0 	.word	0x08008cd0
 8007f14:	08008cd4 	.word	0x08008cd4

08007f18 <__retarget_lock_init_recursive>:
 8007f18:	4770      	bx	lr

08007f1a <__retarget_lock_acquire_recursive>:
 8007f1a:	4770      	bx	lr

08007f1c <__retarget_lock_release_recursive>:
 8007f1c:	4770      	bx	lr

08007f1e <memcpy>:
 8007f1e:	440a      	add	r2, r1
 8007f20:	4291      	cmp	r1, r2
 8007f22:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f26:	d100      	bne.n	8007f2a <memcpy+0xc>
 8007f28:	4770      	bx	lr
 8007f2a:	b510      	push	{r4, lr}
 8007f2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f34:	4291      	cmp	r1, r2
 8007f36:	d1f9      	bne.n	8007f2c <memcpy+0xe>
 8007f38:	bd10      	pop	{r4, pc}
	...

08007f3c <_free_r>:
 8007f3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f3e:	2900      	cmp	r1, #0
 8007f40:	d044      	beq.n	8007fcc <_free_r+0x90>
 8007f42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f46:	9001      	str	r0, [sp, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f1a1 0404 	sub.w	r4, r1, #4
 8007f4e:	bfb8      	it	lt
 8007f50:	18e4      	addlt	r4, r4, r3
 8007f52:	f000 f8df 	bl	8008114 <__malloc_lock>
 8007f56:	4a1e      	ldr	r2, [pc, #120]	; (8007fd0 <_free_r+0x94>)
 8007f58:	9801      	ldr	r0, [sp, #4]
 8007f5a:	6813      	ldr	r3, [r2, #0]
 8007f5c:	b933      	cbnz	r3, 8007f6c <_free_r+0x30>
 8007f5e:	6063      	str	r3, [r4, #4]
 8007f60:	6014      	str	r4, [r2, #0]
 8007f62:	b003      	add	sp, #12
 8007f64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f68:	f000 b8da 	b.w	8008120 <__malloc_unlock>
 8007f6c:	42a3      	cmp	r3, r4
 8007f6e:	d908      	bls.n	8007f82 <_free_r+0x46>
 8007f70:	6825      	ldr	r5, [r4, #0]
 8007f72:	1961      	adds	r1, r4, r5
 8007f74:	428b      	cmp	r3, r1
 8007f76:	bf01      	itttt	eq
 8007f78:	6819      	ldreq	r1, [r3, #0]
 8007f7a:	685b      	ldreq	r3, [r3, #4]
 8007f7c:	1949      	addeq	r1, r1, r5
 8007f7e:	6021      	streq	r1, [r4, #0]
 8007f80:	e7ed      	b.n	8007f5e <_free_r+0x22>
 8007f82:	461a      	mov	r2, r3
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	b10b      	cbz	r3, 8007f8c <_free_r+0x50>
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	d9fa      	bls.n	8007f82 <_free_r+0x46>
 8007f8c:	6811      	ldr	r1, [r2, #0]
 8007f8e:	1855      	adds	r5, r2, r1
 8007f90:	42a5      	cmp	r5, r4
 8007f92:	d10b      	bne.n	8007fac <_free_r+0x70>
 8007f94:	6824      	ldr	r4, [r4, #0]
 8007f96:	4421      	add	r1, r4
 8007f98:	1854      	adds	r4, r2, r1
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	6011      	str	r1, [r2, #0]
 8007f9e:	d1e0      	bne.n	8007f62 <_free_r+0x26>
 8007fa0:	681c      	ldr	r4, [r3, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	6053      	str	r3, [r2, #4]
 8007fa6:	440c      	add	r4, r1
 8007fa8:	6014      	str	r4, [r2, #0]
 8007faa:	e7da      	b.n	8007f62 <_free_r+0x26>
 8007fac:	d902      	bls.n	8007fb4 <_free_r+0x78>
 8007fae:	230c      	movs	r3, #12
 8007fb0:	6003      	str	r3, [r0, #0]
 8007fb2:	e7d6      	b.n	8007f62 <_free_r+0x26>
 8007fb4:	6825      	ldr	r5, [r4, #0]
 8007fb6:	1961      	adds	r1, r4, r5
 8007fb8:	428b      	cmp	r3, r1
 8007fba:	bf04      	itt	eq
 8007fbc:	6819      	ldreq	r1, [r3, #0]
 8007fbe:	685b      	ldreq	r3, [r3, #4]
 8007fc0:	6063      	str	r3, [r4, #4]
 8007fc2:	bf04      	itt	eq
 8007fc4:	1949      	addeq	r1, r1, r5
 8007fc6:	6021      	streq	r1, [r4, #0]
 8007fc8:	6054      	str	r4, [r2, #4]
 8007fca:	e7ca      	b.n	8007f62 <_free_r+0x26>
 8007fcc:	b003      	add	sp, #12
 8007fce:	bd30      	pop	{r4, r5, pc}
 8007fd0:	20004ba4 	.word	0x20004ba4

08007fd4 <sbrk_aligned>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	4e0e      	ldr	r6, [pc, #56]	; (8008010 <sbrk_aligned+0x3c>)
 8007fd8:	460c      	mov	r4, r1
 8007fda:	6831      	ldr	r1, [r6, #0]
 8007fdc:	4605      	mov	r5, r0
 8007fde:	b911      	cbnz	r1, 8007fe6 <sbrk_aligned+0x12>
 8007fe0:	f000 fcbc 	bl	800895c <_sbrk_r>
 8007fe4:	6030      	str	r0, [r6, #0]
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	4628      	mov	r0, r5
 8007fea:	f000 fcb7 	bl	800895c <_sbrk_r>
 8007fee:	1c43      	adds	r3, r0, #1
 8007ff0:	d00a      	beq.n	8008008 <sbrk_aligned+0x34>
 8007ff2:	1cc4      	adds	r4, r0, #3
 8007ff4:	f024 0403 	bic.w	r4, r4, #3
 8007ff8:	42a0      	cmp	r0, r4
 8007ffa:	d007      	beq.n	800800c <sbrk_aligned+0x38>
 8007ffc:	1a21      	subs	r1, r4, r0
 8007ffe:	4628      	mov	r0, r5
 8008000:	f000 fcac 	bl	800895c <_sbrk_r>
 8008004:	3001      	adds	r0, #1
 8008006:	d101      	bne.n	800800c <sbrk_aligned+0x38>
 8008008:	f04f 34ff 	mov.w	r4, #4294967295
 800800c:	4620      	mov	r0, r4
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	20004ba8 	.word	0x20004ba8

08008014 <_malloc_r>:
 8008014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008018:	1ccd      	adds	r5, r1, #3
 800801a:	f025 0503 	bic.w	r5, r5, #3
 800801e:	3508      	adds	r5, #8
 8008020:	2d0c      	cmp	r5, #12
 8008022:	bf38      	it	cc
 8008024:	250c      	movcc	r5, #12
 8008026:	2d00      	cmp	r5, #0
 8008028:	4607      	mov	r7, r0
 800802a:	db01      	blt.n	8008030 <_malloc_r+0x1c>
 800802c:	42a9      	cmp	r1, r5
 800802e:	d905      	bls.n	800803c <_malloc_r+0x28>
 8008030:	230c      	movs	r3, #12
 8008032:	603b      	str	r3, [r7, #0]
 8008034:	2600      	movs	r6, #0
 8008036:	4630      	mov	r0, r6
 8008038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800803c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008110 <_malloc_r+0xfc>
 8008040:	f000 f868 	bl	8008114 <__malloc_lock>
 8008044:	f8d8 3000 	ldr.w	r3, [r8]
 8008048:	461c      	mov	r4, r3
 800804a:	bb5c      	cbnz	r4, 80080a4 <_malloc_r+0x90>
 800804c:	4629      	mov	r1, r5
 800804e:	4638      	mov	r0, r7
 8008050:	f7ff ffc0 	bl	8007fd4 <sbrk_aligned>
 8008054:	1c43      	adds	r3, r0, #1
 8008056:	4604      	mov	r4, r0
 8008058:	d155      	bne.n	8008106 <_malloc_r+0xf2>
 800805a:	f8d8 4000 	ldr.w	r4, [r8]
 800805e:	4626      	mov	r6, r4
 8008060:	2e00      	cmp	r6, #0
 8008062:	d145      	bne.n	80080f0 <_malloc_r+0xdc>
 8008064:	2c00      	cmp	r4, #0
 8008066:	d048      	beq.n	80080fa <_malloc_r+0xe6>
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	4631      	mov	r1, r6
 800806c:	4638      	mov	r0, r7
 800806e:	eb04 0903 	add.w	r9, r4, r3
 8008072:	f000 fc73 	bl	800895c <_sbrk_r>
 8008076:	4581      	cmp	r9, r0
 8008078:	d13f      	bne.n	80080fa <_malloc_r+0xe6>
 800807a:	6821      	ldr	r1, [r4, #0]
 800807c:	1a6d      	subs	r5, r5, r1
 800807e:	4629      	mov	r1, r5
 8008080:	4638      	mov	r0, r7
 8008082:	f7ff ffa7 	bl	8007fd4 <sbrk_aligned>
 8008086:	3001      	adds	r0, #1
 8008088:	d037      	beq.n	80080fa <_malloc_r+0xe6>
 800808a:	6823      	ldr	r3, [r4, #0]
 800808c:	442b      	add	r3, r5
 800808e:	6023      	str	r3, [r4, #0]
 8008090:	f8d8 3000 	ldr.w	r3, [r8]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d038      	beq.n	800810a <_malloc_r+0xf6>
 8008098:	685a      	ldr	r2, [r3, #4]
 800809a:	42a2      	cmp	r2, r4
 800809c:	d12b      	bne.n	80080f6 <_malloc_r+0xe2>
 800809e:	2200      	movs	r2, #0
 80080a0:	605a      	str	r2, [r3, #4]
 80080a2:	e00f      	b.n	80080c4 <_malloc_r+0xb0>
 80080a4:	6822      	ldr	r2, [r4, #0]
 80080a6:	1b52      	subs	r2, r2, r5
 80080a8:	d41f      	bmi.n	80080ea <_malloc_r+0xd6>
 80080aa:	2a0b      	cmp	r2, #11
 80080ac:	d917      	bls.n	80080de <_malloc_r+0xca>
 80080ae:	1961      	adds	r1, r4, r5
 80080b0:	42a3      	cmp	r3, r4
 80080b2:	6025      	str	r5, [r4, #0]
 80080b4:	bf18      	it	ne
 80080b6:	6059      	strne	r1, [r3, #4]
 80080b8:	6863      	ldr	r3, [r4, #4]
 80080ba:	bf08      	it	eq
 80080bc:	f8c8 1000 	streq.w	r1, [r8]
 80080c0:	5162      	str	r2, [r4, r5]
 80080c2:	604b      	str	r3, [r1, #4]
 80080c4:	4638      	mov	r0, r7
 80080c6:	f104 060b 	add.w	r6, r4, #11
 80080ca:	f000 f829 	bl	8008120 <__malloc_unlock>
 80080ce:	f026 0607 	bic.w	r6, r6, #7
 80080d2:	1d23      	adds	r3, r4, #4
 80080d4:	1af2      	subs	r2, r6, r3
 80080d6:	d0ae      	beq.n	8008036 <_malloc_r+0x22>
 80080d8:	1b9b      	subs	r3, r3, r6
 80080da:	50a3      	str	r3, [r4, r2]
 80080dc:	e7ab      	b.n	8008036 <_malloc_r+0x22>
 80080de:	42a3      	cmp	r3, r4
 80080e0:	6862      	ldr	r2, [r4, #4]
 80080e2:	d1dd      	bne.n	80080a0 <_malloc_r+0x8c>
 80080e4:	f8c8 2000 	str.w	r2, [r8]
 80080e8:	e7ec      	b.n	80080c4 <_malloc_r+0xb0>
 80080ea:	4623      	mov	r3, r4
 80080ec:	6864      	ldr	r4, [r4, #4]
 80080ee:	e7ac      	b.n	800804a <_malloc_r+0x36>
 80080f0:	4634      	mov	r4, r6
 80080f2:	6876      	ldr	r6, [r6, #4]
 80080f4:	e7b4      	b.n	8008060 <_malloc_r+0x4c>
 80080f6:	4613      	mov	r3, r2
 80080f8:	e7cc      	b.n	8008094 <_malloc_r+0x80>
 80080fa:	230c      	movs	r3, #12
 80080fc:	603b      	str	r3, [r7, #0]
 80080fe:	4638      	mov	r0, r7
 8008100:	f000 f80e 	bl	8008120 <__malloc_unlock>
 8008104:	e797      	b.n	8008036 <_malloc_r+0x22>
 8008106:	6025      	str	r5, [r4, #0]
 8008108:	e7dc      	b.n	80080c4 <_malloc_r+0xb0>
 800810a:	605b      	str	r3, [r3, #4]
 800810c:	deff      	udf	#255	; 0xff
 800810e:	bf00      	nop
 8008110:	20004ba4 	.word	0x20004ba4

08008114 <__malloc_lock>:
 8008114:	4801      	ldr	r0, [pc, #4]	; (800811c <__malloc_lock+0x8>)
 8008116:	f7ff bf00 	b.w	8007f1a <__retarget_lock_acquire_recursive>
 800811a:	bf00      	nop
 800811c:	20004ba0 	.word	0x20004ba0

08008120 <__malloc_unlock>:
 8008120:	4801      	ldr	r0, [pc, #4]	; (8008128 <__malloc_unlock+0x8>)
 8008122:	f7ff befb 	b.w	8007f1c <__retarget_lock_release_recursive>
 8008126:	bf00      	nop
 8008128:	20004ba0 	.word	0x20004ba0

0800812c <__sfputc_r>:
 800812c:	6893      	ldr	r3, [r2, #8]
 800812e:	3b01      	subs	r3, #1
 8008130:	2b00      	cmp	r3, #0
 8008132:	b410      	push	{r4}
 8008134:	6093      	str	r3, [r2, #8]
 8008136:	da08      	bge.n	800814a <__sfputc_r+0x1e>
 8008138:	6994      	ldr	r4, [r2, #24]
 800813a:	42a3      	cmp	r3, r4
 800813c:	db01      	blt.n	8008142 <__sfputc_r+0x16>
 800813e:	290a      	cmp	r1, #10
 8008140:	d103      	bne.n	800814a <__sfputc_r+0x1e>
 8008142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008146:	f000 bb73 	b.w	8008830 <__swbuf_r>
 800814a:	6813      	ldr	r3, [r2, #0]
 800814c:	1c58      	adds	r0, r3, #1
 800814e:	6010      	str	r0, [r2, #0]
 8008150:	7019      	strb	r1, [r3, #0]
 8008152:	4608      	mov	r0, r1
 8008154:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008158:	4770      	bx	lr

0800815a <__sfputs_r>:
 800815a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815c:	4606      	mov	r6, r0
 800815e:	460f      	mov	r7, r1
 8008160:	4614      	mov	r4, r2
 8008162:	18d5      	adds	r5, r2, r3
 8008164:	42ac      	cmp	r4, r5
 8008166:	d101      	bne.n	800816c <__sfputs_r+0x12>
 8008168:	2000      	movs	r0, #0
 800816a:	e007      	b.n	800817c <__sfputs_r+0x22>
 800816c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008170:	463a      	mov	r2, r7
 8008172:	4630      	mov	r0, r6
 8008174:	f7ff ffda 	bl	800812c <__sfputc_r>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	d1f3      	bne.n	8008164 <__sfputs_r+0xa>
 800817c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008180 <_vfiprintf_r>:
 8008180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	460d      	mov	r5, r1
 8008186:	b09d      	sub	sp, #116	; 0x74
 8008188:	4614      	mov	r4, r2
 800818a:	4698      	mov	r8, r3
 800818c:	4606      	mov	r6, r0
 800818e:	b118      	cbz	r0, 8008198 <_vfiprintf_r+0x18>
 8008190:	6a03      	ldr	r3, [r0, #32]
 8008192:	b90b      	cbnz	r3, 8008198 <_vfiprintf_r+0x18>
 8008194:	f7ff fd66 	bl	8007c64 <__sinit>
 8008198:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800819a:	07d9      	lsls	r1, r3, #31
 800819c:	d405      	bmi.n	80081aa <_vfiprintf_r+0x2a>
 800819e:	89ab      	ldrh	r3, [r5, #12]
 80081a0:	059a      	lsls	r2, r3, #22
 80081a2:	d402      	bmi.n	80081aa <_vfiprintf_r+0x2a>
 80081a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081a6:	f7ff feb8 	bl	8007f1a <__retarget_lock_acquire_recursive>
 80081aa:	89ab      	ldrh	r3, [r5, #12]
 80081ac:	071b      	lsls	r3, r3, #28
 80081ae:	d501      	bpl.n	80081b4 <_vfiprintf_r+0x34>
 80081b0:	692b      	ldr	r3, [r5, #16]
 80081b2:	b99b      	cbnz	r3, 80081dc <_vfiprintf_r+0x5c>
 80081b4:	4629      	mov	r1, r5
 80081b6:	4630      	mov	r0, r6
 80081b8:	f000 fb78 	bl	80088ac <__swsetup_r>
 80081bc:	b170      	cbz	r0, 80081dc <_vfiprintf_r+0x5c>
 80081be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081c0:	07dc      	lsls	r4, r3, #31
 80081c2:	d504      	bpl.n	80081ce <_vfiprintf_r+0x4e>
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295
 80081c8:	b01d      	add	sp, #116	; 0x74
 80081ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ce:	89ab      	ldrh	r3, [r5, #12]
 80081d0:	0598      	lsls	r0, r3, #22
 80081d2:	d4f7      	bmi.n	80081c4 <_vfiprintf_r+0x44>
 80081d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081d6:	f7ff fea1 	bl	8007f1c <__retarget_lock_release_recursive>
 80081da:	e7f3      	b.n	80081c4 <_vfiprintf_r+0x44>
 80081dc:	2300      	movs	r3, #0
 80081de:	9309      	str	r3, [sp, #36]	; 0x24
 80081e0:	2320      	movs	r3, #32
 80081e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80081ea:	2330      	movs	r3, #48	; 0x30
 80081ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80083a0 <_vfiprintf_r+0x220>
 80081f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081f4:	f04f 0901 	mov.w	r9, #1
 80081f8:	4623      	mov	r3, r4
 80081fa:	469a      	mov	sl, r3
 80081fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008200:	b10a      	cbz	r2, 8008206 <_vfiprintf_r+0x86>
 8008202:	2a25      	cmp	r2, #37	; 0x25
 8008204:	d1f9      	bne.n	80081fa <_vfiprintf_r+0x7a>
 8008206:	ebba 0b04 	subs.w	fp, sl, r4
 800820a:	d00b      	beq.n	8008224 <_vfiprintf_r+0xa4>
 800820c:	465b      	mov	r3, fp
 800820e:	4622      	mov	r2, r4
 8008210:	4629      	mov	r1, r5
 8008212:	4630      	mov	r0, r6
 8008214:	f7ff ffa1 	bl	800815a <__sfputs_r>
 8008218:	3001      	adds	r0, #1
 800821a:	f000 80a9 	beq.w	8008370 <_vfiprintf_r+0x1f0>
 800821e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008220:	445a      	add	r2, fp
 8008222:	9209      	str	r2, [sp, #36]	; 0x24
 8008224:	f89a 3000 	ldrb.w	r3, [sl]
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 80a1 	beq.w	8008370 <_vfiprintf_r+0x1f0>
 800822e:	2300      	movs	r3, #0
 8008230:	f04f 32ff 	mov.w	r2, #4294967295
 8008234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008238:	f10a 0a01 	add.w	sl, sl, #1
 800823c:	9304      	str	r3, [sp, #16]
 800823e:	9307      	str	r3, [sp, #28]
 8008240:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008244:	931a      	str	r3, [sp, #104]	; 0x68
 8008246:	4654      	mov	r4, sl
 8008248:	2205      	movs	r2, #5
 800824a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800824e:	4854      	ldr	r0, [pc, #336]	; (80083a0 <_vfiprintf_r+0x220>)
 8008250:	f7f7 ffbe 	bl	80001d0 <memchr>
 8008254:	9a04      	ldr	r2, [sp, #16]
 8008256:	b9d8      	cbnz	r0, 8008290 <_vfiprintf_r+0x110>
 8008258:	06d1      	lsls	r1, r2, #27
 800825a:	bf44      	itt	mi
 800825c:	2320      	movmi	r3, #32
 800825e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008262:	0713      	lsls	r3, r2, #28
 8008264:	bf44      	itt	mi
 8008266:	232b      	movmi	r3, #43	; 0x2b
 8008268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800826c:	f89a 3000 	ldrb.w	r3, [sl]
 8008270:	2b2a      	cmp	r3, #42	; 0x2a
 8008272:	d015      	beq.n	80082a0 <_vfiprintf_r+0x120>
 8008274:	9a07      	ldr	r2, [sp, #28]
 8008276:	4654      	mov	r4, sl
 8008278:	2000      	movs	r0, #0
 800827a:	f04f 0c0a 	mov.w	ip, #10
 800827e:	4621      	mov	r1, r4
 8008280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008284:	3b30      	subs	r3, #48	; 0x30
 8008286:	2b09      	cmp	r3, #9
 8008288:	d94d      	bls.n	8008326 <_vfiprintf_r+0x1a6>
 800828a:	b1b0      	cbz	r0, 80082ba <_vfiprintf_r+0x13a>
 800828c:	9207      	str	r2, [sp, #28]
 800828e:	e014      	b.n	80082ba <_vfiprintf_r+0x13a>
 8008290:	eba0 0308 	sub.w	r3, r0, r8
 8008294:	fa09 f303 	lsl.w	r3, r9, r3
 8008298:	4313      	orrs	r3, r2
 800829a:	9304      	str	r3, [sp, #16]
 800829c:	46a2      	mov	sl, r4
 800829e:	e7d2      	b.n	8008246 <_vfiprintf_r+0xc6>
 80082a0:	9b03      	ldr	r3, [sp, #12]
 80082a2:	1d19      	adds	r1, r3, #4
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	9103      	str	r1, [sp, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	bfbb      	ittet	lt
 80082ac:	425b      	neglt	r3, r3
 80082ae:	f042 0202 	orrlt.w	r2, r2, #2
 80082b2:	9307      	strge	r3, [sp, #28]
 80082b4:	9307      	strlt	r3, [sp, #28]
 80082b6:	bfb8      	it	lt
 80082b8:	9204      	strlt	r2, [sp, #16]
 80082ba:	7823      	ldrb	r3, [r4, #0]
 80082bc:	2b2e      	cmp	r3, #46	; 0x2e
 80082be:	d10c      	bne.n	80082da <_vfiprintf_r+0x15a>
 80082c0:	7863      	ldrb	r3, [r4, #1]
 80082c2:	2b2a      	cmp	r3, #42	; 0x2a
 80082c4:	d134      	bne.n	8008330 <_vfiprintf_r+0x1b0>
 80082c6:	9b03      	ldr	r3, [sp, #12]
 80082c8:	1d1a      	adds	r2, r3, #4
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	9203      	str	r2, [sp, #12]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	bfb8      	it	lt
 80082d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80082d6:	3402      	adds	r4, #2
 80082d8:	9305      	str	r3, [sp, #20]
 80082da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80083b0 <_vfiprintf_r+0x230>
 80082de:	7821      	ldrb	r1, [r4, #0]
 80082e0:	2203      	movs	r2, #3
 80082e2:	4650      	mov	r0, sl
 80082e4:	f7f7 ff74 	bl	80001d0 <memchr>
 80082e8:	b138      	cbz	r0, 80082fa <_vfiprintf_r+0x17a>
 80082ea:	9b04      	ldr	r3, [sp, #16]
 80082ec:	eba0 000a 	sub.w	r0, r0, sl
 80082f0:	2240      	movs	r2, #64	; 0x40
 80082f2:	4082      	lsls	r2, r0
 80082f4:	4313      	orrs	r3, r2
 80082f6:	3401      	adds	r4, #1
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fe:	4829      	ldr	r0, [pc, #164]	; (80083a4 <_vfiprintf_r+0x224>)
 8008300:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008304:	2206      	movs	r2, #6
 8008306:	f7f7 ff63 	bl	80001d0 <memchr>
 800830a:	2800      	cmp	r0, #0
 800830c:	d03f      	beq.n	800838e <_vfiprintf_r+0x20e>
 800830e:	4b26      	ldr	r3, [pc, #152]	; (80083a8 <_vfiprintf_r+0x228>)
 8008310:	bb1b      	cbnz	r3, 800835a <_vfiprintf_r+0x1da>
 8008312:	9b03      	ldr	r3, [sp, #12]
 8008314:	3307      	adds	r3, #7
 8008316:	f023 0307 	bic.w	r3, r3, #7
 800831a:	3308      	adds	r3, #8
 800831c:	9303      	str	r3, [sp, #12]
 800831e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008320:	443b      	add	r3, r7
 8008322:	9309      	str	r3, [sp, #36]	; 0x24
 8008324:	e768      	b.n	80081f8 <_vfiprintf_r+0x78>
 8008326:	fb0c 3202 	mla	r2, ip, r2, r3
 800832a:	460c      	mov	r4, r1
 800832c:	2001      	movs	r0, #1
 800832e:	e7a6      	b.n	800827e <_vfiprintf_r+0xfe>
 8008330:	2300      	movs	r3, #0
 8008332:	3401      	adds	r4, #1
 8008334:	9305      	str	r3, [sp, #20]
 8008336:	4619      	mov	r1, r3
 8008338:	f04f 0c0a 	mov.w	ip, #10
 800833c:	4620      	mov	r0, r4
 800833e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008342:	3a30      	subs	r2, #48	; 0x30
 8008344:	2a09      	cmp	r2, #9
 8008346:	d903      	bls.n	8008350 <_vfiprintf_r+0x1d0>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0c6      	beq.n	80082da <_vfiprintf_r+0x15a>
 800834c:	9105      	str	r1, [sp, #20]
 800834e:	e7c4      	b.n	80082da <_vfiprintf_r+0x15a>
 8008350:	fb0c 2101 	mla	r1, ip, r1, r2
 8008354:	4604      	mov	r4, r0
 8008356:	2301      	movs	r3, #1
 8008358:	e7f0      	b.n	800833c <_vfiprintf_r+0x1bc>
 800835a:	ab03      	add	r3, sp, #12
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	462a      	mov	r2, r5
 8008360:	4b12      	ldr	r3, [pc, #72]	; (80083ac <_vfiprintf_r+0x22c>)
 8008362:	a904      	add	r1, sp, #16
 8008364:	4630      	mov	r0, r6
 8008366:	f3af 8000 	nop.w
 800836a:	4607      	mov	r7, r0
 800836c:	1c78      	adds	r0, r7, #1
 800836e:	d1d6      	bne.n	800831e <_vfiprintf_r+0x19e>
 8008370:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008372:	07d9      	lsls	r1, r3, #31
 8008374:	d405      	bmi.n	8008382 <_vfiprintf_r+0x202>
 8008376:	89ab      	ldrh	r3, [r5, #12]
 8008378:	059a      	lsls	r2, r3, #22
 800837a:	d402      	bmi.n	8008382 <_vfiprintf_r+0x202>
 800837c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800837e:	f7ff fdcd 	bl	8007f1c <__retarget_lock_release_recursive>
 8008382:	89ab      	ldrh	r3, [r5, #12]
 8008384:	065b      	lsls	r3, r3, #25
 8008386:	f53f af1d 	bmi.w	80081c4 <_vfiprintf_r+0x44>
 800838a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800838c:	e71c      	b.n	80081c8 <_vfiprintf_r+0x48>
 800838e:	ab03      	add	r3, sp, #12
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	462a      	mov	r2, r5
 8008394:	4b05      	ldr	r3, [pc, #20]	; (80083ac <_vfiprintf_r+0x22c>)
 8008396:	a904      	add	r1, sp, #16
 8008398:	4630      	mov	r0, r6
 800839a:	f000 f879 	bl	8008490 <_printf_i>
 800839e:	e7e4      	b.n	800836a <_vfiprintf_r+0x1ea>
 80083a0:	08008c94 	.word	0x08008c94
 80083a4:	08008c9e 	.word	0x08008c9e
 80083a8:	00000000 	.word	0x00000000
 80083ac:	0800815b 	.word	0x0800815b
 80083b0:	08008c9a 	.word	0x08008c9a

080083b4 <_printf_common>:
 80083b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083b8:	4616      	mov	r6, r2
 80083ba:	4699      	mov	r9, r3
 80083bc:	688a      	ldr	r2, [r1, #8]
 80083be:	690b      	ldr	r3, [r1, #16]
 80083c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80083c4:	4293      	cmp	r3, r2
 80083c6:	bfb8      	it	lt
 80083c8:	4613      	movlt	r3, r2
 80083ca:	6033      	str	r3, [r6, #0]
 80083cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80083d0:	4607      	mov	r7, r0
 80083d2:	460c      	mov	r4, r1
 80083d4:	b10a      	cbz	r2, 80083da <_printf_common+0x26>
 80083d6:	3301      	adds	r3, #1
 80083d8:	6033      	str	r3, [r6, #0]
 80083da:	6823      	ldr	r3, [r4, #0]
 80083dc:	0699      	lsls	r1, r3, #26
 80083de:	bf42      	ittt	mi
 80083e0:	6833      	ldrmi	r3, [r6, #0]
 80083e2:	3302      	addmi	r3, #2
 80083e4:	6033      	strmi	r3, [r6, #0]
 80083e6:	6825      	ldr	r5, [r4, #0]
 80083e8:	f015 0506 	ands.w	r5, r5, #6
 80083ec:	d106      	bne.n	80083fc <_printf_common+0x48>
 80083ee:	f104 0a19 	add.w	sl, r4, #25
 80083f2:	68e3      	ldr	r3, [r4, #12]
 80083f4:	6832      	ldr	r2, [r6, #0]
 80083f6:	1a9b      	subs	r3, r3, r2
 80083f8:	42ab      	cmp	r3, r5
 80083fa:	dc26      	bgt.n	800844a <_printf_common+0x96>
 80083fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008400:	1e13      	subs	r3, r2, #0
 8008402:	6822      	ldr	r2, [r4, #0]
 8008404:	bf18      	it	ne
 8008406:	2301      	movne	r3, #1
 8008408:	0692      	lsls	r2, r2, #26
 800840a:	d42b      	bmi.n	8008464 <_printf_common+0xb0>
 800840c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008410:	4649      	mov	r1, r9
 8008412:	4638      	mov	r0, r7
 8008414:	47c0      	blx	r8
 8008416:	3001      	adds	r0, #1
 8008418:	d01e      	beq.n	8008458 <_printf_common+0xa4>
 800841a:	6823      	ldr	r3, [r4, #0]
 800841c:	6922      	ldr	r2, [r4, #16]
 800841e:	f003 0306 	and.w	r3, r3, #6
 8008422:	2b04      	cmp	r3, #4
 8008424:	bf02      	ittt	eq
 8008426:	68e5      	ldreq	r5, [r4, #12]
 8008428:	6833      	ldreq	r3, [r6, #0]
 800842a:	1aed      	subeq	r5, r5, r3
 800842c:	68a3      	ldr	r3, [r4, #8]
 800842e:	bf0c      	ite	eq
 8008430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008434:	2500      	movne	r5, #0
 8008436:	4293      	cmp	r3, r2
 8008438:	bfc4      	itt	gt
 800843a:	1a9b      	subgt	r3, r3, r2
 800843c:	18ed      	addgt	r5, r5, r3
 800843e:	2600      	movs	r6, #0
 8008440:	341a      	adds	r4, #26
 8008442:	42b5      	cmp	r5, r6
 8008444:	d11a      	bne.n	800847c <_printf_common+0xc8>
 8008446:	2000      	movs	r0, #0
 8008448:	e008      	b.n	800845c <_printf_common+0xa8>
 800844a:	2301      	movs	r3, #1
 800844c:	4652      	mov	r2, sl
 800844e:	4649      	mov	r1, r9
 8008450:	4638      	mov	r0, r7
 8008452:	47c0      	blx	r8
 8008454:	3001      	adds	r0, #1
 8008456:	d103      	bne.n	8008460 <_printf_common+0xac>
 8008458:	f04f 30ff 	mov.w	r0, #4294967295
 800845c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008460:	3501      	adds	r5, #1
 8008462:	e7c6      	b.n	80083f2 <_printf_common+0x3e>
 8008464:	18e1      	adds	r1, r4, r3
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	2030      	movs	r0, #48	; 0x30
 800846a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800846e:	4422      	add	r2, r4
 8008470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008478:	3302      	adds	r3, #2
 800847a:	e7c7      	b.n	800840c <_printf_common+0x58>
 800847c:	2301      	movs	r3, #1
 800847e:	4622      	mov	r2, r4
 8008480:	4649      	mov	r1, r9
 8008482:	4638      	mov	r0, r7
 8008484:	47c0      	blx	r8
 8008486:	3001      	adds	r0, #1
 8008488:	d0e6      	beq.n	8008458 <_printf_common+0xa4>
 800848a:	3601      	adds	r6, #1
 800848c:	e7d9      	b.n	8008442 <_printf_common+0x8e>
	...

08008490 <_printf_i>:
 8008490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008494:	7e0f      	ldrb	r7, [r1, #24]
 8008496:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008498:	2f78      	cmp	r7, #120	; 0x78
 800849a:	4691      	mov	r9, r2
 800849c:	4680      	mov	r8, r0
 800849e:	460c      	mov	r4, r1
 80084a0:	469a      	mov	sl, r3
 80084a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80084a6:	d807      	bhi.n	80084b8 <_printf_i+0x28>
 80084a8:	2f62      	cmp	r7, #98	; 0x62
 80084aa:	d80a      	bhi.n	80084c2 <_printf_i+0x32>
 80084ac:	2f00      	cmp	r7, #0
 80084ae:	f000 80d4 	beq.w	800865a <_printf_i+0x1ca>
 80084b2:	2f58      	cmp	r7, #88	; 0x58
 80084b4:	f000 80c0 	beq.w	8008638 <_printf_i+0x1a8>
 80084b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80084c0:	e03a      	b.n	8008538 <_printf_i+0xa8>
 80084c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80084c6:	2b15      	cmp	r3, #21
 80084c8:	d8f6      	bhi.n	80084b8 <_printf_i+0x28>
 80084ca:	a101      	add	r1, pc, #4	; (adr r1, 80084d0 <_printf_i+0x40>)
 80084cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084d0:	08008529 	.word	0x08008529
 80084d4:	0800853d 	.word	0x0800853d
 80084d8:	080084b9 	.word	0x080084b9
 80084dc:	080084b9 	.word	0x080084b9
 80084e0:	080084b9 	.word	0x080084b9
 80084e4:	080084b9 	.word	0x080084b9
 80084e8:	0800853d 	.word	0x0800853d
 80084ec:	080084b9 	.word	0x080084b9
 80084f0:	080084b9 	.word	0x080084b9
 80084f4:	080084b9 	.word	0x080084b9
 80084f8:	080084b9 	.word	0x080084b9
 80084fc:	08008641 	.word	0x08008641
 8008500:	08008569 	.word	0x08008569
 8008504:	080085fb 	.word	0x080085fb
 8008508:	080084b9 	.word	0x080084b9
 800850c:	080084b9 	.word	0x080084b9
 8008510:	08008663 	.word	0x08008663
 8008514:	080084b9 	.word	0x080084b9
 8008518:	08008569 	.word	0x08008569
 800851c:	080084b9 	.word	0x080084b9
 8008520:	080084b9 	.word	0x080084b9
 8008524:	08008603 	.word	0x08008603
 8008528:	682b      	ldr	r3, [r5, #0]
 800852a:	1d1a      	adds	r2, r3, #4
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	602a      	str	r2, [r5, #0]
 8008530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008534:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008538:	2301      	movs	r3, #1
 800853a:	e09f      	b.n	800867c <_printf_i+0x1ec>
 800853c:	6820      	ldr	r0, [r4, #0]
 800853e:	682b      	ldr	r3, [r5, #0]
 8008540:	0607      	lsls	r7, r0, #24
 8008542:	f103 0104 	add.w	r1, r3, #4
 8008546:	6029      	str	r1, [r5, #0]
 8008548:	d501      	bpl.n	800854e <_printf_i+0xbe>
 800854a:	681e      	ldr	r6, [r3, #0]
 800854c:	e003      	b.n	8008556 <_printf_i+0xc6>
 800854e:	0646      	lsls	r6, r0, #25
 8008550:	d5fb      	bpl.n	800854a <_printf_i+0xba>
 8008552:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008556:	2e00      	cmp	r6, #0
 8008558:	da03      	bge.n	8008562 <_printf_i+0xd2>
 800855a:	232d      	movs	r3, #45	; 0x2d
 800855c:	4276      	negs	r6, r6
 800855e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008562:	485a      	ldr	r0, [pc, #360]	; (80086cc <_printf_i+0x23c>)
 8008564:	230a      	movs	r3, #10
 8008566:	e012      	b.n	800858e <_printf_i+0xfe>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	6820      	ldr	r0, [r4, #0]
 800856c:	1d19      	adds	r1, r3, #4
 800856e:	6029      	str	r1, [r5, #0]
 8008570:	0605      	lsls	r5, r0, #24
 8008572:	d501      	bpl.n	8008578 <_printf_i+0xe8>
 8008574:	681e      	ldr	r6, [r3, #0]
 8008576:	e002      	b.n	800857e <_printf_i+0xee>
 8008578:	0641      	lsls	r1, r0, #25
 800857a:	d5fb      	bpl.n	8008574 <_printf_i+0xe4>
 800857c:	881e      	ldrh	r6, [r3, #0]
 800857e:	4853      	ldr	r0, [pc, #332]	; (80086cc <_printf_i+0x23c>)
 8008580:	2f6f      	cmp	r7, #111	; 0x6f
 8008582:	bf0c      	ite	eq
 8008584:	2308      	moveq	r3, #8
 8008586:	230a      	movne	r3, #10
 8008588:	2100      	movs	r1, #0
 800858a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800858e:	6865      	ldr	r5, [r4, #4]
 8008590:	60a5      	str	r5, [r4, #8]
 8008592:	2d00      	cmp	r5, #0
 8008594:	bfa2      	ittt	ge
 8008596:	6821      	ldrge	r1, [r4, #0]
 8008598:	f021 0104 	bicge.w	r1, r1, #4
 800859c:	6021      	strge	r1, [r4, #0]
 800859e:	b90e      	cbnz	r6, 80085a4 <_printf_i+0x114>
 80085a0:	2d00      	cmp	r5, #0
 80085a2:	d04b      	beq.n	800863c <_printf_i+0x1ac>
 80085a4:	4615      	mov	r5, r2
 80085a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80085aa:	fb03 6711 	mls	r7, r3, r1, r6
 80085ae:	5dc7      	ldrb	r7, [r0, r7]
 80085b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80085b4:	4637      	mov	r7, r6
 80085b6:	42bb      	cmp	r3, r7
 80085b8:	460e      	mov	r6, r1
 80085ba:	d9f4      	bls.n	80085a6 <_printf_i+0x116>
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d10b      	bne.n	80085d8 <_printf_i+0x148>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	07de      	lsls	r6, r3, #31
 80085c4:	d508      	bpl.n	80085d8 <_printf_i+0x148>
 80085c6:	6923      	ldr	r3, [r4, #16]
 80085c8:	6861      	ldr	r1, [r4, #4]
 80085ca:	4299      	cmp	r1, r3
 80085cc:	bfde      	ittt	le
 80085ce:	2330      	movle	r3, #48	; 0x30
 80085d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085d8:	1b52      	subs	r2, r2, r5
 80085da:	6122      	str	r2, [r4, #16]
 80085dc:	f8cd a000 	str.w	sl, [sp]
 80085e0:	464b      	mov	r3, r9
 80085e2:	aa03      	add	r2, sp, #12
 80085e4:	4621      	mov	r1, r4
 80085e6:	4640      	mov	r0, r8
 80085e8:	f7ff fee4 	bl	80083b4 <_printf_common>
 80085ec:	3001      	adds	r0, #1
 80085ee:	d14a      	bne.n	8008686 <_printf_i+0x1f6>
 80085f0:	f04f 30ff 	mov.w	r0, #4294967295
 80085f4:	b004      	add	sp, #16
 80085f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	f043 0320 	orr.w	r3, r3, #32
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	4833      	ldr	r0, [pc, #204]	; (80086d0 <_printf_i+0x240>)
 8008604:	2778      	movs	r7, #120	; 0x78
 8008606:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800860a:	6823      	ldr	r3, [r4, #0]
 800860c:	6829      	ldr	r1, [r5, #0]
 800860e:	061f      	lsls	r7, r3, #24
 8008610:	f851 6b04 	ldr.w	r6, [r1], #4
 8008614:	d402      	bmi.n	800861c <_printf_i+0x18c>
 8008616:	065f      	lsls	r7, r3, #25
 8008618:	bf48      	it	mi
 800861a:	b2b6      	uxthmi	r6, r6
 800861c:	07df      	lsls	r7, r3, #31
 800861e:	bf48      	it	mi
 8008620:	f043 0320 	orrmi.w	r3, r3, #32
 8008624:	6029      	str	r1, [r5, #0]
 8008626:	bf48      	it	mi
 8008628:	6023      	strmi	r3, [r4, #0]
 800862a:	b91e      	cbnz	r6, 8008634 <_printf_i+0x1a4>
 800862c:	6823      	ldr	r3, [r4, #0]
 800862e:	f023 0320 	bic.w	r3, r3, #32
 8008632:	6023      	str	r3, [r4, #0]
 8008634:	2310      	movs	r3, #16
 8008636:	e7a7      	b.n	8008588 <_printf_i+0xf8>
 8008638:	4824      	ldr	r0, [pc, #144]	; (80086cc <_printf_i+0x23c>)
 800863a:	e7e4      	b.n	8008606 <_printf_i+0x176>
 800863c:	4615      	mov	r5, r2
 800863e:	e7bd      	b.n	80085bc <_printf_i+0x12c>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	6826      	ldr	r6, [r4, #0]
 8008644:	6961      	ldr	r1, [r4, #20]
 8008646:	1d18      	adds	r0, r3, #4
 8008648:	6028      	str	r0, [r5, #0]
 800864a:	0635      	lsls	r5, r6, #24
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	d501      	bpl.n	8008654 <_printf_i+0x1c4>
 8008650:	6019      	str	r1, [r3, #0]
 8008652:	e002      	b.n	800865a <_printf_i+0x1ca>
 8008654:	0670      	lsls	r0, r6, #25
 8008656:	d5fb      	bpl.n	8008650 <_printf_i+0x1c0>
 8008658:	8019      	strh	r1, [r3, #0]
 800865a:	2300      	movs	r3, #0
 800865c:	6123      	str	r3, [r4, #16]
 800865e:	4615      	mov	r5, r2
 8008660:	e7bc      	b.n	80085dc <_printf_i+0x14c>
 8008662:	682b      	ldr	r3, [r5, #0]
 8008664:	1d1a      	adds	r2, r3, #4
 8008666:	602a      	str	r2, [r5, #0]
 8008668:	681d      	ldr	r5, [r3, #0]
 800866a:	6862      	ldr	r2, [r4, #4]
 800866c:	2100      	movs	r1, #0
 800866e:	4628      	mov	r0, r5
 8008670:	f7f7 fdae 	bl	80001d0 <memchr>
 8008674:	b108      	cbz	r0, 800867a <_printf_i+0x1ea>
 8008676:	1b40      	subs	r0, r0, r5
 8008678:	6060      	str	r0, [r4, #4]
 800867a:	6863      	ldr	r3, [r4, #4]
 800867c:	6123      	str	r3, [r4, #16]
 800867e:	2300      	movs	r3, #0
 8008680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008684:	e7aa      	b.n	80085dc <_printf_i+0x14c>
 8008686:	6923      	ldr	r3, [r4, #16]
 8008688:	462a      	mov	r2, r5
 800868a:	4649      	mov	r1, r9
 800868c:	4640      	mov	r0, r8
 800868e:	47d0      	blx	sl
 8008690:	3001      	adds	r0, #1
 8008692:	d0ad      	beq.n	80085f0 <_printf_i+0x160>
 8008694:	6823      	ldr	r3, [r4, #0]
 8008696:	079b      	lsls	r3, r3, #30
 8008698:	d413      	bmi.n	80086c2 <_printf_i+0x232>
 800869a:	68e0      	ldr	r0, [r4, #12]
 800869c:	9b03      	ldr	r3, [sp, #12]
 800869e:	4298      	cmp	r0, r3
 80086a0:	bfb8      	it	lt
 80086a2:	4618      	movlt	r0, r3
 80086a4:	e7a6      	b.n	80085f4 <_printf_i+0x164>
 80086a6:	2301      	movs	r3, #1
 80086a8:	4632      	mov	r2, r6
 80086aa:	4649      	mov	r1, r9
 80086ac:	4640      	mov	r0, r8
 80086ae:	47d0      	blx	sl
 80086b0:	3001      	adds	r0, #1
 80086b2:	d09d      	beq.n	80085f0 <_printf_i+0x160>
 80086b4:	3501      	adds	r5, #1
 80086b6:	68e3      	ldr	r3, [r4, #12]
 80086b8:	9903      	ldr	r1, [sp, #12]
 80086ba:	1a5b      	subs	r3, r3, r1
 80086bc:	42ab      	cmp	r3, r5
 80086be:	dcf2      	bgt.n	80086a6 <_printf_i+0x216>
 80086c0:	e7eb      	b.n	800869a <_printf_i+0x20a>
 80086c2:	2500      	movs	r5, #0
 80086c4:	f104 0619 	add.w	r6, r4, #25
 80086c8:	e7f5      	b.n	80086b6 <_printf_i+0x226>
 80086ca:	bf00      	nop
 80086cc:	08008ca5 	.word	0x08008ca5
 80086d0:	08008cb6 	.word	0x08008cb6

080086d4 <__sflush_r>:
 80086d4:	898a      	ldrh	r2, [r1, #12]
 80086d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086da:	4605      	mov	r5, r0
 80086dc:	0710      	lsls	r0, r2, #28
 80086de:	460c      	mov	r4, r1
 80086e0:	d458      	bmi.n	8008794 <__sflush_r+0xc0>
 80086e2:	684b      	ldr	r3, [r1, #4]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	dc05      	bgt.n	80086f4 <__sflush_r+0x20>
 80086e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	dc02      	bgt.n	80086f4 <__sflush_r+0x20>
 80086ee:	2000      	movs	r0, #0
 80086f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086f6:	2e00      	cmp	r6, #0
 80086f8:	d0f9      	beq.n	80086ee <__sflush_r+0x1a>
 80086fa:	2300      	movs	r3, #0
 80086fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008700:	682f      	ldr	r7, [r5, #0]
 8008702:	6a21      	ldr	r1, [r4, #32]
 8008704:	602b      	str	r3, [r5, #0]
 8008706:	d032      	beq.n	800876e <__sflush_r+0x9a>
 8008708:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800870a:	89a3      	ldrh	r3, [r4, #12]
 800870c:	075a      	lsls	r2, r3, #29
 800870e:	d505      	bpl.n	800871c <__sflush_r+0x48>
 8008710:	6863      	ldr	r3, [r4, #4]
 8008712:	1ac0      	subs	r0, r0, r3
 8008714:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008716:	b10b      	cbz	r3, 800871c <__sflush_r+0x48>
 8008718:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800871a:	1ac0      	subs	r0, r0, r3
 800871c:	2300      	movs	r3, #0
 800871e:	4602      	mov	r2, r0
 8008720:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008722:	6a21      	ldr	r1, [r4, #32]
 8008724:	4628      	mov	r0, r5
 8008726:	47b0      	blx	r6
 8008728:	1c43      	adds	r3, r0, #1
 800872a:	89a3      	ldrh	r3, [r4, #12]
 800872c:	d106      	bne.n	800873c <__sflush_r+0x68>
 800872e:	6829      	ldr	r1, [r5, #0]
 8008730:	291d      	cmp	r1, #29
 8008732:	d82b      	bhi.n	800878c <__sflush_r+0xb8>
 8008734:	4a29      	ldr	r2, [pc, #164]	; (80087dc <__sflush_r+0x108>)
 8008736:	410a      	asrs	r2, r1
 8008738:	07d6      	lsls	r6, r2, #31
 800873a:	d427      	bmi.n	800878c <__sflush_r+0xb8>
 800873c:	2200      	movs	r2, #0
 800873e:	6062      	str	r2, [r4, #4]
 8008740:	04d9      	lsls	r1, r3, #19
 8008742:	6922      	ldr	r2, [r4, #16]
 8008744:	6022      	str	r2, [r4, #0]
 8008746:	d504      	bpl.n	8008752 <__sflush_r+0x7e>
 8008748:	1c42      	adds	r2, r0, #1
 800874a:	d101      	bne.n	8008750 <__sflush_r+0x7c>
 800874c:	682b      	ldr	r3, [r5, #0]
 800874e:	b903      	cbnz	r3, 8008752 <__sflush_r+0x7e>
 8008750:	6560      	str	r0, [r4, #84]	; 0x54
 8008752:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008754:	602f      	str	r7, [r5, #0]
 8008756:	2900      	cmp	r1, #0
 8008758:	d0c9      	beq.n	80086ee <__sflush_r+0x1a>
 800875a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800875e:	4299      	cmp	r1, r3
 8008760:	d002      	beq.n	8008768 <__sflush_r+0x94>
 8008762:	4628      	mov	r0, r5
 8008764:	f7ff fbea 	bl	8007f3c <_free_r>
 8008768:	2000      	movs	r0, #0
 800876a:	6360      	str	r0, [r4, #52]	; 0x34
 800876c:	e7c0      	b.n	80086f0 <__sflush_r+0x1c>
 800876e:	2301      	movs	r3, #1
 8008770:	4628      	mov	r0, r5
 8008772:	47b0      	blx	r6
 8008774:	1c41      	adds	r1, r0, #1
 8008776:	d1c8      	bne.n	800870a <__sflush_r+0x36>
 8008778:	682b      	ldr	r3, [r5, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0c5      	beq.n	800870a <__sflush_r+0x36>
 800877e:	2b1d      	cmp	r3, #29
 8008780:	d001      	beq.n	8008786 <__sflush_r+0xb2>
 8008782:	2b16      	cmp	r3, #22
 8008784:	d101      	bne.n	800878a <__sflush_r+0xb6>
 8008786:	602f      	str	r7, [r5, #0]
 8008788:	e7b1      	b.n	80086ee <__sflush_r+0x1a>
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	e7ad      	b.n	80086f0 <__sflush_r+0x1c>
 8008794:	690f      	ldr	r7, [r1, #16]
 8008796:	2f00      	cmp	r7, #0
 8008798:	d0a9      	beq.n	80086ee <__sflush_r+0x1a>
 800879a:	0793      	lsls	r3, r2, #30
 800879c:	680e      	ldr	r6, [r1, #0]
 800879e:	bf08      	it	eq
 80087a0:	694b      	ldreq	r3, [r1, #20]
 80087a2:	600f      	str	r7, [r1, #0]
 80087a4:	bf18      	it	ne
 80087a6:	2300      	movne	r3, #0
 80087a8:	eba6 0807 	sub.w	r8, r6, r7
 80087ac:	608b      	str	r3, [r1, #8]
 80087ae:	f1b8 0f00 	cmp.w	r8, #0
 80087b2:	dd9c      	ble.n	80086ee <__sflush_r+0x1a>
 80087b4:	6a21      	ldr	r1, [r4, #32]
 80087b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087b8:	4643      	mov	r3, r8
 80087ba:	463a      	mov	r2, r7
 80087bc:	4628      	mov	r0, r5
 80087be:	47b0      	blx	r6
 80087c0:	2800      	cmp	r0, #0
 80087c2:	dc06      	bgt.n	80087d2 <__sflush_r+0xfe>
 80087c4:	89a3      	ldrh	r3, [r4, #12]
 80087c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ca:	81a3      	strh	r3, [r4, #12]
 80087cc:	f04f 30ff 	mov.w	r0, #4294967295
 80087d0:	e78e      	b.n	80086f0 <__sflush_r+0x1c>
 80087d2:	4407      	add	r7, r0
 80087d4:	eba8 0800 	sub.w	r8, r8, r0
 80087d8:	e7e9      	b.n	80087ae <__sflush_r+0xda>
 80087da:	bf00      	nop
 80087dc:	dfbffffe 	.word	0xdfbffffe

080087e0 <_fflush_r>:
 80087e0:	b538      	push	{r3, r4, r5, lr}
 80087e2:	690b      	ldr	r3, [r1, #16]
 80087e4:	4605      	mov	r5, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	b913      	cbnz	r3, 80087f0 <_fflush_r+0x10>
 80087ea:	2500      	movs	r5, #0
 80087ec:	4628      	mov	r0, r5
 80087ee:	bd38      	pop	{r3, r4, r5, pc}
 80087f0:	b118      	cbz	r0, 80087fa <_fflush_r+0x1a>
 80087f2:	6a03      	ldr	r3, [r0, #32]
 80087f4:	b90b      	cbnz	r3, 80087fa <_fflush_r+0x1a>
 80087f6:	f7ff fa35 	bl	8007c64 <__sinit>
 80087fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0f3      	beq.n	80087ea <_fflush_r+0xa>
 8008802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008804:	07d0      	lsls	r0, r2, #31
 8008806:	d404      	bmi.n	8008812 <_fflush_r+0x32>
 8008808:	0599      	lsls	r1, r3, #22
 800880a:	d402      	bmi.n	8008812 <_fflush_r+0x32>
 800880c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800880e:	f7ff fb84 	bl	8007f1a <__retarget_lock_acquire_recursive>
 8008812:	4628      	mov	r0, r5
 8008814:	4621      	mov	r1, r4
 8008816:	f7ff ff5d 	bl	80086d4 <__sflush_r>
 800881a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800881c:	07da      	lsls	r2, r3, #31
 800881e:	4605      	mov	r5, r0
 8008820:	d4e4      	bmi.n	80087ec <_fflush_r+0xc>
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	059b      	lsls	r3, r3, #22
 8008826:	d4e1      	bmi.n	80087ec <_fflush_r+0xc>
 8008828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800882a:	f7ff fb77 	bl	8007f1c <__retarget_lock_release_recursive>
 800882e:	e7dd      	b.n	80087ec <_fflush_r+0xc>

08008830 <__swbuf_r>:
 8008830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008832:	460e      	mov	r6, r1
 8008834:	4614      	mov	r4, r2
 8008836:	4605      	mov	r5, r0
 8008838:	b118      	cbz	r0, 8008842 <__swbuf_r+0x12>
 800883a:	6a03      	ldr	r3, [r0, #32]
 800883c:	b90b      	cbnz	r3, 8008842 <__swbuf_r+0x12>
 800883e:	f7ff fa11 	bl	8007c64 <__sinit>
 8008842:	69a3      	ldr	r3, [r4, #24]
 8008844:	60a3      	str	r3, [r4, #8]
 8008846:	89a3      	ldrh	r3, [r4, #12]
 8008848:	071a      	lsls	r2, r3, #28
 800884a:	d525      	bpl.n	8008898 <__swbuf_r+0x68>
 800884c:	6923      	ldr	r3, [r4, #16]
 800884e:	b31b      	cbz	r3, 8008898 <__swbuf_r+0x68>
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	6922      	ldr	r2, [r4, #16]
 8008854:	1a98      	subs	r0, r3, r2
 8008856:	6963      	ldr	r3, [r4, #20]
 8008858:	b2f6      	uxtb	r6, r6
 800885a:	4283      	cmp	r3, r0
 800885c:	4637      	mov	r7, r6
 800885e:	dc04      	bgt.n	800886a <__swbuf_r+0x3a>
 8008860:	4621      	mov	r1, r4
 8008862:	4628      	mov	r0, r5
 8008864:	f7ff ffbc 	bl	80087e0 <_fflush_r>
 8008868:	b9e0      	cbnz	r0, 80088a4 <__swbuf_r+0x74>
 800886a:	68a3      	ldr	r3, [r4, #8]
 800886c:	3b01      	subs	r3, #1
 800886e:	60a3      	str	r3, [r4, #8]
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	1c5a      	adds	r2, r3, #1
 8008874:	6022      	str	r2, [r4, #0]
 8008876:	701e      	strb	r6, [r3, #0]
 8008878:	6962      	ldr	r2, [r4, #20]
 800887a:	1c43      	adds	r3, r0, #1
 800887c:	429a      	cmp	r2, r3
 800887e:	d004      	beq.n	800888a <__swbuf_r+0x5a>
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	07db      	lsls	r3, r3, #31
 8008884:	d506      	bpl.n	8008894 <__swbuf_r+0x64>
 8008886:	2e0a      	cmp	r6, #10
 8008888:	d104      	bne.n	8008894 <__swbuf_r+0x64>
 800888a:	4621      	mov	r1, r4
 800888c:	4628      	mov	r0, r5
 800888e:	f7ff ffa7 	bl	80087e0 <_fflush_r>
 8008892:	b938      	cbnz	r0, 80088a4 <__swbuf_r+0x74>
 8008894:	4638      	mov	r0, r7
 8008896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008898:	4621      	mov	r1, r4
 800889a:	4628      	mov	r0, r5
 800889c:	f000 f806 	bl	80088ac <__swsetup_r>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d0d5      	beq.n	8008850 <__swbuf_r+0x20>
 80088a4:	f04f 37ff 	mov.w	r7, #4294967295
 80088a8:	e7f4      	b.n	8008894 <__swbuf_r+0x64>
	...

080088ac <__swsetup_r>:
 80088ac:	b538      	push	{r3, r4, r5, lr}
 80088ae:	4b2a      	ldr	r3, [pc, #168]	; (8008958 <__swsetup_r+0xac>)
 80088b0:	4605      	mov	r5, r0
 80088b2:	6818      	ldr	r0, [r3, #0]
 80088b4:	460c      	mov	r4, r1
 80088b6:	b118      	cbz	r0, 80088c0 <__swsetup_r+0x14>
 80088b8:	6a03      	ldr	r3, [r0, #32]
 80088ba:	b90b      	cbnz	r3, 80088c0 <__swsetup_r+0x14>
 80088bc:	f7ff f9d2 	bl	8007c64 <__sinit>
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088c6:	0718      	lsls	r0, r3, #28
 80088c8:	d422      	bmi.n	8008910 <__swsetup_r+0x64>
 80088ca:	06d9      	lsls	r1, r3, #27
 80088cc:	d407      	bmi.n	80088de <__swsetup_r+0x32>
 80088ce:	2309      	movs	r3, #9
 80088d0:	602b      	str	r3, [r5, #0]
 80088d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	f04f 30ff 	mov.w	r0, #4294967295
 80088dc:	e034      	b.n	8008948 <__swsetup_r+0x9c>
 80088de:	0758      	lsls	r0, r3, #29
 80088e0:	d512      	bpl.n	8008908 <__swsetup_r+0x5c>
 80088e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088e4:	b141      	cbz	r1, 80088f8 <__swsetup_r+0x4c>
 80088e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088ea:	4299      	cmp	r1, r3
 80088ec:	d002      	beq.n	80088f4 <__swsetup_r+0x48>
 80088ee:	4628      	mov	r0, r5
 80088f0:	f7ff fb24 	bl	8007f3c <_free_r>
 80088f4:	2300      	movs	r3, #0
 80088f6:	6363      	str	r3, [r4, #52]	; 0x34
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088fe:	81a3      	strh	r3, [r4, #12]
 8008900:	2300      	movs	r3, #0
 8008902:	6063      	str	r3, [r4, #4]
 8008904:	6923      	ldr	r3, [r4, #16]
 8008906:	6023      	str	r3, [r4, #0]
 8008908:	89a3      	ldrh	r3, [r4, #12]
 800890a:	f043 0308 	orr.w	r3, r3, #8
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	6923      	ldr	r3, [r4, #16]
 8008912:	b94b      	cbnz	r3, 8008928 <__swsetup_r+0x7c>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800891a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800891e:	d003      	beq.n	8008928 <__swsetup_r+0x7c>
 8008920:	4621      	mov	r1, r4
 8008922:	4628      	mov	r0, r5
 8008924:	f000 f850 	bl	80089c8 <__smakebuf_r>
 8008928:	89a0      	ldrh	r0, [r4, #12]
 800892a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800892e:	f010 0301 	ands.w	r3, r0, #1
 8008932:	d00a      	beq.n	800894a <__swsetup_r+0x9e>
 8008934:	2300      	movs	r3, #0
 8008936:	60a3      	str	r3, [r4, #8]
 8008938:	6963      	ldr	r3, [r4, #20]
 800893a:	425b      	negs	r3, r3
 800893c:	61a3      	str	r3, [r4, #24]
 800893e:	6923      	ldr	r3, [r4, #16]
 8008940:	b943      	cbnz	r3, 8008954 <__swsetup_r+0xa8>
 8008942:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008946:	d1c4      	bne.n	80088d2 <__swsetup_r+0x26>
 8008948:	bd38      	pop	{r3, r4, r5, pc}
 800894a:	0781      	lsls	r1, r0, #30
 800894c:	bf58      	it	pl
 800894e:	6963      	ldrpl	r3, [r4, #20]
 8008950:	60a3      	str	r3, [r4, #8]
 8008952:	e7f4      	b.n	800893e <__swsetup_r+0x92>
 8008954:	2000      	movs	r0, #0
 8008956:	e7f7      	b.n	8008948 <__swsetup_r+0x9c>
 8008958:	2000006c 	.word	0x2000006c

0800895c <_sbrk_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	; (8008978 <_sbrk_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7f8 fc00 	bl	800116c <_sbrk>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_sbrk_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_sbrk_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	20004b9c 	.word	0x20004b9c

0800897c <__swhatbuf_r>:
 800897c:	b570      	push	{r4, r5, r6, lr}
 800897e:	460c      	mov	r4, r1
 8008980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008984:	2900      	cmp	r1, #0
 8008986:	b096      	sub	sp, #88	; 0x58
 8008988:	4615      	mov	r5, r2
 800898a:	461e      	mov	r6, r3
 800898c:	da0d      	bge.n	80089aa <__swhatbuf_r+0x2e>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008994:	f04f 0100 	mov.w	r1, #0
 8008998:	bf0c      	ite	eq
 800899a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800899e:	2340      	movne	r3, #64	; 0x40
 80089a0:	2000      	movs	r0, #0
 80089a2:	6031      	str	r1, [r6, #0]
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	b016      	add	sp, #88	; 0x58
 80089a8:	bd70      	pop	{r4, r5, r6, pc}
 80089aa:	466a      	mov	r2, sp
 80089ac:	f000 f848 	bl	8008a40 <_fstat_r>
 80089b0:	2800      	cmp	r0, #0
 80089b2:	dbec      	blt.n	800898e <__swhatbuf_r+0x12>
 80089b4:	9901      	ldr	r1, [sp, #4]
 80089b6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80089ba:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80089be:	4259      	negs	r1, r3
 80089c0:	4159      	adcs	r1, r3
 80089c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089c6:	e7eb      	b.n	80089a0 <__swhatbuf_r+0x24>

080089c8 <__smakebuf_r>:
 80089c8:	898b      	ldrh	r3, [r1, #12]
 80089ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80089cc:	079d      	lsls	r5, r3, #30
 80089ce:	4606      	mov	r6, r0
 80089d0:	460c      	mov	r4, r1
 80089d2:	d507      	bpl.n	80089e4 <__smakebuf_r+0x1c>
 80089d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	6123      	str	r3, [r4, #16]
 80089dc:	2301      	movs	r3, #1
 80089de:	6163      	str	r3, [r4, #20]
 80089e0:	b002      	add	sp, #8
 80089e2:	bd70      	pop	{r4, r5, r6, pc}
 80089e4:	ab01      	add	r3, sp, #4
 80089e6:	466a      	mov	r2, sp
 80089e8:	f7ff ffc8 	bl	800897c <__swhatbuf_r>
 80089ec:	9900      	ldr	r1, [sp, #0]
 80089ee:	4605      	mov	r5, r0
 80089f0:	4630      	mov	r0, r6
 80089f2:	f7ff fb0f 	bl	8008014 <_malloc_r>
 80089f6:	b948      	cbnz	r0, 8008a0c <__smakebuf_r+0x44>
 80089f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089fc:	059a      	lsls	r2, r3, #22
 80089fe:	d4ef      	bmi.n	80089e0 <__smakebuf_r+0x18>
 8008a00:	f023 0303 	bic.w	r3, r3, #3
 8008a04:	f043 0302 	orr.w	r3, r3, #2
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	e7e3      	b.n	80089d4 <__smakebuf_r+0xc>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	6020      	str	r0, [r4, #0]
 8008a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a14:	81a3      	strh	r3, [r4, #12]
 8008a16:	9b00      	ldr	r3, [sp, #0]
 8008a18:	6163      	str	r3, [r4, #20]
 8008a1a:	9b01      	ldr	r3, [sp, #4]
 8008a1c:	6120      	str	r0, [r4, #16]
 8008a1e:	b15b      	cbz	r3, 8008a38 <__smakebuf_r+0x70>
 8008a20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a24:	4630      	mov	r0, r6
 8008a26:	f000 f81d 	bl	8008a64 <_isatty_r>
 8008a2a:	b128      	cbz	r0, 8008a38 <__smakebuf_r+0x70>
 8008a2c:	89a3      	ldrh	r3, [r4, #12]
 8008a2e:	f023 0303 	bic.w	r3, r3, #3
 8008a32:	f043 0301 	orr.w	r3, r3, #1
 8008a36:	81a3      	strh	r3, [r4, #12]
 8008a38:	89a3      	ldrh	r3, [r4, #12]
 8008a3a:	431d      	orrs	r5, r3
 8008a3c:	81a5      	strh	r5, [r4, #12]
 8008a3e:	e7cf      	b.n	80089e0 <__smakebuf_r+0x18>

08008a40 <_fstat_r>:
 8008a40:	b538      	push	{r3, r4, r5, lr}
 8008a42:	4d07      	ldr	r5, [pc, #28]	; (8008a60 <_fstat_r+0x20>)
 8008a44:	2300      	movs	r3, #0
 8008a46:	4604      	mov	r4, r0
 8008a48:	4608      	mov	r0, r1
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	602b      	str	r3, [r5, #0]
 8008a4e:	f7f8 fb64 	bl	800111a <_fstat>
 8008a52:	1c43      	adds	r3, r0, #1
 8008a54:	d102      	bne.n	8008a5c <_fstat_r+0x1c>
 8008a56:	682b      	ldr	r3, [r5, #0]
 8008a58:	b103      	cbz	r3, 8008a5c <_fstat_r+0x1c>
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	bd38      	pop	{r3, r4, r5, pc}
 8008a5e:	bf00      	nop
 8008a60:	20004b9c 	.word	0x20004b9c

08008a64 <_isatty_r>:
 8008a64:	b538      	push	{r3, r4, r5, lr}
 8008a66:	4d06      	ldr	r5, [pc, #24]	; (8008a80 <_isatty_r+0x1c>)
 8008a68:	2300      	movs	r3, #0
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	4608      	mov	r0, r1
 8008a6e:	602b      	str	r3, [r5, #0]
 8008a70:	f7f8 fb63 	bl	800113a <_isatty>
 8008a74:	1c43      	adds	r3, r0, #1
 8008a76:	d102      	bne.n	8008a7e <_isatty_r+0x1a>
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	b103      	cbz	r3, 8008a7e <_isatty_r+0x1a>
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	20004b9c 	.word	0x20004b9c

08008a84 <_init>:
 8008a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a86:	bf00      	nop
 8008a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a8a:	bc08      	pop	{r3}
 8008a8c:	469e      	mov	lr, r3
 8008a8e:	4770      	bx	lr

08008a90 <_fini>:
 8008a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a92:	bf00      	nop
 8008a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a96:	bc08      	pop	{r3}
 8008a98:	469e      	mov	lr, r3
 8008a9a:	4770      	bx	lr
