INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/Binary2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary2BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DisplayController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DoubbleDabble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubbleDabble
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/SevenSegDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
