{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629810840566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629810840566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 24 15:14:00 2021 " "Processing started: Tue Aug 24 15:14:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629810840566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810840566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_4bit -c Addierwerk_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_4bit -c Addierwerk_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810840566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629810840897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629810840897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-HA_rtl " "Found design unit 1: HA-HA_rtl" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847100 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810847100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-FA_rtl " "Found design unit 1: FA-FA_rtl" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847102 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aw_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aw_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AW-AW_4B_rtl " "Found design unit 1: AW-AW_4B_rtl" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847103 ""} { "Info" "ISGN_ENTITY_NAME" "1 AW " "Found entity 1: AW" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810847103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aw/tb_aw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aw/tb_aw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_AW-AW_BEH " "Found design unit 1: TB_AW-AW_BEH" {  } { { "../../VHDL_beh/tb_AW/TB_AW.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AW/TB_AW.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847104 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_AW " "Found entity 1: TB_AW" {  } { { "../../VHDL_beh/tb_AW/TB_AW.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AW/TB_AW.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810847104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810847104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AW " "Elaborating entity \"AW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629810847128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA HA:HA1 " "Elaborating entity \"HA\" for hierarchy \"HA:HA1\"" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "HA1" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629810847131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:FA1 " "Elaborating entity \"FA\" for hierarchy \"FA:FA1\"" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "FA1" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629810847137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629810847499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629810847677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629810847677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629810847710 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629810847710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629810847710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629810847710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629810847729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 24 15:14:07 2021 " "Processing ended: Tue Aug 24 15:14:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629810847729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629810847729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629810847729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810847729 ""}
