<stg><name>fir_Pipeline_loop</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="37" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %sext_ln44_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %sext_ln44

]]></Node>
<StgValue><ssdm name="sext_ln44_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="37" op_0_bw="25">
<![CDATA[
newFuncRoot:3 %sext_ln44_cast = sext i25 %sext_ln44_read

]]></Node>
<StgValue><ssdm name="sext_ln44_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 57, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i37 %sext_ln44_cast, i37 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln48 = icmp_eq  i6 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln48 = br i1 %icmp_ln48, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:2 %add_ln48 = add i6 %i_1, i6 63

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
.split:3 %zext_ln49 = zext i6 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %shift_reg_addr = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="6">
<![CDATA[
.split:5 %shift_reg_load = load i6 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %c_addr = getelementptr i16 %c, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="6">
<![CDATA[
.split:8 %c_load = load i6 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %store_ln48 = store i6 %add_ln48, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="6">
<![CDATA[
.split:5 %shift_reg_load = load i6 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="16">
<![CDATA[
.split:6 %sext_ln49 = sext i16 %shift_reg_load

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="6">
<![CDATA[
.split:8 %c_load = load i6 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="16">
<![CDATA[
.split:9 %sext_ln49_1 = sext i16 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %shift_reg_addr_1 = getelementptr i16 %shift_reg, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.split:14 %store_ln50 = store i16 %shift_reg_load, i6 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
:0 %acc_1 = load i37 %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="37">
<![CDATA[
:2 %empty = trunc i37 %acc_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 57, i64 57, i64 57

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="37" op_0_bw="32">
<![CDATA[
.split:11 %sext_ln49_2 = sext i32 %mul_ln49

]]></Node>
<StgValue><ssdm name="sext_ln49_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split:12 %acc_2 = add i37 %sext_ln49_2, i37 %acc_1

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31">
<![CDATA[
.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %acc_01_out, i31 %empty

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split:12 %acc_2 = add i37 %sext_ln49_2, i37 %acc_1

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="37" op_1_bw="37" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:16 %store_ln49 = store i37 %acc_2, i37 %acc

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="sext_ln44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln44"/></StgValue>
</port>
<port id="66" name="acc_01_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_01_out"/></StgValue>
</port>
<port id="67" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="acc" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_69" to="i" fromId="69" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i25" to="sext_ln44_read" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="sext_ln44" to="sext_ln44_read" fromId="65" toId="10">
</dataflow>
<dataflow id="75" from="sext_ln44_read" to="sext_ln44_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="i" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="79" from="sext_ln44_cast" to="store_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="80" from="acc" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="81" from="i" to="i_1" fromId="9" toId="15">
</dataflow>
<dataflow id="82" from="i_1" to="icmp_ln48" fromId="15" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln48" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="icmp_ln48" to="br_ln48" fromId="16" toId="17">
</dataflow>
<dataflow id="86" from="i_1" to="i_cast" fromId="15" toId="18">
</dataflow>
<dataflow id="87" from="i_1" to="add_ln48" fromId="15" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln48" fromId="88" toId="19">
</dataflow>
<dataflow id="90" from="add_ln48" to="zext_ln49" fromId="19" toId="20">
</dataflow>
<dataflow id="91" from="shift_reg" to="shift_reg_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_92" to="shift_reg_addr" fromId="92" toId="21">
</dataflow>
<dataflow id="94" from="zext_ln49" to="shift_reg_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="95" from="shift_reg_addr" to="shift_reg_load" fromId="21" toId="22">
</dataflow>
<dataflow id="96" from="c" to="c_addr" fromId="68" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_92" to="c_addr" fromId="92" toId="23">
</dataflow>
<dataflow id="98" from="i_cast" to="c_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="99" from="c_addr" to="c_load" fromId="23" toId="24">
</dataflow>
<dataflow id="100" from="add_ln48" to="store_ln48" fromId="19" toId="25">
</dataflow>
<dataflow id="101" from="i" to="store_ln48" fromId="9" toId="25">
</dataflow>
<dataflow id="102" from="shift_reg_addr" to="shift_reg_load" fromId="21" toId="26">
</dataflow>
<dataflow id="103" from="shift_reg_load" to="sext_ln49" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="c_addr" to="c_load" fromId="23" toId="28">
</dataflow>
<dataflow id="105" from="c_load" to="sext_ln49_1" fromId="28" toId="29">
</dataflow>
<dataflow id="106" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="30">
</dataflow>
<dataflow id="107" from="sext_ln49" to="mul_ln49" fromId="27" toId="30">
</dataflow>
<dataflow id="108" from="shift_reg" to="shift_reg_addr_1" fromId="67" toId="31">
</dataflow>
<dataflow id="109" from="StgValue_92" to="shift_reg_addr_1" fromId="92" toId="31">
</dataflow>
<dataflow id="110" from="i_cast" to="shift_reg_addr_1" fromId="18" toId="31">
</dataflow>
<dataflow id="111" from="shift_reg_load" to="store_ln50" fromId="26" toId="32">
</dataflow>
<dataflow id="112" from="shift_reg_addr_1" to="store_ln50" fromId="31" toId="32">
</dataflow>
<dataflow id="113" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="33">
</dataflow>
<dataflow id="114" from="sext_ln49" to="mul_ln49" fromId="27" toId="33">
</dataflow>
<dataflow id="115" from="acc" to="acc_1" fromId="8" toId="34">
</dataflow>
<dataflow id="116" from="acc_1" to="empty" fromId="34" toId="35">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="36">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specpipeline_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="123" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="36">
</dataflow>
<dataflow id="124" from="StgValue_121" to="specpipeline_ln0" fromId="121" toId="36">
</dataflow>
<dataflow id="126" from="p_str" to="specpipeline_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="127" toId="37">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty_12" fromId="129" toId="37">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty_12" fromId="129" toId="37">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty_12" fromId="129" toId="37">
</dataflow>
<dataflow id="133" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="38">
</dataflow>
<dataflow id="134" from="sext_ln49" to="mul_ln49" fromId="27" toId="38">
</dataflow>
<dataflow id="135" from="mul_ln49" to="sext_ln49_2" fromId="38" toId="39">
</dataflow>
<dataflow id="136" from="sext_ln49_2" to="acc_2" fromId="39" toId="40">
</dataflow>
<dataflow id="137" from="acc_1" to="acc_2" fromId="34" toId="40">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="138" toId="41">
</dataflow>
<dataflow id="141" from="empty_6" to="specloopname_ln44" fromId="140" toId="41">
</dataflow>
<dataflow id="142" from="sext_ln49_2" to="acc_2" fromId="39" toId="42">
</dataflow>
<dataflow id="143" from="acc_1" to="acc_2" fromId="34" toId="42">
</dataflow>
<dataflow id="144" from="acc_2" to="store_ln49" fromId="42" toId="43">
</dataflow>
<dataflow id="145" from="acc" to="store_ln49" fromId="8" toId="43">
</dataflow>
<dataflow id="147" from="_ssdm_op_Write.ap_auto.i31P0A" to="write_ln0" fromId="146" toId="45">
</dataflow>
<dataflow id="148" from="acc_01_out" to="write_ln0" fromId="66" toId="45">
</dataflow>
<dataflow id="149" from="empty" to="write_ln0" fromId="35" toId="45">
</dataflow>
<dataflow id="150" from="icmp_ln48" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="151" from="icmp_ln48" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="152" from="icmp_ln48" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="153" from="icmp_ln48" to="StgValue_5" fromId="16" toId="5">
</dataflow>
</dataflows>


</stg>
