{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/ansiportlist_2/no_arch": {
        "test_name": "full/ansiportlist_2/no_arch",
        "input_blif": "ansiportlist_2.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/ansiportlist/no_arch": {
        "test_name": "full/ansiportlist/no_arch",
        "input_blif": "ansiportlist.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/binops/no_arch": {
        "test_name": "full/binops/no_arch",
        "input_blif": "binops.blif",
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 25121,
        "latch": 558,
        "Adder": 5085,
        "generic logic size": 4,
        "Longest Path": 1513,
        "Average Path": 5,
        "Estimated LUTs": 26522,
        "Total Node": 30765
    },
    "full/blob_merge/no_arch": {
        "test_name": "full/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 34203,
        "latch": 558,
        "Longest Path": 1521,
        "Average Path": 5,
        "Estimated LUTs": 34203,
        "Total Node": 34762
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 29,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 29,
        "Total Node": 42
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 13,
        "Po": 12,
        "logic element": 312,
        "latch": 72,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 312,
        "Total Node": 386
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 3.8,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 4.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 128,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 128,
        "Total Node": 172
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "input_blif": "bm_sfifo_rtl.blif",
        "exit": 1,
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 9149,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 895,
        "Average Path": 5,
        "Estimated LUTs": 9401,
        "Total Node": 12913
    },
    "full/cf_cordic_v_18_18_18/no_arch": {
        "test_name": "full/cf_cordic_v_18_18_18/no_arch",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 12298,
        "latch": 2052,
        "Longest Path": 895,
        "Average Path": 5,
        "Estimated LUTs": 12298,
        "Total Node": 14351
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1988,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 245,
        "Average Path": 5,
        "Estimated LUTs": 2020,
        "Total Node": 2781
    },
    "full/cf_cordic_v_8_8_8/no_arch": {
        "test_name": "full/cf_cordic_v_8_8_8/no_arch",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2585,
        "latch": 432,
        "Longest Path": 245,
        "Average Path": 5,
        "Estimated LUTs": 2585,
        "Total Node": 3018
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 14380,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 324,
        "Average Path": 9,
        "Estimated LUTs": 15000,
        "Total Node": 17591
    },
    "full/cf_fft_256_8/no_arch": {
        "test_name": "full/cf_fft_256_8/no_arch",
        "input_blif": "cf_fft_256_8.blif",
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 24004,
        "latch": 2631,
        "Longest Path": 613,
        "Average Path": 9,
        "Estimated LUTs": 24004,
        "Total Node": 26636
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 1055.2,
        "techmap_time(ms)": 930.4,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4423,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 136,
        "Average Path": 5,
        "Estimated LUTs": 4423,
        "Total Node": 7403
    },
    "full/cf_fir_24_16_16/no_arch": {
        "test_name": "full/cf_fir_24_16_16/no_arch",
        "input_blif": "cf_fir_24_16_16.blif",
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 43252,
        "latch": 2116,
        "Longest Path": 166,
        "Average Path": 5,
        "Estimated LUTs": 43252,
        "Total Node": 45369
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 22.1,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 336,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 45,
        "Average Path": 5,
        "Estimated LUTs": 336,
        "Total Node": 544
    },
    "full/cf_fir_3_8_8/no_arch": {
        "test_name": "full/cf_fir_3_8_8/no_arch",
        "input_blif": "cf_fir_3_8_8.blif",
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 1881,
        "latch": 148,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 1881,
        "Total Node": 2030
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 53.3,
        "techmap_time(ms)": 31.3,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 43.4,
        "techmap_time(ms)": 32.8,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 851,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 129,
        "Average Path": 6,
        "Estimated LUTs": 861,
        "Total Node": 1182
    },
    "full/diffeq1/no_arch": {
        "test_name": "full/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5760,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 6,
        "Estimated LUTs": 5760,
        "Total Node": 5954
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 41.1,
        "techmap_time(ms)": 17.7,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 453,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 121,
        "Average Path": 5,
        "Estimated LUTs": 463,
        "Total Node": 687
    },
    "full/diffeq2/no_arch": {
        "test_name": "full/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5362,
        "latch": 96,
        "Longest Path": 1465,
        "Average Path": 5,
        "Estimated LUTs": 5362,
        "Total Node": 5459
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 1364,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 131,
        "Average Path": 5,
        "Estimated LUTs": 1435,
        "Total Node": 1602
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 4788,
        "latch": 202,
        "Longest Path": 223,
        "Average Path": 5,
        "Estimated LUTs": 4788,
        "Total Node": 4991
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 25,
        "logic element": 112,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 112,
        "Total Node": 116
    },
    "full/iir1/no_arch": {
        "test_name": "full/iir1/no_arch",
        "input_blif": "iir1.blif",
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 25,
        "logic element": 112,
        "latch": 2,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 112,
        "Total Node": 116
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 31,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 48
    },
    "full/iir_no_combinational/no_arch": {
        "test_name": "full/iir_no_combinational/no_arch",
        "input_blif": "iir_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 44,
        "latch": 8,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 44,
        "Total Node": 53
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 144,
        "latch": 7,
        "Adder": 13,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 154,
        "Total Node": 167
    },
    "full/matmul/no_arch": {
        "test_name": "full/matmul/no_arch",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 7,
        "logic element": 204,
        "latch": 15,
        "Longest Path": 50,
        "Average Path": 5,
        "Estimated LUTs": 204,
        "Total Node": 221
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 8699,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1085,
        "Average Path": 5,
        "Estimated LUTs": 8929,
        "Total Node": 9619
    },
    "full/oc54_cpu/no_arch": {
        "test_name": "full/oc54_cpu/no_arch",
        "input_blif": "oc54_cpu.blif",
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 10543,
        "latch": 419,
        "Longest Path": 1307,
        "Average Path": 5,
        "Estimated LUTs": 10543,
        "Total Node": 10963
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3256,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 105,
        "Average Path": 5,
        "Estimated LUTs": 3394,
        "Total Node": 3998
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3489,
        "latch": 599,
        "Longest Path": 188,
        "Average Path": 5,
        "Estimated LUTs": 3489,
        "Total Node": 4089
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 6836,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 358,
        "Average Path": 5,
        "Estimated LUTs": 7219,
        "Total Node": 8056
    },
    "full/sha/no_arch": {
        "test_name": "full/sha/no_arch",
        "input_blif": "sha.blif",
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 7421,
        "latch": 910,
        "Longest Path": 900,
        "Average Path": 5,
        "Estimated LUTs": 7421,
        "Total Node": 8332
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 15063,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 5,
        "Estimated LUTs": 15090,
        "Total Node": 29021
    },
    "full/stereovision1/no_arch": {
        "test_name": "full/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 46497,
        "latch": 11449,
        "Longest Path": 231,
        "Average Path": 5,
        "Estimated LUTs": 46497,
        "Total Node": 57947
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12163,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 5,
        "Estimated LUTs": 12177,
        "Total Node": 41786
    },
    "full/stereovision2/no_arch": {
        "test_name": "full/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "exec_time(ms)": 106115.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 116521,
        "latch": 16281,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 116521,
        "Total Node": 132803
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 22.9,
        "exec_time(ms)": 112.5,
        "techmap_time(ms)": 74,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1565,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1861,
        "Total Node": 1694
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 98.4,
        "techmap_time(ms)": 74.5,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1612,
        "latch": 99,
        "Longest Path": 132,
        "Average Path": 6,
        "Estimated LUTs": 1612,
        "Total Node": 1713
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "exit": 1,
        "leaks": 2
    },
    "full/stereovision0/no_arch": {
        "test_name": "full/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "exit": 6
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 55,
        "techmap_time(ms)": 33.4,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 795,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 62,
        "Average Path": 5,
        "Estimated LUTs": 840,
        "Total Node": 1012
    },
    "full/ch_intrinsics/no_arch": {
        "test_name": "full/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 51.9,
        "techmap_time(ms)": 35.6,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1383,
        "latch": 464,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 1383,
        "Total Node": 1849
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 802.8,
        "exec_time(ms)": 16563.9,
        "techmap_time(ms)": 14221.2,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 132359,
        "latch": 7877,
        "Adder": 4878,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5639,
        "Average Path": 6,
        "Estimated LUTs": 135838,
        "Total Node": 146532
    },
    "full/LU8PEEng/no_arch": {
        "test_name": "full/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "exit": 1,
        "max_rss(MiB)": 1460.4,
        "exec_time(ms)": 19255.5,
        "techmap_time(ms)": 15264
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "exit": 1,
        "leaks": 2
    },
    "full/mcml/no_arch": {
        "test_name": "full/mcml/no_arch",
        "input_blif": "mcml.blif",
        "exit": 6
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 274.9,
        "techmap_time(ms)": 255.3,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 47,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 80
    },
    "full/memory_controller/no_arch": {
        "test_name": "full/memory_controller/no_arch",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 3,
        "Pi": 18,
        "Po": 12,
        "logic element": 501,
        "latch": 152,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 501,
        "Total Node": 656
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 520.2,
        "techmap_time(ms)": 408.2,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 3769,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 643,
        "Average Path": 5,
        "Estimated LUTs": 3769,
        "Total Node": 4766
    },
    "full/mkPktMerge/no_arch": {
        "test_name": "full/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 132.3,
        "exec_time(ms)": 642.6,
        "techmap_time(ms)": 334.3,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 26578,
        "latch": 7839,
        "Longest Path": 653,
        "Average Path": 7,
        "Estimated LUTs": 26578,
        "Total Node": 34421
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
