// Seed: 3082984108
module module_0 ();
  assign id_1 = id_1;
  assign module_2.id_2 = 0;
  wire id_2;
endmodule
module module_1;
  always_comb id_1 = id_1;
  id_2(
      1
  );
  wire id_3, id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    output wand id_6,
    input wand id_7,
    output tri1 id_8
    , id_21,
    output logic id_9,
    output uwire id_10,
    input logic id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    output tri id_15
    , id_22,
    input wand id_16,
    input tri0 id_17,
    input tri id_18,
    output tri0 id_19
);
  tri1 id_23;
  assign id_19 = 1;
  always begin : LABEL_0
    id_9 <= id_11;
    $display(1, id_21);
  end
  module_0 modCall_1 ();
  assign id_23 = id_3;
endmodule
