{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686416505814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686416505816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 20:01:45 2023 " "Processing started: Sat Jun 10 20:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686416505816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416505816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416505816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686416505971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686416505971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686416510925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416510925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/choine_digital_led.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/choine_digital_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 choice_digital_led " "Found entity 1: choice_digital_led" {  } { { "output_files/choine_digital_led.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/output_files/choine_digital_led.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686416510926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416510926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/convert_value_to_digital_led.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/convert_value_to_digital_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_value_to_digital_led " "Found entity 1: convert_value_to_digital_led" {  } { { "output_files/convert_value_to_digital_led.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/output_files/convert_value_to_digital_led.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686416510927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416510927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indicator_number.v 1 1 " "Found 1 design units, including 1 entities, in source file indicator_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicator_number " "Found entity 1: indicator_number" {  } { { "indicator_number.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/indicator_number.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686416510927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416510927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_screen " "Found entity 1: draw_screen" {  } { { "draw_screen.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686416510928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416510928 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "draw_screen.v(31) " "Verilog HDL Instantiation warning at draw_screen.v(31): instance has no name" {  } { { "draw_screen.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686416510928 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calculator.v(71) " "Verilog HDL Instantiation warning at calculator.v(71): instance has no name" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686416510929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686416510941 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_reg calculator.v(23) " "Verilog HDL or VHDL warning at calculator.v(23): object \"button_reg\" assigned a value but never read" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686416510942 "|calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index_num calculator.v(39) " "Verilog HDL or VHDL warning at calculator.v(39): object \"index_num\" assigned a value but never read" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686416510942 "|calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_clk calculator.v(58) " "Verilog HDL or VHDL warning at calculator.v(58): object \"draw_clk\" assigned a value but never read" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686416510942 "|calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_screen draw_screen:comb_15 " "Elaborating entity \"draw_screen\" for hierarchy \"draw_screen:comb_15\"" {  } { { "calculator.v" "comb_15" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686416510942 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "indicator\[7\] draw_screen.v(8) " "Output port \"indicator\[7\]\" at draw_screen.v(8) has no driver" {  } { { "draw_screen.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686416510943 "|calculator|draw_screen:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_value_to_digital_led draw_screen:comb_15\|convert_value_to_digital_led:comb_3 " "Elaborating entity \"convert_value_to_digital_led\" for hierarchy \"draw_screen:comb_15\|convert_value_to_digital_led:comb_3\"" {  } { { "draw_screen.v" "comb_3" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686416510946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indicator_number draw_screen:comb_15\|indicator_number:storage_draw_struct " "Elaborating entity \"indicator_number\" for hierarchy \"draw_screen:comb_15\|indicator_number:storage_draw_struct\"" {  } { { "draw_screen.v" "storage_draw_struct" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686416510946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 indicator_number.v(27) " "Verilog HDL assignment warning at indicator_number.v(27): truncated value with size 4 to match size of target (3)" {  } { { "indicator_number.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/indicator_number.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686416510947 "|calculator|draw_screen:comb_15|indicator_number:storage_draw_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choice_digital_led draw_screen:comb_15\|choice_digital_led:choice_dl " "Elaborating entity \"choice_digital_led\" for hierarchy \"draw_screen:comb_15\|choice_digital_led:choice_dl\"" {  } { { "draw_screen.v" "choice_dl" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/draw_screen.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686416510947 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1686416510958 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686416510958 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686416510958 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686416511177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "key_out\[0\] VCC " "Pin \"key_out\[0\]\" is stuck at VCC" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686416511192 "|calculator|key_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "key_out\[1\] VCC " "Pin \"key_out\[1\]\" is stuck at VCC" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686416511192 "|calculator|key_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "key_out\[2\] GND " "Pin \"key_out\[2\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686416511192 "|calculator|key_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "key_out\[3\] VCC " "Pin \"key_out\[3\]\" is stuck at VCC" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686416511192 "|calculator|key_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[7\] GND " "Pin \"indicator\[7\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/Users/christmas/Desktop/quartus/work/calculator-cyclone4/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686416511192 "|calculator|indicator[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686416511192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686416511235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686416511440 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686416511440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686416511440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686416511440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686416511475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 20:01:51 2023 " "Processing ended: Sat Jun 10 20:01:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686416511475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686416511475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686416511475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686416511475 ""}
