Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 05:51:33 2024
| Host         : DB3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1092 register/latch pins with no clock driven by root clock pin: uclkconv/clk_inter_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uled/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: useg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3688 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.045       -0.045                      1                  135        0.131        0.000                      0                  135        2.633        0.000                       0                   112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clk_out2_cpuclk  {1.223 12.092}     21.739          46.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk       38.470        0.000                      0                   98        0.131        0.000                      0                   98       21.239        0.000                       0                   100  
  clk_out2_cpuclk        8.666        0.000                      0                    5        0.229        0.000                      0                    5       10.370        0.000                       0                     8  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  clk_out2_cpuclk       -0.045       -0.045                      1                    4        9.203        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_cpuclk    clk_out1_cpuclk          6.610        0.000                      0                   32       12.085        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.470ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.890ns (18.617%)  route 3.891ns (81.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 41.429 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          2.179     2.231    useg/cnt[31]_i_2__0_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.355 r  useg/cnt[28]_i_1__0/O
                         net (fo=1, routed)           0.000     2.355    useg/cnt[28]
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.443    41.429    useg/clk_out1
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[28]/C
                         clock pessimism             -0.506    40.923    
                         clock uncertainty           -0.175    40.748    
    SLICE_X50Y50         FDCE (Setup_fdce_C_D)        0.077    40.825    useg/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 38.470    

Slack (MET) :             38.674ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.890ns (19.427%)  route 3.691ns (80.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 41.429 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.980     2.032    useg/cnt[31]_i_2__0_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.156 r  useg/cnt[29]_i_1__0/O
                         net (fo=1, routed)           0.000     2.156    useg/cnt[29]
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.443    41.429    useg/clk_out1
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[29]/C
                         clock pessimism             -0.506    40.923    
                         clock uncertainty           -0.175    40.748    
    SLICE_X50Y50         FDCE (Setup_fdce_C_D)        0.081    40.829    useg/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         40.829    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 38.674    

Slack (MET) :             38.677ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.828ns (17.774%)  route 3.830ns (82.226%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 41.434 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.566    -2.432    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.976 f  uclkconv/enter_cnt_reg[7]/Q
                         net (fo=3, routed)           0.825    -1.151    uclkconv/enter_cnt_reg_n_0_[7]
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.124    -1.027 r  uclkconv/enter_cnt[31]_i_9/O
                         net (fo=1, routed)           0.802    -0.225    uclkconv/enter_cnt[31]_i_9_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 f  uclkconv/enter_cnt[31]_i_4/O
                         net (fo=31, routed)          2.203     2.103    uclkconv/enter_cnt[31]_i_4_n_0
    SLICE_X28Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.227 r  uclkconv/enter_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.227    uclkconv/enter_cnt[8]
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.447    41.434    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[8]/C
                         clock pessimism             -0.387    41.047    
                         clock uncertainty           -0.175    40.872    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.032    40.904    uclkconv/enter_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                 38.677    

Slack (MET) :             38.832ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.391%)  route 3.674ns (81.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 41.434 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.566    -2.432    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.976 f  uclkconv/enter_cnt_reg[7]/Q
                         net (fo=3, routed)           0.825    -1.151    uclkconv/enter_cnt_reg_n_0_[7]
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.124    -1.027 r  uclkconv/enter_cnt[31]_i_9/O
                         net (fo=1, routed)           0.802    -0.225    uclkconv/enter_cnt[31]_i_9_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 f  uclkconv/enter_cnt[31]_i_4/O
                         net (fo=31, routed)          2.047     1.947    uclkconv/enter_cnt[31]_i_4_n_0
    SLICE_X28Y45         LUT5 (Prop_lut5_I1_O)        0.124     2.071 r  uclkconv/enter_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.071    uclkconv/enter_cnt[7]
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.447    41.434    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
                         clock pessimism             -0.387    41.047    
                         clock uncertainty           -0.175    40.872    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.031    40.903    uclkconv/enter_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                 38.832    

Slack (MET) :             38.870ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.890ns (19.841%)  route 3.596ns (80.159%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 41.440 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.884     1.936    useg/cnt[31]_i_2__0_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.060 r  useg/cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    useg/cnt[24]
    SLICE_X52Y49         FDCE                                         r  useg/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.453    41.440    useg/clk_out1
    SLICE_X52Y49         FDCE                                         r  useg/cnt_reg[24]/C
                         clock pessimism             -0.412    41.028    
                         clock uncertainty           -0.175    40.853    
    SLICE_X52Y49         FDCE (Setup_fdce_C_D)        0.077    40.930    useg/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         40.930    
                         arrival time                          -2.060    
  -------------------------------------------------------------------
                         slack                                 38.870    

Slack (MET) :             38.938ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.890ns (20.138%)  route 3.530ns (79.862%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 41.440 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.818     1.870    useg/cnt[31]_i_2__0_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.994 r  useg/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    useg/cnt[23]
    SLICE_X50Y49         FDCE                                         r  useg/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.453    41.440    useg/clk_out1
    SLICE_X50Y49         FDCE                                         r  useg/cnt_reg[23]/C
                         clock pessimism             -0.412    41.028    
                         clock uncertainty           -0.175    40.853    
    SLICE_X50Y49         FDCE (Setup_fdce_C_D)        0.079    40.932    useg/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         40.932    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 38.938    

Slack (MET) :             38.982ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.890ns (20.837%)  route 3.381ns (79.163%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 41.429 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.670     1.722    useg/cnt[31]_i_2__0_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  useg/cnt[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    useg/cnt[31]
    SLICE_X52Y50         FDCE                                         r  useg/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.443    41.429    useg/clk_out1
    SLICE_X52Y50         FDCE                                         r  useg/cnt_reg[31]/C
                         clock pessimism             -0.506    40.923    
                         clock uncertainty           -0.175    40.748    
    SLICE_X52Y50         FDCE (Setup_fdce_C_D)        0.079    40.827    useg/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                 38.982    

Slack (MET) :             39.021ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.317%)  route 3.458ns (80.683%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 41.434 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.566    -2.432    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.976 f  uclkconv/enter_cnt_reg[7]/Q
                         net (fo=3, routed)           0.825    -1.151    uclkconv/enter_cnt_reg_n_0_[7]
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.124    -1.027 r  uclkconv/enter_cnt[31]_i_9/O
                         net (fo=1, routed)           0.802    -0.225    uclkconv/enter_cnt[31]_i_9_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124    -0.101 f  uclkconv/enter_cnt[31]_i_4/O
                         net (fo=31, routed)          1.831     1.731    uclkconv/enter_cnt[31]_i_4_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.124     1.855 r  uclkconv/enter_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.855    uclkconv/enter_cnt[12]
    SLICE_X28Y46         FDCE                                         r  uclkconv/enter_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.447    41.434    uclkconv/clk_out1
    SLICE_X28Y46         FDCE                                         r  uclkconv/enter_cnt_reg[12]/C
                         clock pessimism             -0.412    41.022    
                         clock uncertainty           -0.175    40.847    
    SLICE_X28Y46         FDCE (Setup_fdce_C_D)        0.029    40.876    uclkconv/enter_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 39.021    

Slack (MET) :             39.060ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.890ns (21.225%)  route 3.303ns (78.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 41.429 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.592     1.644    useg/cnt[31]_i_2__0_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.768 r  useg/cnt[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    useg/cnt[30]
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.443    41.429    useg/clk_out1
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[30]/C
                         clock pessimism             -0.506    40.923    
                         clock uncertainty           -0.175    40.748    
    SLICE_X50Y50         FDCE (Setup_fdce_C_D)        0.079    40.827    useg/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 39.060    

Slack (MET) :             39.106ns  (required time - arrival time)
  Source:                 useg/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.890ns (21.711%)  route 3.209ns (78.289%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 41.429 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.572    -2.426    useg/clk_out1
    SLICE_X50Y47         FDCE                                         r  useg/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  useg/cnt_reg[14]/Q
                         net (fo=2, routed)           0.891    -1.017    useg/cnt_reg_n_0_[14]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.893 r  useg/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.821    -0.072    useg/cnt[31]_i_7__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.052 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          1.498     1.550    useg/cnt[31]_i_2__0_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.674 r  useg/cnt[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.674    useg/cnt[27]
    SLICE_X53Y50         FDCE                                         r  useg/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.443    41.429    useg/clk_out1
    SLICE_X53Y50         FDCE                                         r  useg/cnt_reg[27]/C
                         clock pessimism             -0.506    40.923    
                         clock uncertainty           -0.175    40.748    
    SLICE_X53Y50         FDCE (Setup_fdce_C_D)        0.031    40.779    useg/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                 39.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 useg/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.763%)  route 0.267ns (51.237%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.567    -0.543    useg/clk_out1
    SLICE_X52Y49         FDCE                                         r  useg/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  useg/cnt_reg[24]/Q
                         net (fo=2, routed)           0.154    -0.225    useg/cnt_reg_n_0_[24]
    SLICE_X52Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          0.113    -0.067    useg/cnt[31]_i_4__0_n_0
    SLICE_X52Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.022 r  useg/cnt[31]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.022    useg/cnt[31]
    SLICE_X52Y50         FDCE                                         r  useg/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.835    -0.312    useg/clk_out1
    SLICE_X52Y50         FDCE                                         r  useg/cnt_reg[31]/C
                         clock pessimism              0.038    -0.274    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.121    -0.153    useg/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 useg/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.254ns (40.849%)  route 0.368ns (59.151%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.567    -0.543    useg/clk_out1
    SLICE_X52Y49         FDCE                                         r  useg/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  useg/cnt_reg[24]/Q
                         net (fo=2, routed)           0.154    -0.225    useg/cnt_reg_n_0_[24]
    SLICE_X52Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          0.214     0.034    useg/cnt[31]_i_4__0_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.079 r  useg/cnt[30]_i_1__0/O
                         net (fo=1, routed)           0.000     0.079    useg/cnt[30]
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.835    -0.312    useg/clk_out1
    SLICE_X50Y50         FDCE                                         r  useg/cnt_reg[30]/C
                         clock pessimism              0.038    -0.274    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.121    -0.153    useg/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 useg/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.254ns (41.851%)  route 0.353ns (58.149%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.567    -0.543    useg/clk_out1
    SLICE_X52Y49         FDCE                                         r  useg/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  useg/cnt_reg[24]/Q
                         net (fo=2, routed)           0.154    -0.225    useg/cnt_reg_n_0_[24]
    SLICE_X52Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          0.199     0.019    useg/cnt[31]_i_4__0_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.064 r  useg/cnt[27]_i_1__0/O
                         net (fo=1, routed)           0.000     0.064    useg/cnt[27]
    SLICE_X53Y50         FDCE                                         r  useg/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.835    -0.312    useg/clk_out1
    SLICE_X53Y50         FDCE                                         r  useg/cnt_reg[27]/C
                         clock pessimism              0.038    -0.274    
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.092    -0.182    useg/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uled/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.989%)  route 0.394ns (63.011%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.562    -0.547    uled/clk_out1
    SLICE_X41Y51         FDCE                                         r  uled/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  uled/cnt_reg[24]/Q
                         net (fo=2, routed)           0.148    -0.258    uled/cnt_reg_n_0_[24]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  uled/cnt[31]_i_4/O
                         net (fo=32, routed)          0.245     0.032    uled/cnt[31]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.077 r  uled/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     0.077    uled/cnt[18]
    SLICE_X41Y49         FDCE                                         r  uled/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.834    -0.314    uled/clk_out1
    SLICE_X41Y49         FDCE                                         r  uled/cnt_reg[18]/C
                         clock pessimism              0.038    -0.276    
    SLICE_X41Y49         FDCE (Hold_fdce_C_D)         0.092    -0.184    uled/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uled/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.921%)  route 0.367ns (59.079%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.564    -0.546    uled/clk_out1
    SLICE_X42Y48         FDCE                                         r  uled/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  uled/cnt_reg[16]/Q
                         net (fo=2, routed)           0.159    -0.222    uled/cnt_reg_n_0_[16]
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  uled/cnt[31]_i_5/O
                         net (fo=32, routed)          0.208     0.030    uled/cnt[31]_i_5_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.075 r  uled/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     0.075    uled/cnt[26]
    SLICE_X41Y51         FDCE                                         r  uled/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uled/clk_out1
    SLICE_X41Y51         FDCE                                         r  uled/cnt_reg[26]/C
                         clock pessimism              0.038    -0.278    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.092    -0.186    uled/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uled/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.929%)  route 0.395ns (63.071%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.562    -0.547    uled/clk_out1
    SLICE_X41Y51         FDCE                                         r  uled/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  uled/cnt_reg[24]/Q
                         net (fo=2, routed)           0.148    -0.258    uled/cnt_reg_n_0_[24]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  uled/cnt[31]_i_4/O
                         net (fo=32, routed)          0.246     0.033    uled/cnt[31]_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.078 r  uled/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     0.078    uled/cnt[17]
    SLICE_X41Y49         FDCE                                         r  uled/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.834    -0.314    uled/clk_out1
    SLICE_X41Y49         FDCE                                         r  uled/cnt_reg[17]/C
                         clock pessimism              0.038    -0.276    
    SLICE_X41Y49         FDCE (Hold_fdce_C_D)         0.091    -0.185    uled/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 useg/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.565    -0.544    useg/clk_out1
    SLICE_X53Y50         FDCE                                         r  useg/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  useg/clkout_reg/Q
                         net (fo=4, routed)           0.168    -0.235    useg/clkout_reg_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.190 r  useg/clkout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    useg/clkout_i_1__0_n_0
    SLICE_X53Y50         FDCE                                         r  useg/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.835    -0.312    useg/clk_out1
    SLICE_X53Y50         FDCE                                         r  useg/clkout_reg/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.091    -0.453    useg/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uled/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.564    -0.546    uled/clk_out1
    SLICE_X42Y47         FDCE                                         r  uled/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  uled/clkout_reg/Q
                         net (fo=3, routed)           0.175    -0.206    uled/clkout_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  uled/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.161    uled/clkout_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  uled/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.834    -0.314    uled/clk_out1
    SLICE_X42Y47         FDCE                                         r  uled/clkout_reg/C
                         clock pessimism             -0.232    -0.546    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120    -0.426    uled/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uled/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.563    -0.547    uled/clk_out1
    SLICE_X39Y46         FDCE                                         r  uled/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  uled/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.225    uled/cnt_reg_n_0_[0]
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.180 r  uled/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    uled/cnt[0]
    SLICE_X39Y46         FDCE                                         r  uled/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uled/clk_out1
    SLICE_X39Y46         FDCE                                         r  uled/cnt_reg[0]/C
                         clock pessimism             -0.231    -0.547    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091    -0.456    uled/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 useg/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.566    -0.544    useg/clk_out1
    SLICE_X52Y45         FDCE                                         r  useg/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  useg/cnt_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.192    useg/cnt_reg_n_0_[0]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  useg/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.147    useg/cnt[0]
    SLICE_X52Y45         FDCE                                         r  useg/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.837    -0.311    useg/clk_out1
    SLICE_X52Y45         FDCE                                         r  useg/cnt_reg[0]/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X52Y45         FDCE (Hold_fdce_C_D)         0.120    -0.424    useg/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         43.478      41.323     BUFGCTRL_X0Y1   ucpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X42Y47    uled/clkout_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X39Y46    uled/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X41Y47    uled/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X41Y47    uled/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X41Y48    uled/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X42Y48    uled/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X41Y48    uled/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X42Y48    uled/cnt_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y45    uled/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y45    uled/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y45    uled/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y46    uled/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y46    uled/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X41Y46    uled/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X28Y44    uclkconv/enter_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X28Y46    uclkconv/enter_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X53Y50    useg/clkout_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X28Y44    uclkconv/enter_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y47    useg/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y47    useg/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y47    useg/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X53Y47    useg/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y48    useg/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X52Y48    useg/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y48    useg/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y48    useg/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y49    useg/cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X50Y49    useg/cnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        8.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        2.057ns  (logic 0.934ns (45.414%)  route 1.123ns (54.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.668    -0.085    uclkconv/udb/enter_out
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.152     0.067 r  uclkconv/udb/firstTime_i_5/O
                         net (fo=1, routed)           0.454     0.521    uIFetch/active_reg
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.326     0.847 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000     0.847    uclkconv/firstTime_reg_1
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.635    
                         clock uncertainty           -0.154     9.480    
    SLICE_X32Y45         FDPE (Setup_fdpe_C_D)        0.032     9.512    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.331ns  (logic 0.580ns (43.586%)  route 0.751ns (56.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 10.047 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 f  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.751    -0.003    uclkconv/udb/enter_out
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.121 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000     0.121    uclkconv/udb_n_2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.446    10.047    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.636    
                         clock uncertainty           -0.154     9.481    
    SLICE_X32Y47         FDPE (Setup_fdpe_C_D)        0.032     9.513    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.190ns  (logic 0.580ns (48.753%)  route 0.610ns (51.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.610    -0.144    uclkconv/udb/enter_out
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124    -0.020 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    -0.020    uclkconv/udb_n_1
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.635    
                         clock uncertainty           -0.154     9.480    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.032     9.512    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  9.533    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk rise@22.962ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.859ns  (logic 0.583ns (67.887%)  route 0.276ns (32.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 20.916 - 22.962 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 9.660 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    13.571 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    14.824    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     6.338 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     7.998    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.094 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565     9.660    uclkconv/clk_out2
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.459    10.119 r  uclkconv/inter_ack_reg/Q
                         net (fo=2, routed)           0.276    10.395    uclkconv/inter_ack
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124    10.519 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    10.519    uclkconv/clk_inter_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    24.370 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.551    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    17.797 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    19.379    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.470 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    20.916    uclkconv/clk_out2
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.408    20.507    
                         clock uncertainty           -0.154    20.353    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    20.382    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         20.382    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             19.736ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out2_cpuclk rise@22.962ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.811%)  route 1.188ns (67.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 20.916 - 22.962 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.668    -0.085    uclkconv/udb/enter_out
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.039 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.519     0.558    uclkconv/udb/signal_out_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    24.370 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.551    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    17.797 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    19.379    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.470 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    20.916    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.386    20.529    
                         clock uncertainty           -0.154    20.375    
    SLICE_X31Y45         FDCE (Setup_fdce_C_D)       -0.081    20.294    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                 19.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.798%)  route 0.151ns (44.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 11.777 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 r  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.151    11.844    uclkconv/udb/active
    SLICE_X32Y46         LUT6 (Prop_lut6_I3_O)        0.045    11.889 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    11.889    uclkconv/udb_n_1
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    11.777    uclkconv/clk_out2
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    11.562    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.098    11.660    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -11.660    
                         arrival time                          11.889    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uclkconv/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@1.223ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 0.907 - 1.223 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 0.676 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     1.469 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.909    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -0.416 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504     0.088    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.114 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563     0.676    uclkconv/clk_out2
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.817 r  uclkconv/clk_inter_reg/Q
                         net (fo=2, routed)           0.168     0.986    uclkconv/inter_clk
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.031 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000     1.031    uclkconv/clk_inter_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     1.657 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.138    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -0.503 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.046    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.075 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832     0.907    uclkconv/clk_out2
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.231     0.676    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     0.767    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 uclkconv/firstTime_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 11.777 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDPE (Prop_fdpe_C_Q)         0.146    11.692 r  uclkconv/firstTime_reg/Q
                         net (fo=3, routed)           0.185    11.877    uIFetch/firstTime
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045    11.922 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    11.922    uclkconv/firstTime_reg_1
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    11.777    uclkconv/clk_out2
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.546    
    SLICE_X32Y45         FDPE (Hold_fdpe_C_D)         0.098    11.644    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          11.922    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.388ns  (logic 0.191ns (49.236%)  route 0.197ns (50.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns = ( 11.778 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 r  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.197    11.890    uclkconv/udb/active
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.045    11.935 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    11.935    uclkconv/udb_n_2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.833    11.778    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.547    
    SLICE_X32Y47         FDPE (Hold_fdpe_C_D)         0.098    11.645    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -11.645    
                         arrival time                          11.935    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 uclkconv/udb/last_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@1.223ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.363%)  route 0.326ns (63.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 0.907 - 1.223 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 0.676 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     1.469 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.909    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -0.416 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504     0.088    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.114 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563     0.676    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     0.817 f  uclkconv/udb/last_signal_reg/Q
                         net (fo=1, routed)           0.156     0.973    uclkconv/udb/last_signal
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.018 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.169     1.188    uclkconv/udb/signal_out_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     1.657 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.138    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -0.503 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.046    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.075 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832     0.907    uclkconv/udb/clk_out2
    SLICE_X31Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.231     0.676    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.066     0.742    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 1.223 12.092 }
Period(ns):         21.739
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         21.739      19.584     BUFGCTRL_X0Y2   ucpuclk/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         21.739      20.490     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         21.739      20.739     SLICE_X32Y45    uclkconv/firstTime_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X32Y46    uclkconv/inter_ack_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X31Y45    uclkconv/udb/last_signal_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X31Y45    uclkconv/udb/signal_out_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         21.739      20.739     SLICE_X32Y47    uclkconv/active_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         21.739      20.739     SLICE_X33Y46    uclkconv/clk_inter_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       21.739      138.261    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/signal_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/signal_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.870      10.370     SLICE_X33Y46    uclkconv/clk_inter_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.870      10.370     SLICE_X33Y46    uclkconv/clk_inter_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y45    uclkconv/firstTime_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y45    uclkconv/firstTime_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X32Y46    uclkconv/inter_ack_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X32Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y45    uclkconv/firstTime_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y45    uclkconv/firstTime_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X32Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X32Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y47    uclkconv/active_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X32Y47    uclkconv/active_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/last_signal_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/last_signal_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/signal_out_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X31Y45    uclkconv/udb/signal_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   ucpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.045ns,  Total Violation       -0.045ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.223ns  (clk_out2_cpuclk rise@22.962ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        4.120ns  (logic 0.220ns (5.339%)  route 3.900ns (94.661%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 20.916 - 22.962 ) 
    Source Clock Delay      (SCD):    -5.754ns = ( 15.985 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    23.217 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.471    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    15.985 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    17.645    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.741 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.240    19.981    uclkconv/clk_out1
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.124    20.105 f  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    20.105    uclkconv/clk_inter_i_1_n_0
    SLICE_X33Y46         FDRE                                         f  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    24.370 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.551    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    17.797 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    19.379    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.470 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    20.916    uclkconv/clk_out2
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.590    20.326    
                         clock uncertainty           -0.295    20.031    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    20.060    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.952ns (27.152%)  route 2.554ns (72.848%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 10.047 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.567    -2.431    uclkconv/clk_out1
    SLICE_X28Y47         FDCE                                         r  uclkconv/enter_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  uclkconv/enter_cnt_reg[16]/Q
                         net (fo=4, routed)           0.874    -1.101    uclkconv/enter_cnt_reg_n_0_[16]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.124    -0.977 r  uclkconv/active_i_8/O
                         net (fo=1, routed)           0.667    -0.310    uclkconv/active_i_8_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    -0.186 r  uclkconv/active_i_7/O
                         net (fo=1, routed)           0.557     0.371    uclkconv/active_i_7_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.495 r  uclkconv/active_i_3/O
                         net (fo=1, routed)           0.456     0.952    uclkconv/udb/enter_cnt_reg[24]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000     1.076    uclkconv/udb_n_2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.446    10.047    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.458    
                         clock uncertainty           -0.295     9.163    
    SLICE_X32Y47         FDPE (Setup_fdpe_C_D)        0.032     9.195    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.220ns (5.327%)  route 3.910ns (94.673%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -5.754ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.249    -1.749    uclkconv/udb/clk_out1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    -1.625 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    -1.625    uclkconv/udb_n_1
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.457    
                         clock uncertainty           -0.295     9.162    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.032     9.194    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.220ns (5.344%)  route 3.897ns (94.656%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -5.754ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.236    -1.762    uIFetch/clk_out1
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    -1.638 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    -1.638    uclkconv/firstTime_reg_1
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.457    
                         clock uncertainty           -0.295     9.162    
    SLICE_X32Y45         FDPE (Setup_fdpe_C_D)        0.032     9.194    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                 10.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.203ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.360ns  (logic 0.071ns (5.220%)  route 1.289ns (94.780%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns = ( 33.517 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.785    43.154    uclkconv/udb/clk_out1
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.045    43.199 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    43.199    uclkconv/udb_n_2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.833    33.517    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.604    
                         clock uncertainty            0.295    33.898    
    SLICE_X32Y47         FDPE (Hold_fdpe_C_D)         0.098    33.996    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -33.996    
                         arrival time                          43.199    
  -------------------------------------------------------------------
                         slack                                  9.203    

Slack (MET) :             9.214ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.371ns  (logic 0.071ns (5.181%)  route 1.300ns (94.819%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 33.516 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.796    43.165    uIFetch/clk_out1
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.045    43.210 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    43.210    uclkconv/firstTime_reg_1
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    33.516    uclkconv/clk_out2
    SLICE_X32Y45         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.603    
                         clock uncertainty            0.295    33.897    
    SLICE_X32Y45         FDPE (Hold_fdpe_C_D)         0.098    33.995    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -33.995    
                         arrival time                          43.210    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.227ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.383ns  (logic 0.071ns (5.133%)  route 1.312ns (94.867%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 33.516 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.808    43.177    uclkconv/udb/clk_out1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.045    43.222 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    43.222    uclkconv/udb_n_1
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    33.516    uclkconv/clk_out2
    SLICE_X32Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.603    
                         clock uncertainty            0.295    33.897    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.098    33.995    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -33.995    
                         arrival time                          43.222    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             20.094ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.516ns  (clk_out2_cpuclk rise@22.962ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.374ns  (logic 0.071ns (5.167%)  route 1.303ns (94.833%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 22.646 - 22.962 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.799    43.168    uclkconv/clk_out1
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.045    43.213 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    43.213    uclkconv/clk_inter_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    23.396 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    23.877    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    21.236 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    21.786    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.815 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    22.646    uclkconv/clk_out2
    SLICE_X33Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism              0.087    22.733    
                         clock uncertainty            0.295    23.028    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091    23.119    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                        -23.119    
                         arrival time                          43.213    
  -------------------------------------------------------------------
                         slack                                 20.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        2.136ns  (logic 0.583ns (27.296%)  route 1.553ns (72.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 41.435 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.118    33.536    uclkconv/enter_cnt0
    SLICE_X28Y48         FDCE                                         f  uclkconv/enter_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.448    41.435    uclkconv/clk_out1
    SLICE_X28Y48         FDCE                                         r  uclkconv/enter_cnt_reg[17]/C
                         clock pessimism             -0.590    40.845    
                         clock uncertainty           -0.295    40.551    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.405    40.146    uclkconv/enter_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -33.536    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        2.136ns  (logic 0.583ns (27.296%)  route 1.553ns (72.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 41.435 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.118    33.536    uclkconv/enter_cnt0
    SLICE_X28Y48         FDCE                                         f  uclkconv/enter_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.448    41.435    uclkconv/clk_out1
    SLICE_X28Y48         FDCE                                         r  uclkconv/enter_cnt_reg[19]/C
                         clock pessimism             -0.590    40.845    
                         clock uncertainty           -0.295    40.551    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.405    40.146    uclkconv/enter_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -33.536    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        2.136ns  (logic 0.583ns (27.296%)  route 1.553ns (72.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 41.435 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          1.118    33.536    uclkconv/enter_cnt0
    SLICE_X28Y48         FDCE                                         f  uclkconv/enter_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.448    41.435    uclkconv/clk_out1
    SLICE_X28Y48         FDCE                                         r  uclkconv/enter_cnt_reg[24]/C
                         clock pessimism             -0.590    40.845    
                         clock uncertainty           -0.295    40.551    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.405    40.146    uclkconv/enter_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -33.536    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.956ns  (logic 0.583ns (29.799%)  route 1.373ns (70.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 41.435 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.938    33.356    uclkconv/enter_cnt0
    SLICE_X28Y47         FDCE                                         f  uclkconv/enter_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.448    41.435    uclkconv/clk_out1
    SLICE_X28Y47         FDCE                                         r  uclkconv/enter_cnt_reg[16]/C
                         clock pessimism             -0.590    40.845    
                         clock uncertainty           -0.295    40.551    
    SLICE_X28Y47         FDCE (Recov_fdce_C_CLR)     -0.405    40.146    uclkconv/enter_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -33.356    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.943ns  (logic 0.583ns (30.011%)  route 1.360ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.924    33.343    uclkconv/enter_cnt0
    SLICE_X31Y49         FDCE                                         f  uclkconv/enter_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X31Y49         FDCE                                         r  uclkconv/enter_cnt_reg[25]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.343    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.943ns  (logic 0.583ns (30.011%)  route 1.360ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.924    33.343    uclkconv/enter_cnt0
    SLICE_X31Y49         FDCE                                         f  uclkconv/enter_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X31Y49         FDCE                                         r  uclkconv/enter_cnt_reg[27]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.343    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.943ns  (logic 0.583ns (30.011%)  route 1.360ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.924    33.343    uclkconv/enter_cnt0
    SLICE_X31Y49         FDCE                                         f  uclkconv/enter_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X31Y49         FDCE                                         r  uclkconv/enter_cnt_reg[29]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.343    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.943ns  (logic 0.583ns (30.011%)  route 1.360ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.924    33.343    uclkconv/enter_cnt0
    SLICE_X31Y49         FDCE                                         f  uclkconv/enter_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X31Y49         FDCE                                         r  uclkconv/enter_cnt_reg[31]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.343    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.880ns  (logic 0.583ns (31.009%)  route 1.297ns (68.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 41.435 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.862    33.280    uclkconv/enter_cnt0
    SLICE_X28Y49         FDCE                                         f  uclkconv/enter_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.448    41.435    uclkconv/clk_out1
    SLICE_X28Y49         FDCE                                         r  uclkconv/enter_cnt_reg[26]/C
                         clock pessimism             -0.590    40.845    
                         clock uncertainty           -0.295    40.551    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.405    40.146    uclkconv/enter_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -33.280    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.943ns  (logic 0.583ns (30.011%)  route 1.360ns (69.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 31.400 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.566    31.400    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.459    31.859 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.435    32.294    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.418 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.924    33.343    uclkconv/enter_cnt0
    SLICE_X30Y49         FDCE                                         f  uclkconv/enter_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X30Y49         FDCE                                         r  uclkconv/enter_cnt_reg[21]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    40.230    uclkconv/enter_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         40.230    
                         arrival time                         -33.343    
  -------------------------------------------------------------------
                         slack                                  6.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.085ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.553%)  route 0.346ns (64.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.194    12.084    uclkconv/enter_cnt0
    SLICE_X30Y46         FDCE                                         f  uclkconv/enter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X30Y46         FDCE                                         r  uclkconv/enter_cnt_reg[10]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.084    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.553%)  route 0.346ns (64.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.194    12.084    uclkconv/enter_cnt0
    SLICE_X30Y46         FDCE                                         f  uclkconv/enter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X30Y46         FDCE                                         r  uclkconv/enter_cnt_reg[11]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.084    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.553%)  route 0.346ns (64.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.194    12.084    uclkconv/enter_cnt0
    SLICE_X30Y46         FDCE                                         f  uclkconv/enter_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X30Y46         FDCE                                         r  uclkconv/enter_cnt_reg[9]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.084    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.093ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.070%)  route 0.354ns (64.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.201    12.091    uclkconv/enter_cnt0
    SLICE_X30Y45         FDCE                                         f  uclkconv/enter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X30Y45         FDCE                                         r  uclkconv/enter_cnt_reg[4]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.149ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.602ns  (logic 0.191ns (31.746%)  route 0.411ns (68.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.258    12.148    uclkconv/enter_cnt0
    SLICE_X30Y47         FDCE                                         f  uclkconv/enter_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X30Y47         FDCE                                         r  uclkconv/enter_cnt_reg[13]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X30Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.000    uclkconv/enter_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                          12.148    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.602ns  (logic 0.191ns (31.746%)  route 0.411ns (68.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.258    12.148    uclkconv/enter_cnt0
    SLICE_X30Y47         FDCE                                         f  uclkconv/enter_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X30Y47         FDCE                                         r  uclkconv/enter_cnt_reg[14]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X30Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.000    uclkconv/enter_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                          12.148    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.602ns  (logic 0.191ns (31.746%)  route 0.411ns (68.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.258    12.148    uclkconv/enter_cnt0
    SLICE_X30Y47         FDCE                                         f  uclkconv/enter_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X30Y47         FDCE                                         r  uclkconv/enter_cnt_reg[15]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X30Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.000    uclkconv/enter_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                          12.148    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.184ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.612ns  (logic 0.191ns (31.226%)  route 0.421ns (68.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.268    12.158    uclkconv/enter_cnt0
    SLICE_X28Y45         FDCE                                         f  uclkconv/enter_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[5]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X28Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.025    uclkconv/enter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                          12.158    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.184ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.612ns  (logic 0.191ns (31.226%)  route 0.421ns (68.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.268    12.158    uclkconv/enter_cnt0
    SLICE_X28Y45         FDCE                                         f  uclkconv/enter_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[6]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X28Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.025    uclkconv/enter_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                          12.158    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.184ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.612ns  (logic 0.191ns (31.226%)  route 0.421ns (68.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns = ( 11.547 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.564    11.547    uclkconv/clk_out2
    SLICE_X32Y47         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.146    11.693 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.152    11.845    uclkconv/active
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.890 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.268    12.158    uclkconv/enter_cnt0
    SLICE_X28Y45         FDCE                                         f  uclkconv/enter_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X28Y45         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X28Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.025    uclkconv/enter_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                          12.158    
  -------------------------------------------------------------------
                         slack                                 12.184    





