EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# LPC1317FBD64,551
#
DEF LPC1317FBD64,551 U 0 40 Y Y 1 L N
F0 "U" -1703 1903 50 H V L BNN
F1 "LPC1317FBD64,551" 1202 1904 50 H V L BNN
F2 "SOT314-2" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "2kB" 0 0 50 H I L BNN "SRAM1"
F5 "51" 0 0 50 H I L BNN "GPIO"
F6 "8kB" 0 0 50 H I L BNN "SRAM0"
F7 "no" 0 0 50 H I L BNN "USB"
F8 "4kB" 0 0 50 H I L BNN "EEPROM"
F9 "64kB" 0 0 50 H I L BNN "FLASH"
F10 "-" 0 0 50 H I L BNN "SRAM_USB"
DRAW
S -1700 -1800 1700 1800 0 0 10 f
X PIO1_19/~DTR~/SSEL1 3 1800 100 100 L 40 40 0 0 B 
X ~RESET~/PIO0_0 4 -1800 1700 100 R 40 40 0 0 B 
X PIO0_1/CLKOUT/CT32B0_MAT2 5 -1800 1600 100 R 40 40 0 0 B 
X XTALIN 8 1800 -1300 100 L 40 40 0 0 I 
X XTALOUT 9 1800 -1700 100 L 40 40 0 0 O 
X PIO0_20/CT16B1_CAP0 11 -1800 -300 100 R 40 40 0 0 B 
X PIO0_2/SSEL0/CT16B0_CAP0 13 -1800 1500 100 R 40 40 0 0 B 
X PIO1_20/~DSR~/SCK1 18 1800 0 100 L 40 40 0 0 B 
X PIO0_3 19 -1800 1400 100 R 40 40 0 0 B 
X PIO0_4/SCL 20 -1800 1300 100 R 40 40 0 0 B 
X PIO0_5/SDA 21 -1800 1200 100 R 40 40 0 0 B 
X PIO0_21/CT16B1_MAT0/MOSI1 22 -1800 -400 100 R 40 40 0 0 B 
X PIO1_0/CT32B1_MAT0 1 1800 1700 100 L 40 40 0 0 B 
X PIO0_6/R/SCK0 29 -1800 1100 100 R 40 40 0 0 B 
X PIO0_7/~CTS~ 30 -1800 1000 100 R 40 40 0 0 B 
X PIO1_21/~DCD~/MISO1 35 1800 -100 100 L 40 40 0 0 B 
X PIO0_8/MISO0/CT16B0_MAT0 36 -1800 900 100 R 40 40 0 0 B 
X PIO0_9/MOSI0/CT16B0_MAT1/SWO 37 -1800 800 100 R 40 40 0 0 B 
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 38 -1800 700 100 R 40 40 0 0 B 
X PIO0_22/AD6/CT16B1_MAT1/MISO1 40 -1800 -500 100 R 40 40 0 0 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 42 -1800 600 100 R 40 40 0 0 B 
X TMS/PIO0_12/AD1/CT32B1_CAP0 44 -1800 500 100 R 40 40 0 0 B 
X TDO/PIO0_13/AD2/CT32B1_MAT0 45 -1800 400 100 R 40 40 0 0 B 
X ~TRST~/PIO0_14/AD3/CT32B1_MAT1 46 -1800 300 100 R 40 40 0 0 B 
X PIO1_22/~RI~/MOSI1 51 1800 -200 100 L 40 40 0 0 B 
X SWDIO/PIO0_15/AD4/CT32B1_MAT2 52 -1800 200 100 R 40 40 0 0 B 
X PIO0_16/AD5/CT32B1_MAT3/WAKEUP 53 -1800 100 100 R 40 40 0 0 B 
X VSS 7 -1800 -1600 100 R 40 40 0 0 W 
X VSS 54 -1800 -1600 100 R 40 40 0 0 W 
X PIO0_23/AD7 56 -1800 -600 100 R 40 40 0 0 B 
X VDD 10 -1800 -1000 100 R 40 40 0 0 W 
X VDD 33 -1800 -1000 100 R 40 40 0 0 W 
X VDD 58 -1800 -1000 100 R 40 40 0 0 W 
X PIO0_17/~RTS~/CT32B0_CAP0/SCLK 60 -1800 0 100 R 40 40 0 0 B 
X PIO0_18/RXD/CT32B0_MAT0 61 -1800 -100 100 R 40 40 0 0 B 
X PIO0_19/TXD/CT32B0_MAT1 62 -1800 -200 100 R 40 40 0 0 B 
X PIO1_1/CT32B1_MAT1 17 1800 1600 100 L 40 40 0 0 B 
X PIO1_2/CT32B1_MAT2 34 1800 1500 100 L 40 40 0 0 B 
X PIO1_3/CT32B1_MAT3 50 1800 1400 100 L 40 40 0 0 B 
X PIO1_4/CT32B1_CAP0 16 1800 1300 100 L 40 40 0 0 B 
X PIO1_5/CT32B1_CAP1 32 1800 1200 100 L 40 40 0 0 B 
X PIO1_7 6 1800 1100 100 L 40 40 0 0 B 
X PIO1_8 39 1800 1000 100 L 40 40 0 0 B 
X PIO1_10 12 1800 900 100 L 40 40 0 0 B 
X PIO1_11 43 1800 800 100 L 40 40 0 0 B 
X PIO1_13/~DTR~/CT16B0_MAT0/TXD 47 1800 700 100 L 40 40 0 0 B 
X PIO1_14/~DSR~/CT16B0_MAT1/RXD 49 1800 600 100 L 40 40 0 0 B 
X PIO1_15/~DCD~/CT16B0_MAT2/SCK1 57 1800 500 100 L 40 40 0 0 B 
X PIO1_16/~RI~/CT16B0_CAP0 63 1800 400 100 L 40 40 0 0 B 
X PIO1_17/CT16B0_CAP1/RXD 23 1800 300 100 L 40 40 0 0 B 
X PIO1_18/CT16B1_CAP1/TXD 28 1800 200 100 L 40 40 0 0 B 
X PIO1_23/CT16B1_MAT1/SSEL1 24 1800 -300 100 L 40 40 0 0 B 
X PIO1_24/CT32B0_MAT0 27 1800 -400 100 L 40 40 0 0 B 
X PIO1_25/CT32B0_MAT1 2 1800 -500 100 L 40 40 0 0 B 
X PIO1_26/CT32B0_MAT2/RXD 14 1800 -600 100 L 40 40 0 0 B 
X PIO1_27/CT32B0_MAT3/TXD 15 1800 -700 100 L 40 40 0 0 B 
X PIO1_28/CT32B0_CAP0/SCLK 31 1800 -800 100 L 40 40 0 0 B 
X PIO1_29/SCK0/CT32B0_CAP1 41 1800 -900 100 L 40 40 0 0 B 
X VDDA 59 -1800 -1100 100 R 40 40 0 0 W 
X VREFP 64 -1800 -900 100 R 40 40 0 0 W 
X VSSA 55 -1800 -1700 100 R 40 40 0 0 W 
X VREFN 48 -1800 -1500 100 R 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library