{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554705962814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554705962830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 02:46:02 2019 " "Processing started: Mon Apr 08 02:46:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554705962830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705962830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g90_lab3 -c g90_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g90_lab3 -c g90_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705962830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554705963490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554705963490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_clock_divider-behaviour " "Found design unit 1: g90_clock_divider-behaviour" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974656 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_clock_divider " "Found entity 1: g90_clock_divider" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705974656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_lab1-behavioral " "Found design unit 1: g90_lab1-behavioral" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974672 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_lab1 " "Found entity 1: g90_lab1" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705974672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_multi_mode_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_multi_mode_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_multi_mode_counter-behaviour " "Found design unit 1: g90_multi_mode_counter-behaviour" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974672 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_multi_mode_counter " "Found entity 1: g90_multi_mode_counter" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705974672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_FSM-behaviour " "Found design unit 1: g90_FSM-behaviour" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974688 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_FSM " "Found entity 1: g90_FSM" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554705974688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705974688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g90_multi_mode_counter " "Elaborating entity \"g90_multi_mode_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554705974719 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_tmp g90_multi_mode_counter.vhd(65) " "VHDL Process Statement warning at g90_multi_mode_counter.vhd(65): inferring latch(es) for signal or variable \"enable_tmp\", which holds its previous value in one or more paths through the process" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554705974719 "|g90_multi_mode_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_tmp g90_multi_mode_counter.vhd(65) " "Inferred latch for \"enable_tmp\" at g90_multi_mode_counter.vhd(65)" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705974719 "|g90_multi_mode_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_clock_divider g90_clock_divider:clock_divider " "Elaborating entity \"g90_clock_divider\" for hierarchy \"g90_clock_divider:clock_divider\"" {  } { { "g90_multi_mode_counter.vhd" "clock_divider" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554705974735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_FSM g90_FSM:FSM " "Elaborating entity \"g90_FSM\" for hierarchy \"g90_FSM:FSM\"" {  } { { "g90_multi_mode_counter.vhd" "FSM" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554705974735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction g90_FSM.vhd(20) " "VHDL Process Statement warning at g90_FSM.vhd(20): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554705974735 "|g90_multi_mode_counter|g90_FSM:FSM"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "count_temp " "Can't recognize finite state machine \"count_temp\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1554705974750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_lab1 g90_lab1:decoder0 " "Elaborating entity \"g90_lab1\" for hierarchy \"g90_lab1:decoder0\"" {  } { { "g90_multi_mode_counter.vhd" "decoder0" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554705974750 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g90_FSM:FSM\|count_temp.A g90_FSM:FSM\|count_temp.A~_emulated g90_FSM:FSM\|count_temp.A~1 " "Register \"g90_FSM:FSM\|count_temp.A\" is converted into an equivalent circuit using register \"g90_FSM:FSM\|count_temp.A~_emulated\" and latch \"g90_FSM:FSM\|count_temp.A~1\"" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554705975219 "|g90_multi_mode_counter|g90_FSM:FSM|count_temp.A"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g90_FSM:FSM\|count_temp.O g90_FSM:FSM\|count_temp.O~_emulated g90_FSM:FSM\|count_temp.O~1 " "Register \"g90_FSM:FSM\|count_temp.O\" is converted into an equivalent circuit using register \"g90_FSM:FSM\|count_temp.O~_emulated\" and latch \"g90_FSM:FSM\|count_temp.O~1\"" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554705975219 "|g90_multi_mode_counter|g90_FSM:FSM|count_temp.O"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1554705975219 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554705975250 "|g90_multi_mode_counter|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554705975250 "|g90_multi_mode_counter|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554705975250 "|g90_multi_mode_counter|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554705975250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554705975313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554705975672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554705975672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554705975734 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554705975734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554705975734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554705975734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554705975765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 02:46:15 2019 " "Processing ended: Mon Apr 08 02:46:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554705975765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554705975765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554705975765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554705975765 ""}
