// Seed: 1758371874
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2
);
  always id_4 <= ~1;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9,
    output tri0 id_10,
    output wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14,
    input supply0 id_15,
    output tri1 id_16
);
  assign id_12 = 1 - 1;
  module_0(
      id_6, id_5, id_3
  );
endmodule
