

================================================================
== Vivado HLS Report for 'operator_mul'
================================================================
* Date:           Fri Jan 17 13:00:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Ultrascale_integrate_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     45|    3195|    3141|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|    1280|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     45|    4475|    3141|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U1  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U2  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U3  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U4  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U5  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U6  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U7  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U8  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U9  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U10  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U11  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U12  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U13  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U14  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U15  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U16  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U17  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U18  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |Total                                              |                                                |        0|     45| 3195| 3141|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |M_data_read_int_reg           |  512|   0|  512|          0|
    |tmp1_reg_500                  |   32|   0|   32|          0|
    |tmp2_reg_505                  |   32|   0|   32|          0|
    |tmp3_reg_510                  |   32|   0|   32|          0|
    |tmp4_reg_515                  |   32|   0|   32|          0|
    |tmp5_reg_520                  |   32|   0|   32|          0|
    |tmp_13_reg_430                |   32|   0|   32|          0|
    |tmp_13_reg_430_pp0_iter1_reg  |   32|   0|   32|          0|
    |tmp_20_i1_reg_475             |   32|   0|   32|          0|
    |tmp_20_i7_reg_460             |   32|   0|   32|          0|
    |tmp_20_i_reg_445              |   32|   0|   32|          0|
    |tmp_3_reg_410                 |   32|   0|   32|          0|
    |tmp_3_reg_410_pp0_iter1_reg   |   32|   0|   32|          0|
    |tmp_4_reg_390                 |   32|   0|   32|          0|
    |tmp_4_reg_390_pp0_iter1_reg   |   32|   0|   32|          0|
    |tmp_i1_16_reg_470             |   32|   0|   32|          0|
    |tmp_i1_reg_465                |   32|   0|   32|          0|
    |tmp_i4_reg_450                |   32|   0|   32|          0|
    |tmp_i5_reg_455                |   32|   0|   32|          0|
    |tmp_i_15_reg_440              |   32|   0|   32|          0|
    |tmp_i_reg_435                 |   32|   0|   32|          0|
    |tmp_reg_495                   |   32|   0|   32|          0|
    |v_x_read_int_reg              |   32|   0|   32|          0|
    |v_y_read_int_reg              |   32|   0|   32|          0|
    |v_z_read_int_reg              |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1280|   0| 1280|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   operator*  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   operator*  | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |   operator*  | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |   operator*  | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |   operator*  | return value |
|M_data_read  |  in |  512|   ap_none  |  M_data_read |    scalar    |
|v_x_read     |  in |   32|   ap_none  |   v_x_read   |    scalar    |
|v_y_read     |  in |   32|   ap_none  |   v_y_read   |    scalar    |
|v_z_read     |  in |   32|   ap_none  |   v_z_read   |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

