<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineFunctionInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineFunctionInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineFunctionInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SIMachineFunctionInfo.cpp - SI Machine Function Info ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a4446d06b311733b037c79c73d05d7166">   25</a></span>&#160;<span class="preprocessor">#define MAX_LANES 64</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">   29</a></span>&#160;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">SIMachineFunctionInfo::SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  : <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a>(MF),</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    PrivateSegmentBuffer(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    DispatchPtr(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    QueuePtr(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    KernargSegmentPtr(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    DispatchID(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    FlatScratchInit(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    WorkGroupIDX(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    WorkGroupIDY(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    WorkGroupIDZ(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    WorkGroupInfo(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    PrivateSegmentWaveByteOffset(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    WorkItemIDX(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    WorkItemIDY(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    WorkItemIDZ(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    ImplicitBufferPtr(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    ImplicitArgPtr(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    GITPtrHigh(0xffffffff),</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    HighBitsOf32BitAddress(0),</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    GDSSize(0) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  FlatWorkGroupSizes = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(F);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  WavesPerEU = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a3b3fe030e57a84fcc1881ebfa78e82be">getWavesPerEU</a>(F);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  Occupancy = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">computeOccupancy</a>(MF, <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>());</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = F.getCallingConv();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> || CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (!F.arg_empty())</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      KernargSegmentPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    WorkGroupIDX = <span class="keyword">true</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    WorkItemIDX = <span class="keyword">true</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    PSInputAddr = <a class="code" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">AMDGPU::getInitialPSInputAddr</a>(F);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// Non-entry functions have no special inputs for now, other registers</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// required for scratch access.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    ScratchRSrcReg = AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    ScratchWaveOffsetReg = AMDGPU::SGPR33;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// TODO: Pick a high register, and shift down, similar to a kernel.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    FrameOffsetReg = AMDGPU::SGPR34;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    StackPtrOffsetReg = AMDGPU::SGPR32;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">PrivateSegmentBuffer</a> =</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(ScratchRSrcReg);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a> =</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-implicitarg-ptr&quot;</span>))</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      ImplicitArgPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-implicitarg-ptr&quot;</span>)) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      KernargSegmentPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">MaxKernArgAlign</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a26aacb7fa06e83e34f23c4c566ca509f">getAlignmentForImplicitArgPtr</a>(),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                 <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">MaxKernArgAlign</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-group-id-x&quot;</span>))</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    WorkGroupIDX = <span class="keyword">true</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-group-id-y&quot;</span>))</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    WorkGroupIDY = <span class="keyword">true</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-group-id-z&quot;</span>))</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    WorkGroupIDZ = <span class="keyword">true</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-item-id-x&quot;</span>))</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    WorkItemIDX = <span class="keyword">true</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-item-id-y&quot;</span>))</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    WorkItemIDY = <span class="keyword">true</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-work-item-id-z&quot;</span>))</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    WorkItemIDZ = <span class="keyword">true</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">bool</span> HasStackObjects = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// X, XY, and XYZ are the only supported combinations, so make sure Y is</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// enabled if Z is.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (WorkItemIDZ)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      WorkItemIDY = <span class="keyword">true</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    PrivateSegmentWaveByteOffset = <span class="keyword">true</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// HS and GS always have the scratch wave offset in SGPR5 on GFX9.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a> &amp;&amp;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a> || CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>))</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a> =</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;          <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(AMDGPU::SGPR5);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> isAmdHsaOrMesa = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">isAmdHsaOrMesa</a>(F);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">if</span> (isAmdHsaOrMesa) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    PrivateSegmentBuffer = <span class="keyword">true</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-dispatch-ptr&quot;</span>))</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      DispatchPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-queue-ptr&quot;</span>))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      QueuePtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-dispatch-id&quot;</span>))</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      DispatchID = <span class="keyword">true</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a5c9cce47bece7f780690af00f4924f40">isMesaGfxShader</a>(F)) {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    ImplicitBufferPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">if</span> (F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-kernarg-segment-ptr&quot;</span>))</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    KernargSegmentPtr = <span class="keyword">true</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">hasFlatAddressSpace</a>() &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>() &amp;&amp; isAmdHsaOrMesa) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">hasNonSpillStackObjects</a> = [&amp;]() {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="comment">// Avoid expensive checking if there&#39;s no stack objects.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">if</span> (!HasStackObjects)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> OI = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(),</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                OE = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>(); OI != OE; ++OI)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">if</span> (!FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(OI))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="comment">// All stack objects are spill slots.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    };</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// TODO: This could be refined a lot. The attribute is a poor way of</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// detecting calls that may require it before argument lowering.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">hasNonSpillStackObjects</a>() || F.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-flat-scratch&quot;</span>))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      FlatScratchInit = <span class="keyword">true</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = F.getFnAttribute(<span class="stringliteral">&quot;amdgpu-git-ptr-high&quot;</span>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> S = A.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (!S.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    S.<a class="code" href="classllvm_1_1StringRef.html#a3c983655b950bc5a542b93a1403d2345">consumeInteger</a>(0, GITPtrHigh);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  A = F.getFnAttribute(<span class="stringliteral">&quot;amdgpu-32bit-address-high-bits&quot;</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  S = A.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (!S.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    S.<a class="code" href="classllvm_1_1StringRef.html#a3c983655b950bc5a542b93a1403d2345">consumeInteger</a>(0, HighBitsOf32BitAddress);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  S = F.getFnAttribute(<span class="stringliteral">&quot;amdgpu-gds-size&quot;</span>).getValueAsString();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (!S.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    S.<a class="code" href="classllvm_1_1StringRef.html#a3c983655b950bc5a542b93a1403d2345">consumeInteger</a>(0, GDSSize);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">  180</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">SIMachineFunctionInfo::limitOccupancy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">getMaxWavesPerEU</a>());</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>(),</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                 MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()));</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">  187</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">SIMachineFunctionInfo::addPrivateSegmentBuffer</a>(</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">PrivateSegmentBuffer</a> =</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  NumUserSGPRs += 4;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">PrivateSegmentBuffer</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">  196</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">SIMachineFunctionInfo::addDispatchPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">DispatchPtr</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">DispatchPtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">  203</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">SIMachineFunctionInfo::addQueuePtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">  210</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">SIMachineFunctionInfo::addKernargSegmentPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">KernargSegmentPtr</a></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">KernargSegmentPtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">  218</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">SIMachineFunctionInfo::addDispatchID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">DispatchID</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">DispatchID</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">  225</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">SIMachineFunctionInfo::addFlatScratchInit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">FlatScratchInit</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">FlatScratchInit</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">  232</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">SIMachineFunctionInfo::addImplicitBufferPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">ImplicitBufferPtr</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(TRI.getMatchingSuperReg(</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  NumUserSGPRs += 2;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">ImplicitBufferPtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a4d3a2d357d4f659c75fc0616317f6bea">  239</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIMachineFunctionInfo_8cpp.html#a4d3a2d357d4f659c75fc0616317f6bea">isCalleeSavedReg</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *CSRegs, <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; CSRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">if</span> (CSRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] == Reg)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/// \p returns true if \p NumLanes slots are available in VGPRs already used for</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/// SGPR spilling.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// FIXME: This only works after processFunctionBeforeFrameFinalized</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a9f38ba10781232040946bb434c788c53">  252</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9f38ba10781232040946bb434c788c53">SIMachineFunctionInfo::haveFreeLanesForSGPRSpill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                                      <span class="keywordtype">unsigned</span> NumNeed)<span class="keyword"> const </span>{</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">unsigned</span> WaveSize = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">return</span> NumVGPRSpillLanes + NumNeed &lt;= WaveSize * SpillVGPRs.size();</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/// Reserve a slice of a VGPR to support spilling for FrameIndex \p FI.</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">  260</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">SIMachineFunctionInfo::allocateSGPRSpillToVGPR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                                    <span class="keywordtype">int</span> FI) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  std::vector&lt;SpilledReg&gt; &amp;SpillLanes = SGPRToVGPRSpills[FI];</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// This has already been allocated.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (!SpillLanes.empty())</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">unsigned</span> WaveSize = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size &gt;= 4 &amp;&amp; Size &lt;= 64 &amp;&amp; <span class="stringliteral">&quot;invalid sgpr spill size&quot;</span>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI-&gt;spillSGPRToVGPR() &amp;&amp; <span class="stringliteral">&quot;not spilling SGPRs to VGPRs&quot;</span>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">int</span> NumLanes = Size / 4;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *CSRegs = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Make sure to handle the case where a wide SGPR spill may span between two</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// VGPRs.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumLanes; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++NumVGPRSpillLanes) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordtype">unsigned</span> LaneVGPR;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordtype">unsigned</span> VGPRIndex = (NumVGPRSpillLanes % WaveSize);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> (VGPRIndex == 0) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      LaneVGPR = TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::VGPR_32RegClass, MF);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">if</span> (LaneVGPR == AMDGPU::NoRegister) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="comment">// We have no VGPRs left for spilling SGPRs. Reset because we will not</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="comment">// partially spill the SGPR to VGPRs.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        SGPRToVGPRSpills.erase(FI);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        NumVGPRSpillLanes -= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> CSRSpillFI;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">if</span> ((FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>() || !<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) &amp;&amp; CSRegs &amp;&amp;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;          <a class="code" href="SIMachineFunctionInfo_8cpp.html#a4d3a2d357d4f659c75fc0616317f6bea">isCalleeSavedReg</a>(CSRegs, LaneVGPR)) {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        CSRSpillFI = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a61960903871aa95a7161074c6f1eec8f">CreateSpillStackObject</a>(4, 4);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      SpillVGPRs.push_back(<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">SGPRSpillVGPRCSR</a>(LaneVGPR, CSRSpillFI));</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="comment">// Add this register as live-in to all blocks to avoid machine verifer</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="comment">// complaining about use of an undefined physical register.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB : MF)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        BB.addLiveIn(LaneVGPR);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      LaneVGPR = SpillVGPRs.back().VGPR;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    SpillLanes.push_back(<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SpilledReg</a>(LaneVGPR, VGPRIndex));</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// Reserve AGPRs or VGPRs to support spilling for FrameIndex \p FI.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// Either AGPR is spilled to VGPR to vice versa.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// Returns true if a \p FI can be eliminated completely.</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">  323</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">SIMachineFunctionInfo::allocateVGPRSpillToAGPR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                                    <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                                    <span class="keywordtype">bool</span> isAGPRtoVGPR) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> =  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() &amp;&amp; FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(FI));</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keyword">auto</span> &amp;Spill = VGPRToAGPRSpills[FI];</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// This has already been allocated.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (!Spill.Lanes.empty())</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">return</span> Spill.FullyAllocated;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> / 4;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  Spill.Lanes.resize(NumLanes, AMDGPU::NoRegister);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC =</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      isAGPRtoVGPR ? AMDGPU::VGPR_32RegClass : AMDGPU::AGPR_32RegClass;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">auto</span> Regs = RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">getRegisters</a>();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keyword">auto</span> &amp;SpillRegs = isAGPRtoVGPR ? SpillAGPR : SpillVGPR;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  Spill.FullyAllocated = <span class="keyword">true</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// FIXME: Move allocation logic out of MachineFunctionInfo and initialize</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// once.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> OtherUsedRegs;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(TRI-&gt;getNumRegs());</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CSRMask =</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(MF, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">if</span> (CSRMask)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">setBitsInMask</a>(CSRMask);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// TODO: Should include register tuples, but doesn&#39;t matter with current</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// usage.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : SpillAGPR)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : SpillVGPR)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator</a> NextSpillReg = Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>();</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumLanes; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    NextSpillReg = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        NextSpillReg, Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), [&amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;OtherUsedRegs](<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;          <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                 !OtherUsedRegs[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        });</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">if</span> (NextSpillReg == Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>()) { <span class="comment">// Registers exhausted</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      Spill.FullyAllocated = <span class="keyword">false</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*NextSpillReg);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    SpillRegs.<a class="code" href="classllvm_1_1BitVector.html#a78fbaa7c0fb39fae884cc54feb8c67da">push_back</a>(*NextSpillReg);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    Spill.Lanes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = *NextSpillReg++;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> Spill.FullyAllocated;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a93fd0c087e0339a45c611ee12b886a54">  388</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a93fd0c087e0339a45c611ee12b886a54">SIMachineFunctionInfo::removeDeadFrameIndices</a>(<a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// The FP spill hasn&#39;t been inserted yet, so keep it around.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;R : SGPRToVGPRSpills) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (R.first != <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">RemoveStackObject</a>(R.first);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// All other SPGRs must be allocated on the default stack, so reset the stack</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">// ID.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(), <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;       ++i)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">if</span> (i != <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">setStackID</a>(i, <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">TargetStackID::Default</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;R : VGPRToAGPRSpills) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">if</span> (R.second.FullyAllocated)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">RemoveStackObject</a>(R.first);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<a class="code" href="classuint16__t.html">MCPhysReg</a> SIMachineFunctionInfo::getNextUserSGPR()<span class="keyword"> const </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumSystemSGPRs == 0 &amp;&amp; <span class="stringliteral">&quot;System SGPRs must be added after user SGPRs&quot;</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR0 + NumUserSGPRs;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<a class="code" href="classuint16__t.html">MCPhysReg</a> SIMachineFunctionInfo::getNextSystemSGPR()<span class="keyword"> const </span>{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR0 + NumUserSGPRs + NumSystemSGPRs;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">  417</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> <a class="code" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> Dest;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> OS(Dest.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    OS &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, &amp;TRI);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">return</span> Dest;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;}</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;yaml::SIArgumentInfo&gt;</a></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a240fddc4486ece99f781bbebdcdbf99e">  428</a></span>&#160;<a class="code" href="SIMachineFunctionInfo_8cpp.html#a240fddc4486ece99f781bbebdcdbf99e">convertArgumentInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;ArgInfo,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">yaml::SIArgumentInfo</a> AI;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keyword">auto</span> convertArg = [&amp;](<a class="code" href="classllvm_1_1Optional.html">Optional&lt;yaml::SIArgument&gt;</a> &amp;A,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                        <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// Create a register or stack argument.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">yaml::SIArgument</a> SA = <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">yaml::SIArgument::createArgument</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isRegister());</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isRegister()) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> OS(SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      OS &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getRegister(), &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getStackOffset();</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// Check and update the optional mask.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isMasked())</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getMask();</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    A = SA;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  };</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Any.html">Any</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">PrivateSegmentBuffer</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">PrivateSegmentBuffer</a>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">DispatchPtr</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">DispatchPtr</a>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">QueuePtr</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">KernargSegmentPtr</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">KernargSegmentPtr</a>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">DispatchID</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">DispatchID</a>);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">FlatScratchInit</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">FlatScratchInit</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">PrivateSegmentSize</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a3efcfd6546ab809d0d133983190eaff8">PrivateSegmentSize</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">WorkGroupIDX</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">WorkGroupIDX</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">WorkGroupIDY</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">WorkGroupIDY</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">WorkGroupIDZ</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">WorkGroupIDZ</a>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">WorkGroupInfo</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">WorkGroupInfo</a>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">PrivateSegmentWaveByteOffset</a>,</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a>);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">ImplicitArgPtr</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a4367370c92803e2cf72ee3bc26f97520">ImplicitArgPtr</a>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">ImplicitBufferPtr</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">ImplicitBufferPtr</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">WorkItemIDX</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">WorkItemIDX</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">WorkItemIDY</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">WorkItemIDY</a>);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  Any |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">WorkItemIDZ</a>, ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">WorkItemIDZ</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span> (Any)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> AI;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#addb34f93491aa4409f6451c8ddcf5703">  478</a></span>&#160;<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a801175ec17220ad7c2f309838f0a50d9">yaml::SIMachineFunctionInfo::SIMachineFunctionInfo</a>(</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a>&amp; MFI,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  : <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a9318690cba377542ffecdb6a8a2ac39f">ExplicitKernArgSize</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a1ced58aedd5a6e72293baf4894eff497">getExplicitKernArgSize</a>()),</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">MaxKernArgAlign</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#abbb1dee50f8104abd69824870996e114">getMaxKernArgAlign</a>()),</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a251b1bea646a02f9c3b06d89c475cb3e">LDSSize</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>()),</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa59a9d94554865b7bab5bea11f8b973d">IsEntryFunction</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()),</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#adb0af18f1972cd5ac546dd5c00fd8a3c">NoSignedZerosFPMath</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad3d7e85a788c31301c51ac32d2788c51">hasNoSignedZerosFPMath</a>()),</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a6f2639538d0b4aad2be25d5c27085c7d">MemoryBound</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a407ff8c3197738bf736ec51719151e48">isMemoryBound</a>()),</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42989a7812f1018b0aa737f7fed9f3f2">WaveLimiter</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a61125d565ef25fe00c5ca2a62c3c0e63">needsWaveLimiter</a>()),</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    HighBitsOf32BitAddress(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">get32BitAddressHighBits</a>()),</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    ScratchRSrcReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(), TRI)),</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    ScratchWaveOffsetReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>(), TRI)),</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    FrameOffsetReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>(), TRI)),</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    StackPtrOffsetReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), TRI)),</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    ArgInfo(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a240fddc4486ece99f781bbebdcdbf99e">convertArgumentInfo</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>(), TRI)),</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">Mode</a>(MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>()) {}</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">  496</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">yaml::SIMachineFunctionInfo::mappingImpl</a>(yaml::IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits&lt;SIMachineFunctionInfo&gt;::mapping</a>(YamlIO, *<span class="keyword">this</span>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;}</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af2868bcc4c53428a88466a7c8afb9f8f">  500</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af2868bcc4c53428a88466a7c8afb9f8f">SIMachineFunctionInfo::initializeBaseYamlFields</a>(</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a> &amp;YamlMFI) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">ExplicitKernArgSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">ExplicitKernArgSize</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">MaxKernArgAlign</a> = <a class="code" href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">assumeAligned</a>(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">MaxKernArgAlign</a>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">LDSSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">LDSSize</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">HighBitsOf32BitAddress</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">HighBitsOf32BitAddress</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">IsEntryFunction</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">IsEntryFunction</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">NoSignedZerosFPMath</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">NoSignedZerosFPMath</a>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">MemoryBound</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">MemoryBound</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">WaveLimiter</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">WaveLimiter</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a677e0081c4c38cace27f0ac733761d07"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">llvm::SIMachineFunctionInfo::addImplicitBufferPtr</a></div><div class="ttdeci">unsigned addImplicitBufferPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00232">SIMachineFunctionInfo.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00371">BitVector.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon&lt; T &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a37d471c631f95f244ee743c45c50ffea"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00199">SIMachineFunctionInfo.h:199</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html_a7b5941aef995e9272fb38c7b69fbb6e4"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">llvm::yaml::StringValue::Value</a></div><div class="ttdeci">std::string Value</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00035">MIRYamlMapping.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ade8d1371d868ed5faaea7710aced1eff"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">llvm::AMDGPUFunctionArgInfo::DispatchPtr</a></div><div class="ttdeci">ArgDescriptor DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00125">AMDGPUArgumentUsageInfo.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1Any_html"><div class="ttname"><a href="classllvm_1_1Any.html">llvm::Any</a></div><div class="ttdef"><b>Definition:</b> <a href="Any_8h_source.html#l00026">Any.h:26</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a852ac735626227d15a4ecd9d81131c8d"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">llvm::ArgDescriptor::getRegister</a></div><div class="ttdeci">Register getRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">AMDGPUArgumentUsageInfo.h:71</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6918593b5d70a5a1779e27e3bb6ad20c"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">llvm::AMDGPUFunctionArgInfo::WorkGroupInfo</a></div><div class="ttdeci">ArgDescriptor WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00136">AMDGPUArgumentUsageInfo.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a592045324d9ab5a208ce36932f3a7c2d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR</a></div><div class="ttdeci">bool allocateVGPRSpillToAGPR(MachineFunction &amp;MF, int FI, bool isAGPRtoVGPR)</div><div class="ttdoc">Reserve AGPRs or VGPRs to support spilling for FrameIndex FI. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00323">SIMachineFunctionInfo.cpp:323</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6a2845dd7c699ffbb46fc6e809ffd2e4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">llvm::AMDGPUFunctionArgInfo::WorkItemIDZ</a></div><div class="ttdeci">ArgDescriptor WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00149">AMDGPUArgumentUsageInfo.h:149</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_ab940a796f6bef2ca14da9145fd48cbd2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath</a></div><div class="ttdeci">bool NoSignedZerosFPMath</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00273">SIMachineFunctionInfo.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a98359a94cdeab1caf05848042302ecfc"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">llvm::yaml::SIArgument::RegisterName</a></div><div class="ttdeci">StringValue RegisterName</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00121">SIMachineFunctionInfo.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a070c057941562774c1ffa4f85b1095ed"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize</a></div><div class="ttdeci">unsigned getOccupancyWithLocalMemSize(uint32_t Bytes, const Function &amp;) const</div><div class="ttdoc">Inverse of getMaxLocalMemWithWaveCount. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00328">AMDGPUSubtarget.cpp:328</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html">llvm::yaml::SIArgumentInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00186">SIMachineFunctionInfo.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00345">MachineFrameInfo.h:345</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_afc8e9bb7fb29d50b56e3c161db2cf541"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">llvm::yaml::SIArgumentInfo::KernargSegmentPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; KernargSegmentPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00190">SIMachineFunctionInfo.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00116">AMDGPURegisterInfo.cpp:116</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a3efcfd6546ab809d0d133983190eaff8"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a3efcfd6546ab809d0d133983190eaff8">llvm::AMDGPUFunctionArgInfo::PrivateSegmentSize</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentSize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00130">AMDGPUArgumentUsageInfo.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad5f1ba5fc678657a5431fdf0791869d0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">llvm::SIMachineFunctionInfo::addKernargSegmentPtr</a></div><div class="ttdeci">unsigned addKernargSegmentPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00210">SIMachineFunctionInfo.cpp:210</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ada579eecd637ec5006a3bd6528b4bcc5"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">llvm::AMDGPUFunctionArgInfo::WorkItemIDX</a></div><div class="ttdeci">ArgDescriptor WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00147">AMDGPUArgumentUsageInfo.h:147</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2b8b28117b7cb1e2efad1b13f1651ff5"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">llvm::yaml::SIArgumentInfo::PrivateSegmentSize</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00193">SIMachineFunctionInfo.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a89c7432158b2f308f29bd9d024990df0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">llvm::AMDGPUFunctionArgInfo::WorkItemIDY</a></div><div class="ttdeci">ArgDescriptor WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00148">AMDGPUArgumentUsageInfo.h:148</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_afd191e63ef0aa2a01dd831061eef82ce"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">llvm::AMDGPUFunctionArgInfo::WorkGroupIDX</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00133">AMDGPUArgumentUsageInfo.h:133</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">llvm::TargetStackID::Default</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_ad8ac06219747f8ed558a3d748f604a9a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">llvm::yaml::SIArgument::createArgument</a></div><div class="ttdeci">static SIArgument createArgument(bool IsReg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00153">SIMachineFunctionInfo.h:153</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a6c89cca829171f722b9e2c6afbf8ddc0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">llvm::yaml::SIMachineFunctionInfo::LDSSize</a></div><div class="ttdeci">unsigned LDSSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00271">SIMachineFunctionInfo.h:271</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a93fd0c087e0339a45c611ee12b886a54"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a93fd0c087e0339a45c611ee12b886a54">llvm::SIMachineFunctionInfo::removeDeadFrameIndices</a></div><div class="ttdeci">void removeDeadFrameIndices(MachineFrameInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00388">SIMachineFunctionInfo.cpp:388</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4a8d2e48e63ca7a296115db1a5e8ca71"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00029">SIMachineFunctionInfo.cpp:29</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a1ced58aedd5a6e72293baf4894eff497"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a1ced58aedd5a6e72293baf4894eff497">llvm::AMDGPUMachineFunction::getExplicitKernArgSize</a></div><div class="ttdeci">uint64_t getExplicitKernArgSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00050">AMDGPUMachineFunction.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a95a356cf13db0d0609dfc09b5abf16b8"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">llvm::yaml::SIArgumentInfo::WorkItemIDY</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00205">SIMachineFunctionInfo.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">llvm::AMDGPUSubtarget::GFX9</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00058">AMDGPUSubtarget.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; int &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00147">CallingConv.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a5c9cce47bece7f780690af00f4924f40"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a5c9cce47bece7f780690af00f4924f40">llvm::GCNSubtarget::isMesaGfxShader</a></div><div class="ttdeci">bool isMesaGfxShader(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00776">AMDGPUSubtarget.h:776</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_ab80da72ac9122b5c4e4a0a2cfaa25d9e"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">AMDGPUArgumentUsageInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae7ce026be68ba86c321d11c65e8bb8e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">llvm::SIMachineFunctionInfo::addDispatchID</a></div><div class="ttdeci">unsigned addDispatchID(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00218">SIMachineFunctionInfo.cpp:218</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a82d4e38666bc5388b80fd2cb825b6420"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">llvm::yaml::SIArgumentInfo::DispatchPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00188">SIMachineFunctionInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8cpp_html_a1d529f4648fffa42b26bb31eedf3a9dc"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a1d529f4648fffa42b26bb31eedf3a9dc">regToString</a></div><div class="ttdeci">static yaml::StringValue regToString(unsigned Reg, const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00417">SIMachineFunctionInfo.cpp:417</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html">llvm::yaml::SIArgument</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00118">SIMachineFunctionInfo.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a161c5fd1ec307e6a2ee486cb085d2fbf"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">llvm::AMDGPUFunctionArgInfo::WorkGroupIDY</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00134">AMDGPUArgumentUsageInfo.h:134</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a21dd05fd0635d96f9ec6aeb2581cfc50"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00135">AMDGPUArgumentUsageInfo.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a5145ecdc415894bcbae77369724ac41a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">llvm::yaml::SIArgumentInfo::ImplicitArgPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; ImplicitArgPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00201">SIMachineFunctionInfo.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9f38ba10781232040946bb434c788c53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9f38ba10781232040946bb434c788c53">llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill</a></div><div class="ttdeci">bool haveFreeLanesForSGPRSpill(const MachineFunction &amp;MF, unsigned NumLane) const</div><div class="ttdoc">returns true if NumLanes slots are available in VGPRs already used for SGPR spilling. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00252">SIMachineFunctionInfo.cpp:252</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits.html">llvm::yaml::MappingTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="ModuleSummaryIndex_8h_source.html#l00049">ModuleSummaryIndex.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a87753f72bf5da5cd2b88cd97cf9da1d3"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">llvm::yaml::SIArgumentInfo::FlatScratchInit</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; FlatScratchInit</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00192">SIMachineFunctionInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af2868bcc4c53428a88466a7c8afb9f8f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af2868bcc4c53428a88466a7c8afb9f8f">llvm::SIMachineFunctionInfo::initializeBaseYamlFields</a></div><div class="ttdeci">bool initializeBaseYamlFields(const yaml::SIMachineFunctionInfo &amp;YamlMFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00500">SIMachineFunctionInfo.cpp:500</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_adb6a722f44ce97ecb6dda56ba8d1ac4c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">llvm::SIMachineFunctionInfo::limitOccupancy</a></div><div class="ttdeci">void limitOccupancy(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00180">SIMachineFunctionInfo.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab0f77308fd7379cf7f8e2ab969342f1d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">llvm::SIMachineFunctionInfo::get32BitAddressHighBits</a></div><div class="ttdeci">uint32_t get32BitAddressHighBits() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00677">SIMachineFunctionInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a26aacb7fa06e83e34f23c4c566ca509f"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a26aacb7fa06e83e34f23c4c566ca509f">llvm::AMDGPUSubtarget::getAlignmentForImplicitArgPtr</a></div><div class="ttdeci">Align getAlignmentForImplicitArgPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00204">AMDGPUSubtarget.h:204</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a62ee299b4c716abdc806cd12ff8cd007"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00137">AMDGPUArgumentUsageInfo.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00020">AMDGPUMachineFunction.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a3c983655b950bc5a542b93a1403d2345"><div class="ttname"><a href="classllvm_1_1StringRef.html#a3c983655b950bc5a542b93a1403d2345">llvm::StringRef::consumeInteger</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_signed, bool &gt;::type consumeInteger(unsigned Radix, T &amp;Result)</div><div class="ttdoc">Parse the current string as an integer of the specified radix. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00533">StringRef.h:533</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8ac7d3705f692ab4c299ae91d0573836"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">llvm::yaml::SIMachineFunctionInfo::WaveLimiter</a></div><div class="ttdeci">bool WaveLimiter</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00275">SIMachineFunctionInfo.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae70474766f2a88bab5b2b77bcb22212b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const</div><div class="ttdoc">Return the minimum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00387">MachineFrameInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a31ecea76a64e57b030ad7b2d1e7b226c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">llvm::SIMachineFunctionInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00851">SIMachineFunctionInfo.h:851</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ac51e2d34abb79b72afef355fac525c76"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">llvm::MachineFrameInfo::getObjectIndexEnd</a></div><div class="ttdeci">int getObjectIndexEnd() const</div><div class="ttdoc">Return one past the maximum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00390">MachineFrameInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a61960903871aa95a7161074c6f1eec8f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a61960903871aa95a7161074c6f1eec8f">llvm::MachineFrameInfo::CreateSpillStackObject</a></div><div class="ttdeci">int CreateSpillStackObject(uint64_t Size, Align Alignment)</div><div class="ttdoc">Create a new statically sized stack object that represents a spill slot, returning a nonnegative iden...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00065">MachineFrameInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5386824e018354bc57cfb271d97d42e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR</a></div><div class="ttdeci">bool allocateSGPRSpillToVGPR(MachineFunction &amp;MF, int FI)</div><div class="ttdoc">Reserve a slice of a VGPR to support spilling for FrameIndex FI. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00260">SIMachineFunctionInfo.cpp:260</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_adf8b07b328a3200313731dbe3bd636d4"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">llvm::yaml::SIArgumentInfo::WorkItemIDX</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00204">SIMachineFunctionInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a3b3fe030e57a84fcc1881ebfa78e82be"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a3b3fe030e57a84fcc1881ebfa78e82be">llvm::AMDGPUSubtarget::getWavesPerEU</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getWavesPerEU(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00386">AMDGPUSubtarget.cpp:386</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af1cac137734c6a529d531d011a32e9f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">llvm::TargetRegisterClass::getRegisters</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; MCPhysReg &gt;::const_iterator &gt; getRegisters() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00078">TargetRegisterInfo.h:78</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a74b8c4f4dd1b9bbc644ea664a10daff9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">llvm::yaml::SIArgumentInfo::QueuePtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00189">SIMachineFunctionInfo.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ab356eaffcc04362671e727900a65ac52"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">llvm::MachineFrameInfo::RemoveStackObject</a></div><div class="ttdeci">void RemoveStackObject(int ObjectIdx)</div><div class="ttdoc">Remove or mark dead a statically sized stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00757">MachineFrameInfo.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2f099fcafe8ec210bb5cf2fe81f1cc1b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">llvm::yaml::SIArgumentInfo::DispatchID</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; DispatchID</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00191">SIMachineFunctionInfo.h:191</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a42572e79360ea1707d24ffa4b5f9221a"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">llvm::AMDGPUMachineFunction::getMode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults getMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00060">AMDGPUMachineFunction.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a5612812addaf08457c9dd5f13497f7da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">llvm::yaml::SIArgument::StackOffset</a></div><div class="ttdeci">unsigned StackOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00122">SIMachineFunctionInfo.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a5b5bc726d50b57e9e82bfd02eecb7e91"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">llvm::AMDGPUMachineFunction::MaxKernArgAlign</a></div><div class="ttdeci">Align MaxKernArgAlign</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00027">AMDGPUMachineFunction.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af37d899859a9b29f9dcd66cb42b6b944"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">llvm::SIMachineFunctionInfo::addQueuePtr</a></div><div class="ttdeci">unsigned addQueuePtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00203">SIMachineFunctionInfo.cpp:203</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00442">SIMachineFunctionInfo.h:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a5a50bb6797aa5aab9e0fff1f149930e3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">llvm::AMDGPUMachineFunction::Mode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults Mode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00033">AMDGPUMachineFunction.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a29d1843168921213f2b65b3d9f743bff"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">AMDGPUFunctionArgInfo &amp; getArgInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00655">SIMachineFunctionInfo.h:655</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html">llvm::AMDGPUFunctionArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00097">AMDGPUArgumentUsageInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a6ba514594eb802f087046edbe201f8f4"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">llvm::MachineFrameInfo::setStackID</a></div><div class="ttdeci">void setStackID(int ObjectIdx, uint8_t ID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00705">MachineFrameInfo.h:705</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a47fe627a05bc815450095de74a34c15a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">llvm::yaml::SIArgumentInfo::WorkGroupIDZ</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00197">SIMachineFunctionInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a9318690cba377542ffecdb6a8a2ac39f"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a9318690cba377542ffecdb6a8a2ac39f">llvm::AMDGPUMachineFunction::ExplicitKernArgSize</a></div><div class="ttdeci">uint64_t ExplicitKernArgSize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00026">AMDGPUMachineFunction.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a6f2639538d0b4aad2be25d5c27085c7d"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a6f2639538d0b4aad2be25d5c27085c7d">llvm::AMDGPUMachineFunction::MemoryBound</a></div><div class="ttdeci">bool MemoryBound</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00042">AMDGPUMachineFunction.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a78fbaa7c0fb39fae884cc54feb8c67da"><div class="ttname"><a href="classllvm_1_1BitVector.html#a78fbaa7c0fb39fae884cc54feb8c67da">llvm::BitVector::push_back</a></div><div class="ttdeci">void push_back(bool Val)</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00506">BitVector.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5a7c1732b3544454878808c4b5709b9a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">llvm::SIMachineFunctionInfo::addDispatchPtr</a></div><div class="ttdeci">unsigned addDispatchPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00196">SIMachineFunctionInfo.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00431">SIMachineFunctionInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00051">Attributes.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a5a54cebc219a0ce5b9b3b01976f11c91"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">llvm::yaml::SIMachineFunctionInfo::MemoryBound</a></div><div class="ttdeci">bool MemoryBound</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00274">SIMachineFunctionInfo.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a90fc707270386fb970207745d6675805"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">llvm::GCNSubtarget::hasFlatAddressSpace</a></div><div class="ttdeci">bool hasFlatAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00703">AMDGPUSubtarget.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a4367370c92803e2cf72ee3bc26f97520"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a4367370c92803e2cf72ee3bc26f97520">llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr</a></div><div class="ttdeci">ArgDescriptor ImplicitArgPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00141">AMDGPUArgumentUsageInfo.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a251b1bea646a02f9c3b06d89c475cb3e"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a251b1bea646a02f9c3b06d89c475cb3e">llvm::AMDGPUMachineFunction::LDSSize</a></div><div class="ttdeci">unsigned LDSSize</div><div class="ttdoc">Number of bytes in the LDS that are being used. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00030">AMDGPUMachineFunction.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad3d7e85a788c31301c51ac32d2788c51"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ad3d7e85a788c31301c51ac32d2788c51">llvm::AMDGPUMachineFunction::hasNoSignedZerosFPMath</a></div><div class="ttdeci">bool hasNoSignedZerosFPMath() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00068">AMDGPUMachineFunction.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00056">AMDGPUMachineFunction.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_abcf97495a98d0664ad5d57a3c99d00e0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">llvm::yaml::SIMachineFunctionInfo::IsEntryFunction</a></div><div class="ttdeci">bool IsEntryFunction</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00272">SIMachineFunctionInfo.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a87d320894b3337e1c4573701ac70f5da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">llvm::yaml::SIArgument::Mask</a></div><div class="ttdeci">Optional&lt; unsigned &gt; Mask</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00124">SIMachineFunctionInfo.h:124</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a5fd44c2b216572db0e7a4eb23cb4ab3f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign</a></div><div class="ttdeci">unsigned MaxKernArgAlign</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00270">SIMachineFunctionInfo.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a42989a7812f1018b0aa737f7fed9f3f2"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a42989a7812f1018b0aa737f7fed9f3f2">llvm::AMDGPUMachineFunction::WaveLimiter</a></div><div class="ttdeci">bool WaveLimiter</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00045">AMDGPUMachineFunction.h:45</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_ad4cad81ab25b28d9849fca993cee76b5"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentBuffer</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00187">SIMachineFunctionInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_afc53aae1bd8f19a88a82c226dfb2eeab"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">llvm::yaml::SIArgumentInfo::WorkItemIDZ</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00206">SIMachineFunctionInfo.h:206</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a3a271982bd4fc6701aa53a27b7b85167"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">llvm::yaml::SIArgumentInfo::WorkGroupIDY</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00196">SIMachineFunctionInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab4f55172e6450d22e3e495b9da4d4af7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">llvm::GCNSubtarget::computeOccupancy</a></div><div class="ttdeci">unsigned computeOccupancy(const MachineFunction &amp;MF, unsigned LDSSize=0, unsigned NumSGPRs=0, unsigned NumVGPRs=0) const</div><div class="ttdoc">Return occupancy for the given function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00625">AMDGPUSubtarget.cpp:625</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html">llvm::yaml::StringValue</a></div><div class="ttdoc">A wrapper around std::string which contains a source range that&amp;#39;s being set during parsing...</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00034">MIRYamlMapping.h:34</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a15c9948424096818cda93327de8345a8"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentBuffer</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00124">AMDGPUArgumentUsageInfo.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a407ff8c3197738bf736ec51719151e48"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a407ff8c3197738bf736ec51719151e48">llvm::AMDGPUMachineFunction::isMemoryBound</a></div><div class="ttdeci">bool isMemoryBound() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00072">AMDGPUMachineFunction.h:72</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac45b85f3b3715ea58993cf98813f45b2"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer</a></div><div class="ttdeci">unsigned addPrivateSegmentBuffer(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00187">SIMachineFunctionInfo.cpp:187</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acfebd0a72a2a324b7c77da8a7445e9ec"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">llvm::SIMachineFunctionInfo::addFlatScratchInit</a></div><div class="ttdeci">unsigned addFlatScratchInit(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00225">SIMachineFunctionInfo.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00881">AMDGPUBaseInfo.cpp:881</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_aa8c34767559d35589eac9a47ffbe217d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">llvm::yaml::SIMachineFunctionInfo::mappingImpl</a></div><div class="ttdeci">void mappingImpl(yaml::IO &amp;YamlIO) override</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00496">SIMachineFunctionInfo.cpp:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a77d3a09e7c9e041c66ba6d6cab660d3d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">llvm::yaml::SIArgumentInfo::ImplicitBufferPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00202">SIMachineFunctionInfo.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a42381ce8015f81db8cf591030d5e5863"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">llvm::AMDGPUFunctionArgInfo::DispatchID</a></div><div class="ttdeci">ArgDescriptor DispatchID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00128">AMDGPUArgumentUsageInfo.h:128</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ab0303f30b08e804220730feac44a5880"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr</a></div><div class="ttdeci">ArgDescriptor KernargSegmentPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00127">AMDGPUArgumentUsageInfo.h:127</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">llvm::yaml::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00268">SIMachineFunctionInfo.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a900fc5c0d0238c847c3e00e5551bed8d"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">llvm::AMDGPUSubtarget::isAmdHsaOrMesa</a></div><div class="ttdeci">bool isAmdHsaOrMesa(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00139">AMDGPUSubtarget.h:139</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a474d30e4754bc67ab1d1e8965549175f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress</a></div><div class="ttdeci">uint32_t HighBitsOf32BitAddress</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00276">SIMachineFunctionInfo.h:276</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8cpp_html_a4d3a2d357d4f659c75fc0616317f6bea"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a4d3a2d357d4f659c75fc0616317f6bea">isCalleeSavedReg</a></div><div class="ttdeci">static bool isCalleeSavedReg(const MCPhysReg *CSRegs, MCPhysReg Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00239">SIMachineFunctionInfo.cpp:239</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a432ed8511f340e5dd7ae1088d16fabc2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">llvm::yaml::SIArgumentInfo::WorkGroupInfo</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00198">SIMachineFunctionInfo.h:198</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8888b91100f58ca964bebf56c5f7250a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize</a></div><div class="ttdeci">uint64_t ExplicitKernArgSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00269">SIMachineFunctionInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_abbb1dee50f8104abd69824870996e114"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#abbb1dee50f8104abd69824870996e114">llvm::AMDGPUMachineFunction::getMaxKernArgAlign</a></div><div class="ttdeci">unsigned getMaxKernArgAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00054">AMDGPUMachineFunction.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa59a9d94554865b7bab5bea11f8b973d"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa59a9d94554865b7bab5bea11f8b973d">llvm::AMDGPUMachineFunction::IsEntryFunction</a></div><div class="ttdeci">bool IsEntryFunction</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00037">AMDGPUMachineFunction.h:37</a></div></div>
<div class="ttc" id="ELFYAML_8cpp_html_a6758b75613367d766fc135ce2085a4eb"><div class="ttname"><a href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a></div><div class="ttdeci">IO &amp; YamlIO</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l00973">ELFYAML.cpp:973</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a61125d565ef25fe00c5ca2a62c3c0e63"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a61125d565ef25fe00c5ca2a62c3c0e63">llvm::AMDGPUMachineFunction::needsWaveLimiter</a></div><div class="ttdeci">bool needsWaveLimiter() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00076">AMDGPUMachineFunction.h:76</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8cpp_html_a240fddc4486ece99f781bbebdcdbf99e"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a240fddc4486ece99f781bbebdcdbf99e">convertArgumentInfo</a></div><div class="ttdeci">static Optional&lt; yaml::SIArgumentInfo &gt; convertArgumentInfo(const AMDGPUFunctionArgInfo &amp;ArgInfo, const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00428">SIMachineFunctionInfo.cpp:428</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00516">raw_ostream.h:516</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ade04e61f515d6522a4f300c88bea66d6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">llvm::AMDGPUFunctionArgInfo::FlatScratchInit</a></div><div class="ttdeci">ArgDescriptor FlatScratchInit</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00129">AMDGPUArgumentUsageInfo.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_adb0af18f1972cd5ac546dd5c00fd8a3c"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#adb0af18f1972cd5ac546dd5c00fd8a3c">llvm::AMDGPUMachineFunction::NoSignedZerosFPMath</a></div><div class="ttdeci">bool NoSignedZerosFPMath</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00039">AMDGPUMachineFunction.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="AMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00832">AMDGPUSubtarget.h:832</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_aaf94e49aaa7a9c033bb73e45f3d491c2"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">llvm::AMDGPUFunctionArgInfo::QueuePtr</a></div><div class="ttdeci">ArgDescriptor QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00126">AMDGPUArgumentUsageInfo.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ae747b1bb20161699442a10c32d1c83fc"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr</a></div><div class="ttdeci">ArgDescriptor ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00144">AMDGPUArgumentUsageInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a52b3955112597a3fcbe612414ec40e79"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getFlatWorkGroupSizes(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00363">AMDGPUSubtarget.cpp:363</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a801175ec17220ad7c2f309838f0a50d9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a801175ec17220ad7c2f309838f0a50d9">llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo()=default</div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a70087136d08e0945efab3c947b5e89c7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">llvm::BitVector::setBitsInMask</a></div><div class="ttdeci">void setBitsInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">setBitsInMask - Add &amp;#39;1&amp;#39; bits from Mask to this vector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00775">BitVector.h:775</a></div></div>
<div class="ttc" id="namespacellvm_html_ad4b2e7a84faf3d7b6ffb84b541358e00"><div class="ttname"><a href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">llvm::assumeAligned</a></div><div class="ttdeci">Align assumeAligned(uint64_t Value)</div><div class="ttdoc">Treats the value 0 as a 1, so Align is always at least 1. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00111">Alignment.h:111</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8282213e6bdff9e56f55bc3feed3a500"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">llvm::SIMachineFunctionInfo::FramePointerSaveIndex</a></div><div class="ttdeci">Optional&lt; int &gt; FramePointerSaveIndex</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00484">SIMachineFunctionInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a91b0115deec3489d7e082a4a13f022ff"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">llvm::MachineFrameInfo::isSpillSlotObjectIndex</a></div><div class="ttdeci">bool isSpillSlotObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a spill slot. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00687">MachineFrameInfo.h:687</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2c2514395848034d65974f04bc8b77da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">llvm::yaml::SIArgumentInfo::WorkGroupIDX</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00195">SIMachineFunctionInfo.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00582">MachineFrameInfo.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a01a339290c69fb3d5f974dc06d8100f4"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">llvm::SIMachineFunctionInfo::hasNonSpillStackObjects</a></div><div class="ttdeci">bool hasNonSpillStackObjects() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00763">SIMachineFunctionInfo.h:763</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00421">AMDGPUSubtarget.h:421</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
