ARM GAS  /tmp/ccgGZz0Z.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB1999:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "stm32f4xx_hal_conf.h"
  29:Core/Src/main.cpp **** #include "pin.hpp"
  30:Core/Src/main.cpp **** #include "sa818.h"
ARM GAS  /tmp/ccgGZz0Z.s 			page 2


  31:Core/Src/main.cpp **** #include "uart.hpp"
  32:Core/Src/main.cpp **** #include "trigger.hpp"
  33:Core/Src/main.cpp **** /* USER CODE END Includes */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.cpp **** 
  38:Core/Src/main.cpp **** /* USER CODE END PTD */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  42:Core/Src/main.cpp **** /* USER CODE END PD */
  43:Core/Src/main.cpp **** 
  44:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  46:Core/Src/main.cpp **** 
  47:Core/Src/main.cpp **** /* USER CODE END PM */
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  51:Core/Src/main.cpp **** 
  52:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  53:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  54:Core/Src/main.cpp **** 
  55:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  56:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  57:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  58:Core/Src/main.cpp **** 
  59:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  62:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  63:Core/Src/main.cpp **** 
  64:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  65:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  66:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  67:Core/Src/main.cpp **** 
  68:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  71:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_rx;
  72:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_tx;
  73:Core/Src/main.cpp **** /* USER CODE END PV */
  74:Core/Src/main.cpp **** 
  75:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  76:Core/Src/main.cpp **** void SystemClock_Config(void);
  77:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  82:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  83:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  84:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  85:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  86:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  87:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
ARM GAS  /tmp/ccgGZz0Z.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  90:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  91:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  92:Core/Src/main.cpp **** 
  93:Core/Src/main.cpp **** /* USER CODE END PFP */
  94:Core/Src/main.cpp **** 
  95:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  96:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  97:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  98:Core/Src/main.cpp **** menu menu1(&oled1);
  99:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 100:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 101:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 102:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 103:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 104:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 105:Core/Src/main.cpp **** trigger triggerPB2(GPIOE,trigger::PIN2,trigger::NoPull);
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp **** /* USER CODE END 0 */
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp **** /**
 110:Core/Src/main.cpp ****   * @brief  The application entry point.
 111:Core/Src/main.cpp ****   * @retval int
 112:Core/Src/main.cpp ****   */
 113:Core/Src/main.cpp **** int main(void)
 114:Core/Src/main.cpp **** {
 115:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /* USER CODE END 1 */
 118:Core/Src/main.cpp **** 
 119:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.cpp **** 
 121:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.cpp ****   HAL_Init();
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   /* USER CODE END Init */
 127:Core/Src/main.cpp **** 
 128:Core/Src/main.cpp ****   /* Configure the system clock */
 129:Core/Src/main.cpp ****   SystemClock_Config();
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 134:Core/Src/main.cpp **** 
 135:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 136:Core/Src/main.cpp ****   MX_GPIO_Init();
 137:Core/Src/main.cpp ****   MX_I2C1_Init();
 138:Core/Src/main.cpp ****   MX_I2C3_Init();
 139:Core/Src/main.cpp ****   MX_I2S2_Init();
 140:Core/Src/main.cpp ****   MX_I2S3_Init();
 141:Core/Src/main.cpp ****   MX_I2S4_Init();
 142:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 143:Core/Src/main.cpp ****   MX_SPI1_Init();
 144:Core/Src/main.cpp ****   MX_SPI5_Init();
ARM GAS  /tmp/ccgGZz0Z.s 			page 4


 145:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 146:Core/Src/main.cpp ****   MX_ADC1_Init();
 147:Core/Src/main.cpp ****   MX_TIM10_Init();
 148:Core/Src/main.cpp ****   MX_TIM5_Init();
 149:Core/Src/main.cpp ****   MX_TIM9_Init();
 150:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 151:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 152:Core/Src/main.cpp ****   oled1.init();
 153:Core/Src/main.cpp ****   radio_pd.init();
 154:Core/Src/main.cpp ****   radio_ptt.init();
 155:Core/Src/main.cpp ****   
 156:Core/Src/main.cpp ****   /* USER CODE END 2 */
 157:Core/Src/main.cpp **** 
 158:Core/Src/main.cpp ****   /* Infinite loop */
 159:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 160:Core/Src/main.cpp ****   while (1)
 161:Core/Src/main.cpp ****   {
 162:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 163:Core/Src/main.cpp **** 
 164:Core/Src/main.cpp ****     
 165:Core/Src/main.cpp **** 
 166:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 167:Core/Src/main.cpp ****   }
 168:Core/Src/main.cpp ****   /* USER CODE END 3 */
 169:Core/Src/main.cpp **** }
 170:Core/Src/main.cpp **** 
 171:Core/Src/main.cpp **** /**x
 172:Core/Src/main.cpp ****   * @brief System Clock Configuration
 173:Core/Src/main.cpp ****   * @retval None
 174:Core/Src/main.cpp ****   */
 175:Core/Src/main.cpp **** void SystemClock_Config(void)
 176:Core/Src/main.cpp **** {
 177:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 178:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 179:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 180:Core/Src/main.cpp **** 
 181:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 182:Core/Src/main.cpp ****   */
 183:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 186:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 187:Core/Src/main.cpp ****   */
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 196:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197:Core/Src/main.cpp ****   {
 198:Core/Src/main.cpp ****     Error_Handler();
 199:Core/Src/main.cpp ****   }
 200:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.cpp ****   */
ARM GAS  /tmp/ccgGZz0Z.s 			page 5


 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.cpp **** 
 209:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 210:Core/Src/main.cpp ****   {
 211:Core/Src/main.cpp ****     Error_Handler();
 212:Core/Src/main.cpp ****   }
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 217:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 218:Core/Src/main.cpp ****   {
 219:Core/Src/main.cpp ****     Error_Handler();
 220:Core/Src/main.cpp ****   }
 221:Core/Src/main.cpp **** }
 222:Core/Src/main.cpp **** 
 223:Core/Src/main.cpp **** /**
 224:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 225:Core/Src/main.cpp ****   * @param None
 226:Core/Src/main.cpp ****   * @retval None
 227:Core/Src/main.cpp ****   */
 228:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 229:Core/Src/main.cpp **** {
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 240:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 241:Core/Src/main.cpp ****   */
 242:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 243:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 244:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 245:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 246:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 247:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 249:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 250:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 251:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 252:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 253:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 254:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 255:Core/Src/main.cpp ****   {
 256:Core/Src/main.cpp ****     Error_Handler();
 257:Core/Src/main.cpp ****   }
 258:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
ARM GAS  /tmp/ccgGZz0Z.s 			page 6


 259:Core/Src/main.cpp ****   */
 260:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 261:Core/Src/main.cpp ****   sConfig.Rank = 1;
 262:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 263:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 264:Core/Src/main.cpp ****   {
 265:Core/Src/main.cpp ****     Error_Handler();
 266:Core/Src/main.cpp ****   }
 267:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 268:Core/Src/main.cpp **** 
 269:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp **** }
 272:Core/Src/main.cpp **** 
 273:Core/Src/main.cpp **** /**
 274:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 275:Core/Src/main.cpp ****   * @param None
 276:Core/Src/main.cpp ****   * @retval None
 277:Core/Src/main.cpp ****   */
 278:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 279:Core/Src/main.cpp **** {
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 288:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 289:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 290:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 292:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 293:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 294:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 295:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 296:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 297:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 298:Core/Src/main.cpp ****   {
 299:Core/Src/main.cpp ****     Error_Handler();
 300:Core/Src/main.cpp ****   }
 301:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 302:Core/Src/main.cpp **** 
 303:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp **** }
 306:Core/Src/main.cpp **** 
 307:Core/Src/main.cpp **** /**
 308:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 309:Core/Src/main.cpp ****   * @param None
 310:Core/Src/main.cpp ****   * @retval None
 311:Core/Src/main.cpp ****   */
 312:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 313:Core/Src/main.cpp **** {
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
ARM GAS  /tmp/ccgGZz0Z.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 320:Core/Src/main.cpp **** 
 321:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 322:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 323:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 324:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 326:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 327:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 328:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 329:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 330:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 331:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 332:Core/Src/main.cpp ****   {
 333:Core/Src/main.cpp ****     Error_Handler();
 334:Core/Src/main.cpp ****   }
 335:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 336:Core/Src/main.cpp **** 
 337:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp **** }
 340:Core/Src/main.cpp **** 
 341:Core/Src/main.cpp **** /**
 342:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 343:Core/Src/main.cpp ****   * @param None
 344:Core/Src/main.cpp ****   * @retval None
 345:Core/Src/main.cpp ****   */
 346:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 347:Core/Src/main.cpp **** {
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 354:Core/Src/main.cpp **** 
 355:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 356:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 357:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 358:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 359:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 360:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 361:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 362:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 363:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 364:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 365:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 366:Core/Src/main.cpp ****   {
 367:Core/Src/main.cpp ****     Error_Handler();
 368:Core/Src/main.cpp ****   }
 369:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 370:Core/Src/main.cpp **** 
 371:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 8


 373:Core/Src/main.cpp **** }
 374:Core/Src/main.cpp **** 
 375:Core/Src/main.cpp **** /**
 376:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 377:Core/Src/main.cpp ****   * @param None
 378:Core/Src/main.cpp ****   * @retval None
 379:Core/Src/main.cpp ****   */
 380:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 381:Core/Src/main.cpp **** {
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 388:Core/Src/main.cpp **** 
 389:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 390:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 391:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 392:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 393:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 394:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 395:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 396:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 397:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 398:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 399:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 400:Core/Src/main.cpp ****   {
 401:Core/Src/main.cpp ****     Error_Handler();
 402:Core/Src/main.cpp ****   }
 403:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 404:Core/Src/main.cpp **** 
 405:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp **** }
 408:Core/Src/main.cpp **** 
 409:Core/Src/main.cpp **** /**
 410:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 411:Core/Src/main.cpp ****   * @param None
 412:Core/Src/main.cpp ****   * @retval None
 413:Core/Src/main.cpp ****   */
 414:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 415:Core/Src/main.cpp **** {
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 422:Core/Src/main.cpp **** 
 423:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 424:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 425:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 426:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 427:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 428:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 429:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
ARM GAS  /tmp/ccgGZz0Z.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 431:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 432:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 433:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 434:Core/Src/main.cpp ****   {
 435:Core/Src/main.cpp ****     Error_Handler();
 436:Core/Src/main.cpp ****   }
 437:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 438:Core/Src/main.cpp **** 
 439:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp **** }
 442:Core/Src/main.cpp **** 
 443:Core/Src/main.cpp **** /**
 444:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 445:Core/Src/main.cpp ****   * @param None
 446:Core/Src/main.cpp ****   * @retval None
 447:Core/Src/main.cpp ****   */
 448:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 449:Core/Src/main.cpp **** {
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 456:Core/Src/main.cpp **** 
 457:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 458:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 459:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 460:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 461:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 462:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 463:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 465:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 466:Core/Src/main.cpp ****   {
 467:Core/Src/main.cpp ****     Error_Handler();
 468:Core/Src/main.cpp ****   }
 469:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 470:Core/Src/main.cpp ****   {
 471:Core/Src/main.cpp ****     Error_Handler();
 472:Core/Src/main.cpp ****   }
 473:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 474:Core/Src/main.cpp **** 
 475:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp **** }
 478:Core/Src/main.cpp **** 
 479:Core/Src/main.cpp **** /**
 480:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 481:Core/Src/main.cpp ****   * @param None
 482:Core/Src/main.cpp ****   * @retval None
 483:Core/Src/main.cpp ****   */
 484:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 485:Core/Src/main.cpp **** {
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 492:Core/Src/main.cpp **** 
 493:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 494:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 495:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 496:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 497:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 498:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 500:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 501:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 502:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 503:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 504:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 505:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 506:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 507:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 508:Core/Src/main.cpp ****   {
 509:Core/Src/main.cpp ****     Error_Handler();
 510:Core/Src/main.cpp ****   }
 511:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 512:Core/Src/main.cpp **** 
 513:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp **** }
 516:Core/Src/main.cpp **** 
 517:Core/Src/main.cpp **** /**
 518:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 519:Core/Src/main.cpp ****   * @param None
 520:Core/Src/main.cpp ****   * @retval None
 521:Core/Src/main.cpp ****   */
 522:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 523:Core/Src/main.cpp **** {
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 530:Core/Src/main.cpp **** 
 531:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 532:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 533:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 534:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 535:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 536:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 538:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 539:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 540:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 541:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 542:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 543:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccgGZz0Z.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 545:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 546:Core/Src/main.cpp ****   {
 547:Core/Src/main.cpp ****     Error_Handler();
 548:Core/Src/main.cpp ****   }
 549:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 550:Core/Src/main.cpp **** 
 551:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp **** }
 554:Core/Src/main.cpp **** 
 555:Core/Src/main.cpp **** /**
 556:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 557:Core/Src/main.cpp ****   * @param None
 558:Core/Src/main.cpp ****   * @retval None
 559:Core/Src/main.cpp ****   */
 560:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 561:Core/Src/main.cpp **** {
 562:Core/Src/main.cpp **** 
 563:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 566:Core/Src/main.cpp **** 
 567:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 568:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 571:Core/Src/main.cpp **** 
 572:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 573:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 574:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 575:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 576:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 577:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 578:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 579:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 580:Core/Src/main.cpp ****   {
 581:Core/Src/main.cpp ****     Error_Handler();
 582:Core/Src/main.cpp ****   }
 583:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 584:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 585:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 586:Core/Src/main.cpp ****   {
 587:Core/Src/main.cpp ****     Error_Handler();
 588:Core/Src/main.cpp ****   }
 589:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 590:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 591:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 592:Core/Src/main.cpp ****   {
 593:Core/Src/main.cpp ****     Error_Handler();
 594:Core/Src/main.cpp ****   }
 595:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 596:Core/Src/main.cpp **** 
 597:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp **** }
 600:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 12


 601:Core/Src/main.cpp **** /**
 602:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 603:Core/Src/main.cpp ****   * @param None
 604:Core/Src/main.cpp ****   * @retval None
 605:Core/Src/main.cpp ****   */
 606:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 607:Core/Src/main.cpp **** {
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 616:Core/Src/main.cpp **** 
 617:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 618:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 619:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 620:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 621:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 622:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 623:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 624:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 625:Core/Src/main.cpp ****   {
 626:Core/Src/main.cpp ****     Error_Handler();
 627:Core/Src/main.cpp ****   }
 628:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 629:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 630:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 631:Core/Src/main.cpp ****   {
 632:Core/Src/main.cpp ****     Error_Handler();
 633:Core/Src/main.cpp ****   }
 634:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 635:Core/Src/main.cpp **** 
 636:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp **** }
 639:Core/Src/main.cpp **** 
 640:Core/Src/main.cpp **** /**
 641:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 642:Core/Src/main.cpp ****   * @param None
 643:Core/Src/main.cpp ****   * @retval None
 644:Core/Src/main.cpp ****   */
 645:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 646:Core/Src/main.cpp **** {
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 653:Core/Src/main.cpp **** 
 654:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 655:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 656:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 657:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccgGZz0Z.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 659:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 660:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 661:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 662:Core/Src/main.cpp ****   {
 663:Core/Src/main.cpp ****     Error_Handler();
 664:Core/Src/main.cpp ****   }
 665:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 666:Core/Src/main.cpp **** 
 667:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp **** }
 670:Core/Src/main.cpp **** 
 671:Core/Src/main.cpp **** /**
 672:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 673:Core/Src/main.cpp ****   * @param None
 674:Core/Src/main.cpp ****   * @retval None
 675:Core/Src/main.cpp ****   */
 676:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 677:Core/Src/main.cpp **** {
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 684:Core/Src/main.cpp **** 
 685:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 695:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 696:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 697:Core/Src/main.cpp ****   {
 698:Core/Src/main.cpp ****     Error_Handler();
 699:Core/Src/main.cpp ****   }
 700:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 703:Core/Src/main.cpp **** 
 704:Core/Src/main.cpp **** }
 705:Core/Src/main.cpp **** 
 706:Core/Src/main.cpp **** /**
 707:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 708:Core/Src/main.cpp ****   * @param None
 709:Core/Src/main.cpp ****   * @retval None
 710:Core/Src/main.cpp ****   */
 711:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 712:Core/Src/main.cpp **** {
  29              		.loc 1 712 1 view -0
  30              		.cfi_startproc
ARM GAS  /tmp/ccgGZz0Z.s 			page 14


  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 713:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 713 3 view .LVU1
  47              		.loc 1 713 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 714:Core/Src/main.cpp **** 
 715:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 716:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 716 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 716 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 716 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 716 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 716 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 717:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 717 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 717 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 717 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 717 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 717 3 view .LVU12
ARM GAS  /tmp/ccgGZz0Z.s 			page 15


  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 718:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 718 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 718 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 718 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 718 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 718 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 719:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 719 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 719 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 719 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 719 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 719 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 720:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 720 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 720 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 720 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 720 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 720 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 721:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 721 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 721 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 721 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccgGZz0Z.s 			page 16


 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 721 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 721 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 722:Core/Src/main.cpp **** 
 723:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 724:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 724 3 view .LVU33
 146              		.loc 1 724 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 725:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 726:Core/Src/main.cpp **** 
 727:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 728:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 728 3 is_stmt 1 view .LVU35
 154              		.loc 1 728 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 729:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 730:Core/Src/main.cpp **** 
 731:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 732:Core/Src/main.cpp ****                            PE9 PE10 */
 733:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 733 3 is_stmt 1 view .LVU37
 162              		.loc 1 733 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 734:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 735:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 735 3 is_stmt 1 view .LVU39
 166              		.loc 1 735 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 736:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 736 3 is_stmt 1 view .LVU41
 170              		.loc 1 736 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 737:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 737 3 is_stmt 1 view .LVU43
 173              		.loc 1 737 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 738:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 738 3 is_stmt 1 view .LVU45
ARM GAS  /tmp/ccgGZz0Z.s 			page 17


 176              		.loc 1 738 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 739:Core/Src/main.cpp **** 
 740:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 741:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 741 3 is_stmt 1 view .LVU47
 182              		.loc 1 741 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 742:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 742 3 is_stmt 1 view .LVU49
 186              		.loc 1 742 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 743:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 743 3 is_stmt 1 view .LVU51
 189              		.loc 1 743 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 744:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 744 3 is_stmt 1 view .LVU53
 193              		.loc 1 744 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 745:Core/Src/main.cpp **** 
 746:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 747:Core/Src/main.cpp ****                            PD1 PD3 */
 748:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 748 3 is_stmt 1 view .LVU55
 199              		.loc 1 748 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 749:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 750:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 750 3 is_stmt 1 view .LVU57
 203              		.loc 1 750 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 751:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 751 3 is_stmt 1 view .LVU59
 206              		.loc 1 751 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 752:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 752 3 is_stmt 1 view .LVU61
 209              		.loc 1 752 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 753:Core/Src/main.cpp **** 
 754:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 755:Core/Src/main.cpp ****                            PD0 PD4 */
 756:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 756 3 is_stmt 1 view .LVU63
ARM GAS  /tmp/ccgGZz0Z.s 			page 18


 215              		.loc 1 756 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 757:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 758:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 758 3 is_stmt 1 view .LVU65
 219              		.loc 1 758 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 759:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 759 3 is_stmt 1 view .LVU67
 222              		.loc 1 759 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 760:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 760 3 is_stmt 1 view .LVU69
 225              		.loc 1 760 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 761:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 761 3 is_stmt 1 view .LVU71
 228              		.loc 1 761 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 762:Core/Src/main.cpp **** 
 763:Core/Src/main.cpp **** }
 233              		.loc 1 763 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE1999:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB2483:
 764:Core/Src/main.cpp **** 
 765:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 766:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 767:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 768:Core/Src/main.cpp **** {
 769:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
ARM GAS  /tmp/ccgGZz0Z.s 			page 19


 770:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 771:Core/Src/main.cpp ****   {
 772:Core/Src/main.cpp ****     //Debounce OK
 773:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 774:Core/Src/main.cpp ****     {
 775:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 776:Core/Src/main.cpp ****         ok_debounce++;
 777:Core/Src/main.cpp ****       }
 778:Core/Src/main.cpp ****       else
 779:Core/Src/main.cpp ****       {
 780:Core/Src/main.cpp ****         if(ok_debounce==2){
 781:Core/Src/main.cpp ****           menu1.menu_ok();
 782:Core/Src/main.cpp ****           ok_debounce=0;
 783:Core/Src/main.cpp ****         }
 784:Core/Src/main.cpp ****       }
 785:Core/Src/main.cpp ****     }
 786:Core/Src/main.cpp ****     else
 787:Core/Src/main.cpp ****     {
 788:Core/Src/main.cpp ****       ok_debounce=0;
 789:Core/Src/main.cpp ****     }
 790:Core/Src/main.cpp ****     
 791:Core/Src/main.cpp **** 
 792:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 793:Core/Src/main.cpp ****     {
 794:Core/Src/main.cpp ****       menu1.keyboard_poll();
 795:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 796:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 797:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 798:Core/Src/main.cpp ****     }
 799:Core/Src/main.cpp ****     {
 800:Core/Src/main.cpp ****       
 801:Core/Src/main.cpp ****     }
 802:Core/Src/main.cpp **** 
 803:Core/Src/main.cpp ****   }
 804:Core/Src/main.cpp **** }
 805:Core/Src/main.cpp **** 
 806:Core/Src/main.cpp **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 807:Core/Src/main.cpp **** {
 808:Core/Src/main.cpp ****   //call the function in the class
 809:Core/Src/main.cpp ****   if(huart->Instance == USART1)
 810:Core/Src/main.cpp ****   {
 811:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 812:Core/Src/main.cpp **** 
 813:Core/Src/main.cpp ****   }
 814:Core/Src/main.cpp ****   else if(huart->Instance==USART2){
 815:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 816:Core/Src/main.cpp **** 
 817:Core/Src/main.cpp ****   }
 818:Core/Src/main.cpp **** 
 819:Core/Src/main.cpp **** }
 820:Core/Src/main.cpp **** 
 821:Core/Src/main.cpp **** /**
 822:Core/Src/main.cpp ****  * @brief This function turns off the trigger
 823:Core/Src/main.cpp ****  * 
 824:Core/Src/main.cpp ****  * @param GPIO_Pin 
 825:Core/Src/main.cpp ****  */
 826:Core/Src/main.cpp **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
ARM GAS  /tmp/ccgGZz0Z.s 			page 20


 827:Core/Src/main.cpp **** {
 828:Core/Src/main.cpp ****   /* EXTI line interrupt detected */
 829:Core/Src/main.cpp ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 830:Core/Src/main.cpp ****   {
 831:Core/Src/main.cpp ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // Clears The Interrupt Flag
 832:Core/Src/main.cpp ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);   // Calls The ISR Handler CallBack Function
 833:Core/Src/main.cpp ****   }
 834:Core/Src/main.cpp **** }
 835:Core/Src/main.cpp **** 
 836:Core/Src/main.cpp **** /* USER CODE END 4 */
 837:Core/Src/main.cpp **** 
 838:Core/Src/main.cpp **** /**
 839:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 840:Core/Src/main.cpp ****   * @retval None
 841:Core/Src/main.cpp ****   */
 842:Core/Src/main.cpp **** void Error_Handler(void)
 843:Core/Src/main.cpp **** {
 844:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 845:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 846:Core/Src/main.cpp ****   __disable_irq();
 847:Core/Src/main.cpp ****   while (1)
 848:Core/Src/main.cpp ****   {
 849:Core/Src/main.cpp ****   }
 850:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 851:Core/Src/main.cpp **** }
 261              		.loc 1 851 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 851 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 851 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 851 1 view .LVU77
 276 000e 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 32
 279              		.cfi_offset 4, -32
 280              		.cfi_offset 5, -28
 281              		.cfi_offset 6, -24
 282              		.cfi_offset 7, -20
 283              		.cfi_offset 8, -16
 284              		.cfi_offset 9, -12
 285              		.cfi_offset 10, -8
 286              		.cfi_offset 14, -4
 287 0012 82B0     		sub	sp, sp, #8
 288              	.LCFI4:
 289              		.cfi_def_cfa_offset 40
 290              		.file 2 "/usr/include/newlib/c++/9.2.1/iostream"
   1:/usr/include/newlib/c++/9.2.1/iostream **** // Standard iostream objects -*- C++ -*-
   2:/usr/include/newlib/c++/9.2.1/iostream **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 21


   3:/usr/include/newlib/c++/9.2.1/iostream **** // Copyright (C) 1997-2019 Free Software Foundation, Inc.
   4:/usr/include/newlib/c++/9.2.1/iostream **** //
   5:/usr/include/newlib/c++/9.2.1/iostream **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/usr/include/newlib/c++/9.2.1/iostream **** // software; you can redistribute it and/or modify it under the
   7:/usr/include/newlib/c++/9.2.1/iostream **** // terms of the GNU General Public License as published by the
   8:/usr/include/newlib/c++/9.2.1/iostream **** // Free Software Foundation; either version 3, or (at your option)
   9:/usr/include/newlib/c++/9.2.1/iostream **** // any later version.
  10:/usr/include/newlib/c++/9.2.1/iostream **** 
  11:/usr/include/newlib/c++/9.2.1/iostream **** // This library is distributed in the hope that it will be useful,
  12:/usr/include/newlib/c++/9.2.1/iostream **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/usr/include/newlib/c++/9.2.1/iostream **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/usr/include/newlib/c++/9.2.1/iostream **** // GNU General Public License for more details.
  15:/usr/include/newlib/c++/9.2.1/iostream **** 
  16:/usr/include/newlib/c++/9.2.1/iostream **** // Under Section 7 of GPL version 3, you are granted additional
  17:/usr/include/newlib/c++/9.2.1/iostream **** // permissions described in the GCC Runtime Library Exception, version
  18:/usr/include/newlib/c++/9.2.1/iostream **** // 3.1, as published by the Free Software Foundation.
  19:/usr/include/newlib/c++/9.2.1/iostream **** 
  20:/usr/include/newlib/c++/9.2.1/iostream **** // You should have received a copy of the GNU General Public License and
  21:/usr/include/newlib/c++/9.2.1/iostream **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/usr/include/newlib/c++/9.2.1/iostream **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/usr/include/newlib/c++/9.2.1/iostream **** // <http://www.gnu.org/licenses/>.
  24:/usr/include/newlib/c++/9.2.1/iostream **** 
  25:/usr/include/newlib/c++/9.2.1/iostream **** /** @file include/iostream
  26:/usr/include/newlib/c++/9.2.1/iostream ****  *  This is a Standard C++ Library header.
  27:/usr/include/newlib/c++/9.2.1/iostream ****  */
  28:/usr/include/newlib/c++/9.2.1/iostream **** 
  29:/usr/include/newlib/c++/9.2.1/iostream **** //
  30:/usr/include/newlib/c++/9.2.1/iostream **** // ISO C++ 14882: 27.3  Standard iostream objects
  31:/usr/include/newlib/c++/9.2.1/iostream **** //
  32:/usr/include/newlib/c++/9.2.1/iostream **** 
  33:/usr/include/newlib/c++/9.2.1/iostream **** #ifndef _GLIBCXX_IOSTREAM
  34:/usr/include/newlib/c++/9.2.1/iostream **** #define _GLIBCXX_IOSTREAM 1
  35:/usr/include/newlib/c++/9.2.1/iostream **** 
  36:/usr/include/newlib/c++/9.2.1/iostream **** #pragma GCC system_header
  37:/usr/include/newlib/c++/9.2.1/iostream **** 
  38:/usr/include/newlib/c++/9.2.1/iostream **** #include <bits/c++config.h>
  39:/usr/include/newlib/c++/9.2.1/iostream **** #include <ostream>
  40:/usr/include/newlib/c++/9.2.1/iostream **** #include <istream>
  41:/usr/include/newlib/c++/9.2.1/iostream **** 
  42:/usr/include/newlib/c++/9.2.1/iostream **** namespace std _GLIBCXX_VISIBILITY(default)
  43:/usr/include/newlib/c++/9.2.1/iostream **** {
  44:/usr/include/newlib/c++/9.2.1/iostream **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  45:/usr/include/newlib/c++/9.2.1/iostream **** 
  46:/usr/include/newlib/c++/9.2.1/iostream ****   /**
  47:/usr/include/newlib/c++/9.2.1/iostream ****    *  @name Standard Stream Objects
  48:/usr/include/newlib/c++/9.2.1/iostream ****    *
  49:/usr/include/newlib/c++/9.2.1/iostream ****    *  The &lt;iostream&gt; header declares the eight <em>standard stream
  50:/usr/include/newlib/c++/9.2.1/iostream ****    *  objects</em>.  For other declarations, see
  51:/usr/include/newlib/c++/9.2.1/iostream ****    *  http://gcc.gnu.org/onlinedocs/libstdc++/manual/io.html
  52:/usr/include/newlib/c++/9.2.1/iostream ****    *  and the @link iosfwd I/O forward declarations @endlink
  53:/usr/include/newlib/c++/9.2.1/iostream ****    *
  54:/usr/include/newlib/c++/9.2.1/iostream ****    *  They are required by default to cooperate with the global C
  55:/usr/include/newlib/c++/9.2.1/iostream ****    *  library's @c FILE streams, and to be available during program
  56:/usr/include/newlib/c++/9.2.1/iostream ****    *  startup and termination. For more information, see the section of the
  57:/usr/include/newlib/c++/9.2.1/iostream ****    *  manual linked to above.
  58:/usr/include/newlib/c++/9.2.1/iostream ****   */
  59:/usr/include/newlib/c++/9.2.1/iostream ****   //@{
ARM GAS  /tmp/ccgGZz0Z.s 			page 22


  60:/usr/include/newlib/c++/9.2.1/iostream ****   extern istream cin;		/// Linked to standard input
  61:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cout;		/// Linked to standard output
  62:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cerr;		/// Linked to standard error (unbuffered)
  63:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream clog;		/// Linked to standard error (buffered)
  64:/usr/include/newlib/c++/9.2.1/iostream **** 
  65:/usr/include/newlib/c++/9.2.1/iostream **** #ifdef _GLIBCXX_USE_WCHAR_T
  66:/usr/include/newlib/c++/9.2.1/iostream ****   extern wistream wcin;		/// Linked to standard input
  67:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcout;	/// Linked to standard output
  68:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcerr;	/// Linked to standard error (unbuffered)
  69:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wclog;	/// Linked to standard error (buffered)
  70:/usr/include/newlib/c++/9.2.1/iostream **** #endif
  71:/usr/include/newlib/c++/9.2.1/iostream ****   //@}
  72:/usr/include/newlib/c++/9.2.1/iostream **** 
  73:/usr/include/newlib/c++/9.2.1/iostream ****   // For construction of filebuffers for cout, cin, cerr, clog et. al.
  74:/usr/include/newlib/c++/9.2.1/iostream ****   static ios_base::Init __ioinit;
 291              		.loc 2 74 25 view .LVU78
 292 0014 2F4D     		ldr	r5, .L12
 293 0016 2846     		mov	r0, r5
 294              	.LVL7:
 295              		.loc 2 74 25 view .LVU79
 296 0018 FFF7FEFF 		bl	_ZNSt8ios_base4InitC1Ev
 297              	.LVL8:
 298              		.loc 2 74 25 view .LVU80
 299 001c 2E4C     		ldr	r4, .L12+4
 300 001e 2246     		mov	r2, r4
 301 0020 2E49     		ldr	r1, .L12+8
 302 0022 2846     		mov	r0, r5
 303 0024 FFF7FEFF 		bl	__aeabi_atexit
 304              	.LVL9:
  97:Core/Src/main.cpp **** menu menu1(&oled1);
 305              		.loc 1 97 31 view .LVU81
 306 0028 2D4D     		ldr	r5, .L12+12
 307 002a 2E4B     		ldr	r3, .L12+16
 308 002c 7822     		movs	r2, #120
 309 002e 2E49     		ldr	r1, .L12+20
 310 0030 2846     		mov	r0, r5
 311 0032 FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 312              	.LVL10:
  98:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 313              		.loc 1 98 18 view .LVU82
 314 0036 2946     		mov	r1, r5
 315 0038 2C48     		ldr	r0, .L12+24
 316 003a FFF7FEFF 		bl	_ZN4menuC1EP4oled
 317              	.LVL11:
  99:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 318              		.loc 1 99 19 view .LVU83
 319 003e 2C49     		ldr	r1, .L12+28
 320 0040 2C48     		ldr	r0, .L12+32
 321 0042 FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 322              	.LVL12:
 100:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 323              		.loc 1 100 70 view .LVU84
 324 0046 2C4E     		ldr	r6, .L12+36
 325 0048 DFF8C090 		ldr	r9, .L12+56
 326 004c 0027     		movs	r7, #0
 327 004e 0197     		str	r7, [sp, #4]
 328 0050 0225     		movs	r5, #2
ARM GAS  /tmp/ccgGZz0Z.s 			page 23


 329 0052 0095     		str	r5, [sp]
 330 0054 0123     		movs	r3, #1
 331 0056 2A46     		mov	r2, r5
 332 0058 3146     		mov	r1, r6
 333 005a 4846     		mov	r0, r9
 334 005c FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 335              	.LVL13:
 100:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 336              		.loc 1 100 5 view .LVU85
 337 0060 DFF8ACA0 		ldr	r10, .L12+60
 338 0064 2246     		mov	r2, r4
 339 0066 5146     		mov	r1, r10
 340 0068 4846     		mov	r0, r9
 341 006a FFF7FEFF 		bl	__aeabi_atexit
 342              	.LVL14:
 101:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 343              		.loc 1 101 69 view .LVU86
 344 006e DFF8A480 		ldr	r8, .L12+64
 345 0072 0197     		str	r7, [sp, #4]
 346 0074 0095     		str	r5, [sp]
 347 0076 0123     		movs	r3, #1
 348 0078 0822     		movs	r2, #8
 349 007a 3146     		mov	r1, r6
 350 007c 4046     		mov	r0, r8
 351 007e FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 352              	.LVL15:
 101:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 353              		.loc 1 101 5 view .LVU87
 354 0082 2246     		mov	r2, r4
 355 0084 5146     		mov	r1, r10
 356 0086 4046     		mov	r0, r8
 357 0088 FFF7FEFF 		bl	__aeabi_atexit
 358              	.LVL16:
 102:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 359              		.loc 1 102 33 view .LVU88
 360 008c DFF888A0 		ldr	r10, .L12+68
 361 0090 4FF41652 		mov	r2, #9600
 362 0094 2946     		mov	r1, r5
 363 0096 5046     		mov	r0, r10
 364 0098 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 365              	.LVL17:
 103:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 366              		.loc 1 103 32 view .LVU89
 367 009c 4FF4E132 		mov	r2, #115200
 368 00a0 0121     		movs	r1, #1
 369 00a2 1648     		ldr	r0, .L12+40
 370 00a4 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 371              	.LVL18:
 104:Core/Src/main.cpp **** trigger triggerPB2(GPIOE,trigger::PIN2,trigger::NoPull);
 372              		.loc 1 104 48 view .LVU90
 373 00a8 4B46     		mov	r3, r9
 374 00aa 4246     		mov	r2, r8
 375 00ac 5146     		mov	r1, r10
 376 00ae 1448     		ldr	r0, .L12+44
 377 00b0 FFF7FEFF 		bl	_ZN5sa818C1EP4uartP3pinS3_
 378              	.LVL19:
 105:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 24


 379              		.loc 1 105 55 view .LVU91
 380 00b4 134D     		ldr	r5, .L12+48
 381 00b6 3B46     		mov	r3, r7
 382 00b8 0422     		movs	r2, #4
 383 00ba 3146     		mov	r1, r6
 384 00bc 2846     		mov	r0, r5
 385 00be FFF7FEFF 		bl	_ZN7triggerC1EP12GPIO_TypeDefNS_9PinNumberENS_4PullE
 386              	.LVL20:
 105:Core/Src/main.cpp **** 
 387              		.loc 1 105 9 view .LVU92
 388 00c2 2246     		mov	r2, r4
 389 00c4 1049     		ldr	r1, .L12+52
 390 00c6 2846     		mov	r0, r5
 391 00c8 FFF7FEFF 		bl	__aeabi_atexit
 392              	.LVL21:
 393              		.loc 1 851 1 view .LVU93
 394 00cc 02B0     		add	sp, sp, #8
 395              	.LCFI5:
 396              		.cfi_def_cfa_offset 32
 397              		@ sp needed
 398 00ce BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 399              	.L13:
 400 00d2 00BF     		.align	2
 401              	.L12:
 402 00d4 00000000 		.word	.LANCHOR0
 403 00d8 00000000 		.word	__dso_handle
 404 00dc 00000000 		.word	_ZNSt8ios_base4InitD1Ev
 405 00e0 00000000 		.word	.LANCHOR3
 406 00e4 00000000 		.word	.LANCHOR1
 407 00e8 00000000 		.word	.LANCHOR2
 408 00ec 00000000 		.word	.LANCHOR4
 409 00f0 00000000 		.word	.LANCHOR5
 410 00f4 00000000 		.word	.LANCHOR6
 411 00f8 00100240 		.word	1073876992
 412 00fc 00000000 		.word	.LANCHOR10
 413 0100 00000000 		.word	.LANCHOR11
 414 0104 00000000 		.word	.LANCHOR12
 415 0108 00000000 		.word	_ZN7triggerD1Ev
 416 010c 00000000 		.word	.LANCHOR7
 417 0110 00000000 		.word	_ZN3pinD1Ev
 418 0114 00000000 		.word	.LANCHOR8
 419 0118 00000000 		.word	.LANCHOR9
 420              		.cfi_endproc
 421              	.LFE2483:
 422              		.cantunwind
 423              		.fnend
 425              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_TIM_PeriodElapsedCallback
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	HAL_TIM_PeriodElapsedCallback:
 434              		.fnstart
 435              	.LVL22:
 436              	.LFB2000:
ARM GAS  /tmp/ccgGZz0Z.s 			page 25


 768:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 437              		.loc 1 768 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 768:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 441              		.loc 1 768 1 is_stmt 0 view .LVU95
 442 0000 38B5     		push	{r3, r4, r5, lr}
 443              		.save {r3, r4, r5, lr}
 444              	.LCFI6:
 445              		.cfi_def_cfa_offset 16
 446              		.cfi_offset 3, -16
 447              		.cfi_offset 4, -12
 448              		.cfi_offset 5, -8
 449              		.cfi_offset 14, -4
 770:Core/Src/main.cpp ****   {
 450              		.loc 1 770 3 is_stmt 1 view .LVU96
 770:Core/Src/main.cpp ****   {
 451              		.loc 1 770 12 is_stmt 0 view .LVU97
 452 0002 0268     		ldr	r2, [r0]
 770:Core/Src/main.cpp ****   {
 453              		.loc 1 770 29 view .LVU98
 454 0004 1A4B     		ldr	r3, .L22
 455 0006 1B68     		ldr	r3, [r3]
 770:Core/Src/main.cpp ****   {
 456              		.loc 1 770 3 view .LVU99
 457 0008 9A42     		cmp	r2, r3
 458 000a 00D0     		beq	.L20
 459              	.LVL23:
 460              	.L14:
 804:Core/Src/main.cpp **** 
 461              		.loc 1 804 1 view .LVU100
 462 000c 38BD     		pop	{r3, r4, r5, pc}
 463              	.LVL24:
 464              	.L20:
 773:Core/Src/main.cpp ****     {
 465              		.loc 1 773 5 is_stmt 1 view .LVU101
 773:Core/Src/main.cpp ****     {
 466              		.loc 1 773 24 is_stmt 0 view .LVU102
 467 000e 4FF40041 		mov	r1, #32768
 468 0012 1848     		ldr	r0, .L22+4
 469              	.LVL25:
 773:Core/Src/main.cpp ****     {
 470              		.loc 1 773 24 view .LVU103
 471 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 472              	.LVL26:
 773:Core/Src/main.cpp ****     {
 473              		.loc 1 773 5 view .LVU104
 474 0018 80B1     		cbz	r0, .L16
 775:Core/Src/main.cpp ****         ok_debounce++;
 475              		.loc 1 775 7 is_stmt 1 view .LVU105
 775:Core/Src/main.cpp ****         ok_debounce++;
 476              		.loc 1 775 24 is_stmt 0 view .LVU106
 477 001a 174B     		ldr	r3, .L22+8
 478 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 775:Core/Src/main.cpp ****         ok_debounce++;
 479              		.loc 1 775 7 view .LVU107
ARM GAS  /tmp/ccgGZz0Z.s 			page 26


 480 001e 012B     		cmp	r3, #1
 481 0020 08D9     		bls	.L21
 780:Core/Src/main.cpp ****           menu1.menu_ok();
 482              		.loc 1 780 9 is_stmt 1 view .LVU108
 483 0022 022B     		cmp	r3, #2
 484 0024 0DD1     		bne	.L18
 781:Core/Src/main.cpp ****           ok_debounce=0;
 485              		.loc 1 781 11 view .LVU109
 781:Core/Src/main.cpp ****           ok_debounce=0;
 486              		.loc 1 781 24 is_stmt 0 view .LVU110
 487 0026 1548     		ldr	r0, .L22+12
 488 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 489              	.LVL27:
 782:Core/Src/main.cpp ****         }
 490              		.loc 1 782 11 is_stmt 1 view .LVU111
 782:Core/Src/main.cpp ****         }
 491              		.loc 1 782 22 is_stmt 0 view .LVU112
 492 002c 124B     		ldr	r3, .L22+8
 493 002e 0022     		movs	r2, #0
 494 0030 1A70     		strb	r2, [r3]
 495 0032 06E0     		b	.L18
 496              	.L21:
 776:Core/Src/main.cpp ****       }
 497              		.loc 1 776 9 is_stmt 1 view .LVU113
 776:Core/Src/main.cpp ****       }
 498              		.loc 1 776 20 is_stmt 0 view .LVU114
 499 0034 0133     		adds	r3, r3, #1
 500 0036 104A     		ldr	r2, .L22+8
 501 0038 1370     		strb	r3, [r2]
 502 003a 02E0     		b	.L18
 503              	.L16:
 788:Core/Src/main.cpp ****     }
 504              		.loc 1 788 7 is_stmt 1 view .LVU115
 788:Core/Src/main.cpp ****     }
 505              		.loc 1 788 18 is_stmt 0 view .LVU116
 506 003c 0E4B     		ldr	r3, .L22+8
 507 003e 0022     		movs	r2, #0
 508 0040 1A70     		strb	r2, [r3]
 509              	.L18:
 792:Core/Src/main.cpp ****     {
 510              		.loc 1 792 5 is_stmt 1 view .LVU117
 792:Core/Src/main.cpp ****     {
 511              		.loc 1 792 27 is_stmt 0 view .LVU118
 512 0042 0F48     		ldr	r0, .L22+16
 513 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 514              	.LVL28:
 792:Core/Src/main.cpp ****     {
 515              		.loc 1 792 5 view .LVU119
 516 0048 0028     		cmp	r0, #0
 517 004a DFD0     		beq	.L14
 794:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 518              		.loc 1 794 7 is_stmt 1 view .LVU120
 794:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 519              		.loc 1 794 26 is_stmt 0 view .LVU121
 520 004c 0B4D     		ldr	r5, .L22+12
 521 004e 2846     		mov	r0, r5
 522 0050 FFF7FEFF 		bl	_ZN4menu13keyboard_pollEv
ARM GAS  /tmp/ccgGZz0Z.s 			page 27


 523              	.LVL29:
 795:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 524              		.loc 1 795 7 is_stmt 1 view .LVU122
 795:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 525              		.loc 1 795 32 is_stmt 0 view .LVU123
 526 0054 0B48     		ldr	r0, .L22+20
 527 0056 FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 528              	.LVL30:
 529 005a 094C     		ldr	r4, .L22+16
 530 005c 2046     		mov	r0, r4
 531 005e FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 532              	.LVL31:
 796:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 533              		.loc 1 796 7 is_stmt 1 view .LVU124
 796:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 534              		.loc 1 796 23 is_stmt 0 view .LVU125
 535 0062 2846     		mov	r0, r5
 536 0064 FFF7FEFF 		bl	_ZN4menu10menu_printEv
 537              	.LVL32:
 797:Core/Src/main.cpp ****     }
 538              		.loc 1 797 7 is_stmt 1 view .LVU126
 797:Core/Src/main.cpp ****     }
 539              		.loc 1 797 25 is_stmt 0 view .LVU127
 540 0068 2046     		mov	r0, r4
 541 006a FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 542              	.LVL33:
 804:Core/Src/main.cpp **** 
 543              		.loc 1 804 1 view .LVU128
 544 006e CDE7     		b	.L14
 545              	.L23:
 546              		.align	2
 547              	.L22:
 548 0070 00000000 		.word	.LANCHOR1
 549 0074 00040240 		.word	1073873920
 550 0078 00000000 		.word	.LANCHOR13
 551 007c 00000000 		.word	.LANCHOR4
 552 0080 00000000 		.word	.LANCHOR3
 553 0084 00000000 		.word	.LANCHOR6
 554              		.cfi_endproc
 555              	.LFE2000:
 556              		.fnend
 558              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 559              		.align	1
 560              		.global	HAL_UART_RxCpltCallback
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv4-sp-d16
 566              	HAL_UART_RxCpltCallback:
 567              		.fnstart
 568              	.LVL34:
 569              	.LFB2001:
 807:Core/Src/main.cpp ****   //call the function in the class
 570              		.loc 1 807 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccgGZz0Z.s 			page 28


 807:Core/Src/main.cpp ****   //call the function in the class
 574              		.loc 1 807 1 is_stmt 0 view .LVU130
 575 0000 08B5     		push	{r3, lr}
 576              		.save {r3, lr}
 577              	.LCFI7:
 578              		.cfi_def_cfa_offset 8
 579              		.cfi_offset 3, -8
 580              		.cfi_offset 14, -4
 809:Core/Src/main.cpp ****   {
 581              		.loc 1 809 3 is_stmt 1 view .LVU131
 809:Core/Src/main.cpp ****   {
 582              		.loc 1 809 13 is_stmt 0 view .LVU132
 583 0002 0368     		ldr	r3, [r0]
 809:Core/Src/main.cpp ****   {
 584              		.loc 1 809 3 view .LVU133
 585 0004 074A     		ldr	r2, .L30
 586 0006 9342     		cmp	r3, r2
 587 0008 03D0     		beq	.L28
 814:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 588              		.loc 1 814 8 is_stmt 1 view .LVU134
 589 000a 074A     		ldr	r2, .L30+4
 590 000c 9342     		cmp	r3, r2
 591 000e 04D0     		beq	.L29
 592              	.LVL35:
 593              	.L24:
 819:Core/Src/main.cpp **** 
 594              		.loc 1 819 1 is_stmt 0 view .LVU135
 595 0010 08BD     		pop	{r3, pc}
 596              	.LVL36:
 597              	.L28:
 811:Core/Src/main.cpp **** 
 598              		.loc 1 811 5 is_stmt 1 view .LVU136
 811:Core/Src/main.cpp **** 
 599              		.loc 1 811 29 is_stmt 0 view .LVU137
 600 0012 0648     		ldr	r0, .L30+8
 601              	.LVL37:
 811:Core/Src/main.cpp **** 
 602              		.loc 1 811 29 view .LVU138
 603 0014 FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 604              	.LVL38:
 605 0018 FAE7     		b	.L24
 606              	.LVL39:
 607              	.L29:
 815:Core/Src/main.cpp **** 
 608              		.loc 1 815 5 is_stmt 1 view .LVU139
 815:Core/Src/main.cpp **** 
 609              		.loc 1 815 29 is_stmt 0 view .LVU140
 610 001a 0448     		ldr	r0, .L30+8
 611              	.LVL40:
 815:Core/Src/main.cpp **** 
 612              		.loc 1 815 29 view .LVU141
 613 001c FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 614              	.LVL41:
 819:Core/Src/main.cpp **** 
 615              		.loc 1 819 1 view .LVU142
 616 0020 F6E7     		b	.L24
 617              	.L31:
ARM GAS  /tmp/ccgGZz0Z.s 			page 29


 618 0022 00BF     		.align	2
 619              	.L30:
 620 0024 00100140 		.word	1073811456
 621 0028 00440040 		.word	1073759232
 622 002c 00000000 		.word	.LANCHOR10
 623              		.cfi_endproc
 624              	.LFE2001:
 625              		.fnend
 627              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 628              		.align	1
 629              		.global	HAL_GPIO_EXTI_IRQHandler
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	HAL_GPIO_EXTI_IRQHandler:
 636              		.fnstart
 637              	.LVL42:
 638              	.LFB2002:
 827:Core/Src/main.cpp ****   /* EXTI line interrupt detected */
 639              		.loc 1 827 1 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 827:Core/Src/main.cpp ****   /* EXTI line interrupt detected */
 643              		.loc 1 827 1 is_stmt 0 view .LVU144
 644 0000 08B5     		push	{r3, lr}
 645              		.save {r3, lr}
 646              	.LCFI8:
 647              		.cfi_def_cfa_offset 8
 648              		.cfi_offset 3, -8
 649              		.cfi_offset 14, -4
 829:Core/Src/main.cpp ****   {
 650              		.loc 1 829 3 is_stmt 1 view .LVU145
 829:Core/Src/main.cpp ****   {
 651              		.loc 1 829 7 is_stmt 0 view .LVU146
 652 0002 054B     		ldr	r3, .L36
 653 0004 5B69     		ldr	r3, [r3, #20]
 829:Core/Src/main.cpp ****   {
 654              		.loc 1 829 3 view .LVU147
 655 0006 0342     		tst	r3, r0
 656 0008 00D1     		bne	.L35
 657              	.LVL43:
 658              	.L32:
 834:Core/Src/main.cpp **** 
 659              		.loc 1 834 1 view .LVU148
 660 000a 08BD     		pop	{r3, pc}
 661              	.LVL44:
 662              	.L35:
 831:Core/Src/main.cpp ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);   // Calls The ISR Handler CallBack Function
 663              		.loc 1 831 5 is_stmt 1 view .LVU149
 664 000c 024B     		ldr	r3, .L36
 665 000e 5861     		str	r0, [r3, #20]
 832:Core/Src/main.cpp ****   }
 666              		.loc 1 832 5 view .LVU150
 832:Core/Src/main.cpp ****   }
 667              		.loc 1 832 27 is_stmt 0 view .LVU151
ARM GAS  /tmp/ccgGZz0Z.s 			page 30


 668 0010 FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 669              	.LVL45:
 834:Core/Src/main.cpp **** 
 670              		.loc 1 834 1 view .LVU152
 671 0014 F9E7     		b	.L32
 672              	.L37:
 673 0016 00BF     		.align	2
 674              	.L36:
 675 0018 003C0140 		.word	1073822720
 676              		.cfi_endproc
 677              	.LFE2002:
 678              		.fnend
 680              		.section	.text.Error_Handler,"ax",%progbits
 681              		.align	1
 682              		.global	Error_Handler
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 686              		.fpu fpv4-sp-d16
 688              	Error_Handler:
 689              		.fnstart
 690              	.LFB2003:
 843:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 691              		.loc 1 843 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ Volatile: function does not return.
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 846:Core/Src/main.cpp ****   while (1)
 697              		.loc 1 846 3 view .LVU154
 698              	.LBB10:
 699              	.LBI10:
 700              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccgGZz0Z.s 			page 31


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccgGZz0Z.s 			page 32


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /tmp/ccgGZz0Z.s 			page 33


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 701              		.loc 3 140 27 view .LVU155
 702              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 703              		.loc 3 142 3 view .LVU156
 704              		.loc 3 142 44 is_stmt 0 view .LVU157
 705              		.syntax unified
 706              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 707 0000 72B6     		cpsid i
 708              	@ 0 "" 2
 709              		.thumb
 710              		.syntax unified
 711              	.L39:
 712              	.LBE11:
 713              	.LBE10:
 847:Core/Src/main.cpp ****   {
 714              		.loc 1 847 3 is_stmt 1 discriminator 1 view .LVU158
 847:Core/Src/main.cpp ****   {
 715              		.loc 1 847 3 discriminator 1 view .LVU159
 716 0002 FEE7     		b	.L39
 717              		.cfi_endproc
 718              	.LFE2003:
 719              		.cantunwind
 720              		.fnend
 722              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 723              		.align	1
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 727              		.fpu fpv4-sp-d16
 729              	_ZL12MX_I2C1_Initv:
 730              		.fnstart
 731              	.LFB1987:
 279:Core/Src/main.cpp **** 
 732              		.loc 1 279 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736 0000 08B5     		push	{r3, lr}
 737              		.save {r3, lr}
 738              	.LCFI9:
 739              		.cfi_def_cfa_offset 8
 740              		.cfi_offset 3, -8
 741              		.cfi_offset 14, -4
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 742              		.loc 1 288 3 view .LVU161
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 743              		.loc 1 288 18 is_stmt 0 view .LVU162
 744 0002 0A48     		ldr	r0, .L44
 745 0004 0A4B     		ldr	r3, .L44+4
 746 0006 0360     		str	r3, [r0]
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 747              		.loc 1 289 3 is_stmt 1 view .LVU163
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
ARM GAS  /tmp/ccgGZz0Z.s 			page 34


 748              		.loc 1 289 25 is_stmt 0 view .LVU164
 749 0008 0A4B     		ldr	r3, .L44+8
 750 000a 4360     		str	r3, [r0, #4]
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 751              		.loc 1 290 3 is_stmt 1 view .LVU165
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 752              		.loc 1 290 24 is_stmt 0 view .LVU166
 753 000c 0023     		movs	r3, #0
 754 000e 8360     		str	r3, [r0, #8]
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 755              		.loc 1 291 3 is_stmt 1 view .LVU167
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 756              		.loc 1 291 26 is_stmt 0 view .LVU168
 757 0010 C360     		str	r3, [r0, #12]
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 758              		.loc 1 292 3 is_stmt 1 view .LVU169
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 759              		.loc 1 292 29 is_stmt 0 view .LVU170
 760 0012 4FF48042 		mov	r2, #16384
 761 0016 0261     		str	r2, [r0, #16]
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 762              		.loc 1 293 3 is_stmt 1 view .LVU171
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 763              		.loc 1 293 30 is_stmt 0 view .LVU172
 764 0018 4361     		str	r3, [r0, #20]
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 765              		.loc 1 294 3 is_stmt 1 view .LVU173
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 766              		.loc 1 294 26 is_stmt 0 view .LVU174
 767 001a 8361     		str	r3, [r0, #24]
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 768              		.loc 1 295 3 is_stmt 1 view .LVU175
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 769              		.loc 1 295 30 is_stmt 0 view .LVU176
 770 001c C361     		str	r3, [r0, #28]
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 771              		.loc 1 296 3 is_stmt 1 view .LVU177
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 772              		.loc 1 296 28 is_stmt 0 view .LVU178
 773 001e 0362     		str	r3, [r0, #32]
 297:Core/Src/main.cpp ****   {
 774              		.loc 1 297 3 is_stmt 1 view .LVU179
 297:Core/Src/main.cpp ****   {
 775              		.loc 1 297 19 is_stmt 0 view .LVU180
 776 0020 FFF7FEFF 		bl	HAL_I2C_Init
 777              	.LVL46:
 297:Core/Src/main.cpp ****   {
 778              		.loc 1 297 3 view .LVU181
 779 0024 00B9     		cbnz	r0, .L43
 305:Core/Src/main.cpp **** 
 780              		.loc 1 305 1 view .LVU182
 781 0026 08BD     		pop	{r3, pc}
 782              	.L43:
 299:Core/Src/main.cpp ****   }
 783              		.loc 1 299 5 is_stmt 1 view .LVU183
 299:Core/Src/main.cpp ****   }
 784              		.loc 1 299 18 is_stmt 0 view .LVU184
ARM GAS  /tmp/ccgGZz0Z.s 			page 35


 785 0028 FFF7FEFF 		bl	Error_Handler
 786              	.LVL47:
 787              	.L45:
 788              		.align	2
 789              	.L44:
 790 002c 00000000 		.word	.LANCHOR14
 791 0030 00540040 		.word	1073763328
 792 0034 A0860100 		.word	100000
 793              		.cfi_endproc
 794              	.LFE1987:
 795              		.fnend
 797              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 798              		.align	1
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 802              		.fpu fpv4-sp-d16
 804              	_ZL12MX_I2C3_Initv:
 805              		.fnstart
 806              	.LFB1988:
 313:Core/Src/main.cpp **** 
 807              		.loc 1 313 1 is_stmt 1 view -0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 0
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 811 0000 08B5     		push	{r3, lr}
 812              		.save {r3, lr}
 813              	.LCFI10:
 814              		.cfi_def_cfa_offset 8
 815              		.cfi_offset 3, -8
 816              		.cfi_offset 14, -4
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 817              		.loc 1 322 3 view .LVU186
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 818              		.loc 1 322 18 is_stmt 0 view .LVU187
 819 0002 0A48     		ldr	r0, .L50
 820 0004 0A4B     		ldr	r3, .L50+4
 821 0006 0360     		str	r3, [r0]
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 822              		.loc 1 323 3 is_stmt 1 view .LVU188
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 823              		.loc 1 323 25 is_stmt 0 view .LVU189
 824 0008 0A4B     		ldr	r3, .L50+8
 825 000a 4360     		str	r3, [r0, #4]
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 826              		.loc 1 324 3 is_stmt 1 view .LVU190
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 827              		.loc 1 324 24 is_stmt 0 view .LVU191
 828 000c 0023     		movs	r3, #0
 829 000e 8360     		str	r3, [r0, #8]
 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 830              		.loc 1 325 3 is_stmt 1 view .LVU192
 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 831              		.loc 1 325 26 is_stmt 0 view .LVU193
 832 0010 C360     		str	r3, [r0, #12]
 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 833              		.loc 1 326 3 is_stmt 1 view .LVU194
ARM GAS  /tmp/ccgGZz0Z.s 			page 36


 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 834              		.loc 1 326 29 is_stmt 0 view .LVU195
 835 0012 4FF48042 		mov	r2, #16384
 836 0016 0261     		str	r2, [r0, #16]
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 837              		.loc 1 327 3 is_stmt 1 view .LVU196
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 838              		.loc 1 327 30 is_stmt 0 view .LVU197
 839 0018 4361     		str	r3, [r0, #20]
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 840              		.loc 1 328 3 is_stmt 1 view .LVU198
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 841              		.loc 1 328 26 is_stmt 0 view .LVU199
 842 001a 8361     		str	r3, [r0, #24]
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 843              		.loc 1 329 3 is_stmt 1 view .LVU200
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 844              		.loc 1 329 30 is_stmt 0 view .LVU201
 845 001c C361     		str	r3, [r0, #28]
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 846              		.loc 1 330 3 is_stmt 1 view .LVU202
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 847              		.loc 1 330 28 is_stmt 0 view .LVU203
 848 001e 0362     		str	r3, [r0, #32]
 331:Core/Src/main.cpp ****   {
 849              		.loc 1 331 3 is_stmt 1 view .LVU204
 331:Core/Src/main.cpp ****   {
 850              		.loc 1 331 19 is_stmt 0 view .LVU205
 851 0020 FFF7FEFF 		bl	HAL_I2C_Init
 852              	.LVL48:
 331:Core/Src/main.cpp ****   {
 853              		.loc 1 331 3 view .LVU206
 854 0024 00B9     		cbnz	r0, .L49
 339:Core/Src/main.cpp **** 
 855              		.loc 1 339 1 view .LVU207
 856 0026 08BD     		pop	{r3, pc}
 857              	.L49:
 333:Core/Src/main.cpp ****   }
 858              		.loc 1 333 5 is_stmt 1 view .LVU208
 333:Core/Src/main.cpp ****   }
 859              		.loc 1 333 18 is_stmt 0 view .LVU209
 860 0028 FFF7FEFF 		bl	Error_Handler
 861              	.LVL49:
 862              	.L51:
 863              		.align	2
 864              	.L50:
 865 002c 00000000 		.word	.LANCHOR2
 866 0030 005C0040 		.word	1073765376
 867 0034 A0860100 		.word	100000
 868              		.cfi_endproc
 869              	.LFE1988:
 870              		.fnend
 872              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 873              		.align	1
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
ARM GAS  /tmp/ccgGZz0Z.s 			page 37


 877              		.fpu fpv4-sp-d16
 879              	_ZL12MX_I2S2_Initv:
 880              		.fnstart
 881              	.LFB1989:
 347:Core/Src/main.cpp **** 
 882              		.loc 1 347 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886 0000 08B5     		push	{r3, lr}
 887              		.save {r3, lr}
 888              	.LCFI11:
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 3, -8
 891              		.cfi_offset 14, -4
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 892              		.loc 1 356 3 view .LVU211
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 893              		.loc 1 356 18 is_stmt 0 view .LVU212
 894 0002 0B48     		ldr	r0, .L56
 895 0004 0B4B     		ldr	r3, .L56+4
 896 0006 0360     		str	r3, [r0]
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 897              		.loc 1 357 3 is_stmt 1 view .LVU213
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 898              		.loc 1 357 19 is_stmt 0 view .LVU214
 899 0008 4FF40072 		mov	r2, #512
 900 000c 4260     		str	r2, [r0, #4]
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 901              		.loc 1 358 3 is_stmt 1 view .LVU215
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 902              		.loc 1 358 23 is_stmt 0 view .LVU216
 903 000e 0023     		movs	r3, #0
 904 0010 8360     		str	r3, [r0, #8]
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 905              		.loc 1 359 3 is_stmt 1 view .LVU217
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 906              		.loc 1 359 25 is_stmt 0 view .LVU218
 907 0012 C360     		str	r3, [r0, #12]
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 908              		.loc 1 360 3 is_stmt 1 view .LVU219
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 909              		.loc 1 360 25 is_stmt 0 view .LVU220
 910 0014 0261     		str	r2, [r0, #16]
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 911              		.loc 1 361 3 is_stmt 1 view .LVU221
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 912              		.loc 1 361 24 is_stmt 0 view .LVU222
 913 0016 4FF4FA52 		mov	r2, #8000
 914 001a 4261     		str	r2, [r0, #20]
 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 915              		.loc 1 362 3 is_stmt 1 view .LVU223
 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 916              		.loc 1 362 19 is_stmt 0 view .LVU224
 917 001c 8361     		str	r3, [r0, #24]
 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 918              		.loc 1 363 3 is_stmt 1 view .LVU225
ARM GAS  /tmp/ccgGZz0Z.s 			page 38


 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 919              		.loc 1 363 26 is_stmt 0 view .LVU226
 920 001e C361     		str	r3, [r0, #28]
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 921              		.loc 1 364 3 is_stmt 1 view .LVU227
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 922              		.loc 1 364 29 is_stmt 0 view .LVU228
 923 0020 0362     		str	r3, [r0, #32]
 365:Core/Src/main.cpp ****   {
 924              		.loc 1 365 3 is_stmt 1 view .LVU229
 365:Core/Src/main.cpp ****   {
 925              		.loc 1 365 19 is_stmt 0 view .LVU230
 926 0022 FFF7FEFF 		bl	HAL_I2S_Init
 927              	.LVL50:
 365:Core/Src/main.cpp ****   {
 928              		.loc 1 365 3 view .LVU231
 929 0026 00B9     		cbnz	r0, .L55
 373:Core/Src/main.cpp **** 
 930              		.loc 1 373 1 view .LVU232
 931 0028 08BD     		pop	{r3, pc}
 932              	.L55:
 367:Core/Src/main.cpp ****   }
 933              		.loc 1 367 5 is_stmt 1 view .LVU233
 367:Core/Src/main.cpp ****   }
 934              		.loc 1 367 18 is_stmt 0 view .LVU234
 935 002a FFF7FEFF 		bl	Error_Handler
 936              	.LVL51:
 937              	.L57:
 938 002e 00BF     		.align	2
 939              	.L56:
 940 0030 00000000 		.word	.LANCHOR15
 941 0034 00380040 		.word	1073756160
 942              		.cfi_endproc
 943              	.LFE1989:
 944              		.fnend
 946              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 947              		.align	1
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 951              		.fpu fpv4-sp-d16
 953              	_ZL12MX_I2S3_Initv:
 954              		.fnstart
 955              	.LFB1990:
 381:Core/Src/main.cpp **** 
 956              		.loc 1 381 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 960 0000 08B5     		push	{r3, lr}
 961              		.save {r3, lr}
 962              	.LCFI12:
 963              		.cfi_def_cfa_offset 8
 964              		.cfi_offset 3, -8
 965              		.cfi_offset 14, -4
 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 966              		.loc 1 390 3 view .LVU236
ARM GAS  /tmp/ccgGZz0Z.s 			page 39


 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 967              		.loc 1 390 18 is_stmt 0 view .LVU237
 968 0002 0B48     		ldr	r0, .L62
 969 0004 0B4B     		ldr	r3, .L62+4
 970 0006 0360     		str	r3, [r0]
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 971              		.loc 1 391 3 is_stmt 1 view .LVU238
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 972              		.loc 1 391 19 is_stmt 0 view .LVU239
 973 0008 4FF40072 		mov	r2, #512
 974 000c 4260     		str	r2, [r0, #4]
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 975              		.loc 1 392 3 is_stmt 1 view .LVU240
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 976              		.loc 1 392 23 is_stmt 0 view .LVU241
 977 000e 0023     		movs	r3, #0
 978 0010 8360     		str	r3, [r0, #8]
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 979              		.loc 1 393 3 is_stmt 1 view .LVU242
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 980              		.loc 1 393 25 is_stmt 0 view .LVU243
 981 0012 C360     		str	r3, [r0, #12]
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 982              		.loc 1 394 3 is_stmt 1 view .LVU244
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 983              		.loc 1 394 25 is_stmt 0 view .LVU245
 984 0014 0261     		str	r2, [r0, #16]
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 985              		.loc 1 395 3 is_stmt 1 view .LVU246
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 986              		.loc 1 395 24 is_stmt 0 view .LVU247
 987 0016 4AF64442 		movw	r2, #44100
 988 001a 4261     		str	r2, [r0, #20]
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 989              		.loc 1 396 3 is_stmt 1 view .LVU248
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 990              		.loc 1 396 19 is_stmt 0 view .LVU249
 991 001c 8361     		str	r3, [r0, #24]
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 992              		.loc 1 397 3 is_stmt 1 view .LVU250
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 993              		.loc 1 397 26 is_stmt 0 view .LVU251
 994 001e C361     		str	r3, [r0, #28]
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 995              		.loc 1 398 3 is_stmt 1 view .LVU252
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 996              		.loc 1 398 29 is_stmt 0 view .LVU253
 997 0020 0123     		movs	r3, #1
 998 0022 0362     		str	r3, [r0, #32]
 399:Core/Src/main.cpp ****   {
 999              		.loc 1 399 3 is_stmt 1 view .LVU254
 399:Core/Src/main.cpp ****   {
 1000              		.loc 1 399 19 is_stmt 0 view .LVU255
 1001 0024 FFF7FEFF 		bl	HAL_I2S_Init
 1002              	.LVL52:
 399:Core/Src/main.cpp ****   {
 1003              		.loc 1 399 3 view .LVU256
ARM GAS  /tmp/ccgGZz0Z.s 			page 40


 1004 0028 00B9     		cbnz	r0, .L61
 407:Core/Src/main.cpp **** 
 1005              		.loc 1 407 1 view .LVU257
 1006 002a 08BD     		pop	{r3, pc}
 1007              	.L61:
 401:Core/Src/main.cpp ****   }
 1008              		.loc 1 401 5 is_stmt 1 view .LVU258
 401:Core/Src/main.cpp ****   }
 1009              		.loc 1 401 18 is_stmt 0 view .LVU259
 1010 002c FFF7FEFF 		bl	Error_Handler
 1011              	.LVL53:
 1012              	.L63:
 1013              		.align	2
 1014              	.L62:
 1015 0030 00000000 		.word	.LANCHOR16
 1016 0034 003C0040 		.word	1073757184
 1017              		.cfi_endproc
 1018              	.LFE1990:
 1019              		.fnend
 1021              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 1022              		.align	1
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu fpv4-sp-d16
 1028              	_ZL12MX_I2S4_Initv:
 1029              		.fnstart
 1030              	.LFB1991:
 415:Core/Src/main.cpp **** 
 1031              		.loc 1 415 1 is_stmt 1 view -0
 1032              		.cfi_startproc
 1033              		@ args = 0, pretend = 0, frame = 0
 1034              		@ frame_needed = 0, uses_anonymous_args = 0
 1035 0000 08B5     		push	{r3, lr}
 1036              		.save {r3, lr}
 1037              	.LCFI13:
 1038              		.cfi_def_cfa_offset 8
 1039              		.cfi_offset 3, -8
 1040              		.cfi_offset 14, -4
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 1041              		.loc 1 424 3 view .LVU261
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 1042              		.loc 1 424 18 is_stmt 0 view .LVU262
 1043 0002 0B48     		ldr	r0, .L68
 1044 0004 0B4B     		ldr	r3, .L68+4
 1045 0006 0360     		str	r3, [r0]
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 1046              		.loc 1 425 3 is_stmt 1 view .LVU263
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 1047              		.loc 1 425 19 is_stmt 0 view .LVU264
 1048 0008 4FF40073 		mov	r3, #512
 1049 000c 4360     		str	r3, [r0, #4]
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 1050              		.loc 1 426 3 is_stmt 1 view .LVU265
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 1051              		.loc 1 426 23 is_stmt 0 view .LVU266
 1052 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccgGZz0Z.s 			page 41


 1053 0010 8360     		str	r3, [r0, #8]
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 1054              		.loc 1 427 3 is_stmt 1 view .LVU267
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 1055              		.loc 1 427 25 is_stmt 0 view .LVU268
 1056 0012 C360     		str	r3, [r0, #12]
 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1057              		.loc 1 428 3 is_stmt 1 view .LVU269
 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1058              		.loc 1 428 25 is_stmt 0 view .LVU270
 1059 0014 0361     		str	r3, [r0, #16]
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 1060              		.loc 1 429 3 is_stmt 1 view .LVU271
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 1061              		.loc 1 429 24 is_stmt 0 view .LVU272
 1062 0016 4AF64442 		movw	r2, #44100
 1063 001a 4261     		str	r2, [r0, #20]
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 1064              		.loc 1 430 3 is_stmt 1 view .LVU273
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 1065              		.loc 1 430 19 is_stmt 0 view .LVU274
 1066 001c 8361     		str	r3, [r0, #24]
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1067              		.loc 1 431 3 is_stmt 1 view .LVU275
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1068              		.loc 1 431 26 is_stmt 0 view .LVU276
 1069 001e C361     		str	r3, [r0, #28]
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1070              		.loc 1 432 3 is_stmt 1 view .LVU277
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1071              		.loc 1 432 29 is_stmt 0 view .LVU278
 1072 0020 0362     		str	r3, [r0, #32]
 433:Core/Src/main.cpp ****   {
 1073              		.loc 1 433 3 is_stmt 1 view .LVU279
 433:Core/Src/main.cpp ****   {
 1074              		.loc 1 433 19 is_stmt 0 view .LVU280
 1075 0022 FFF7FEFF 		bl	HAL_I2S_Init
 1076              	.LVL54:
 433:Core/Src/main.cpp ****   {
 1077              		.loc 1 433 3 view .LVU281
 1078 0026 00B9     		cbnz	r0, .L67
 441:Core/Src/main.cpp **** 
 1079              		.loc 1 441 1 view .LVU282
 1080 0028 08BD     		pop	{r3, pc}
 1081              	.L67:
 435:Core/Src/main.cpp ****   }
 1082              		.loc 1 435 5 is_stmt 1 view .LVU283
 435:Core/Src/main.cpp ****   }
 1083              		.loc 1 435 18 is_stmt 0 view .LVU284
 1084 002a FFF7FEFF 		bl	Error_Handler
 1085              	.LVL55:
 1086              	.L69:
 1087 002e 00BF     		.align	2
 1088              	.L68:
 1089 0030 00000000 		.word	.LANCHOR17
 1090 0034 00340140 		.word	1073820672
 1091              		.cfi_endproc
ARM GAS  /tmp/ccgGZz0Z.s 			page 42


 1092              	.LFE1991:
 1093              		.fnend
 1095              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 1096              		.align	1
 1097              		.syntax unified
 1098              		.thumb
 1099              		.thumb_func
 1100              		.fpu fpv4-sp-d16
 1102              	_ZL15MX_SDIO_SD_Initv:
 1103              		.fnstart
 1104              	.LFB1992:
 449:Core/Src/main.cpp **** 
 1105              		.loc 1 449 1 is_stmt 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109 0000 08B5     		push	{r3, lr}
 1110              		.save {r3, lr}
 1111              	.LCFI14:
 1112              		.cfi_def_cfa_offset 8
 1113              		.cfi_offset 3, -8
 1114              		.cfi_offset 14, -4
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1115              		.loc 1 458 3 view .LVU286
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1116              		.loc 1 458 16 is_stmt 0 view .LVU287
 1117 0002 0C48     		ldr	r0, .L76
 1118 0004 0C4B     		ldr	r3, .L76+4
 1119 0006 0360     		str	r3, [r0]
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1120              		.loc 1 459 3 is_stmt 1 view .LVU288
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1121              		.loc 1 459 22 is_stmt 0 view .LVU289
 1122 0008 0023     		movs	r3, #0
 1123 000a 4360     		str	r3, [r0, #4]
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1124              		.loc 1 460 3 is_stmt 1 view .LVU290
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1125              		.loc 1 460 24 is_stmt 0 view .LVU291
 1126 000c 8360     		str	r3, [r0, #8]
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1127              		.loc 1 461 3 is_stmt 1 view .LVU292
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1128              		.loc 1 461 27 is_stmt 0 view .LVU293
 1129 000e C360     		str	r3, [r0, #12]
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1130              		.loc 1 462 3 is_stmt 1 view .LVU294
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1131              		.loc 1 462 20 is_stmt 0 view .LVU295
 1132 0010 0361     		str	r3, [r0, #16]
 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1133              		.loc 1 463 3 is_stmt 1 view .LVU296
 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1134              		.loc 1 463 32 is_stmt 0 view .LVU297
 1135 0012 4361     		str	r3, [r0, #20]
 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1136              		.loc 1 464 3 is_stmt 1 view .LVU298
ARM GAS  /tmp/ccgGZz0Z.s 			page 43


 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1137              		.loc 1 464 21 is_stmt 0 view .LVU299
 1138 0014 8361     		str	r3, [r0, #24]
 465:Core/Src/main.cpp ****   {
 1139              		.loc 1 465 3 is_stmt 1 view .LVU300
 465:Core/Src/main.cpp ****   {
 1140              		.loc 1 465 18 is_stmt 0 view .LVU301
 1141 0016 FFF7FEFF 		bl	HAL_SD_Init
 1142              	.LVL56:
 465:Core/Src/main.cpp ****   {
 1143              		.loc 1 465 3 view .LVU302
 1144 001a 30B9     		cbnz	r0, .L74
 469:Core/Src/main.cpp ****   {
 1145              		.loc 1 469 3 is_stmt 1 view .LVU303
 469:Core/Src/main.cpp ****   {
 1146              		.loc 1 469 36 is_stmt 0 view .LVU304
 1147 001c 4FF40061 		mov	r1, #2048
 1148 0020 0448     		ldr	r0, .L76
 1149 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 1150              	.LVL57:
 469:Core/Src/main.cpp ****   {
 1151              		.loc 1 469 3 view .LVU305
 1152 0026 10B9     		cbnz	r0, .L75
 477:Core/Src/main.cpp **** 
 1153              		.loc 1 477 1 view .LVU306
 1154 0028 08BD     		pop	{r3, pc}
 1155              	.L74:
 467:Core/Src/main.cpp ****   }
 1156              		.loc 1 467 5 is_stmt 1 view .LVU307
 467:Core/Src/main.cpp ****   }
 1157              		.loc 1 467 18 is_stmt 0 view .LVU308
 1158 002a FFF7FEFF 		bl	Error_Handler
 1159              	.LVL58:
 1160              	.L75:
 471:Core/Src/main.cpp ****   }
 1161              		.loc 1 471 5 is_stmt 1 view .LVU309
 471:Core/Src/main.cpp ****   }
 1162              		.loc 1 471 18 is_stmt 0 view .LVU310
 1163 002e FFF7FEFF 		bl	Error_Handler
 1164              	.LVL59:
 1165              	.L77:
 1166 0032 00BF     		.align	2
 1167              	.L76:
 1168 0034 00000000 		.word	.LANCHOR18
 1169 0038 002C0140 		.word	1073818624
 1170              		.cfi_endproc
 1171              	.LFE1992:
 1172              		.fnend
 1174              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1175              		.align	1
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1179              		.fpu fpv4-sp-d16
 1181              	_ZL12MX_SPI1_Initv:
 1182              		.fnstart
 1183              	.LFB1993:
ARM GAS  /tmp/ccgGZz0Z.s 			page 44


 485:Core/Src/main.cpp **** 
 1184              		.loc 1 485 1 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188 0000 08B5     		push	{r3, lr}
 1189              		.save {r3, lr}
 1190              	.LCFI15:
 1191              		.cfi_def_cfa_offset 8
 1192              		.cfi_offset 3, -8
 1193              		.cfi_offset 14, -4
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1194              		.loc 1 495 3 view .LVU312
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1195              		.loc 1 495 18 is_stmt 0 view .LVU313
 1196 0002 0C48     		ldr	r0, .L82
 1197 0004 0C4B     		ldr	r3, .L82+4
 1198 0006 0360     		str	r3, [r0]
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1199              		.loc 1 496 3 is_stmt 1 view .LVU314
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1200              		.loc 1 496 19 is_stmt 0 view .LVU315
 1201 0008 4FF48273 		mov	r3, #260
 1202 000c 4360     		str	r3, [r0, #4]
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1203              		.loc 1 497 3 is_stmt 1 view .LVU316
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1204              		.loc 1 497 24 is_stmt 0 view .LVU317
 1205 000e 0023     		movs	r3, #0
 1206 0010 8360     		str	r3, [r0, #8]
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1207              		.loc 1 498 3 is_stmt 1 view .LVU318
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1208              		.loc 1 498 23 is_stmt 0 view .LVU319
 1209 0012 C360     		str	r3, [r0, #12]
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1210              		.loc 1 499 3 is_stmt 1 view .LVU320
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1211              		.loc 1 499 26 is_stmt 0 view .LVU321
 1212 0014 0361     		str	r3, [r0, #16]
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1213              		.loc 1 500 3 is_stmt 1 view .LVU322
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1214              		.loc 1 500 23 is_stmt 0 view .LVU323
 1215 0016 4361     		str	r3, [r0, #20]
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1216              		.loc 1 501 3 is_stmt 1 view .LVU324
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1217              		.loc 1 501 18 is_stmt 0 view .LVU325
 1218 0018 8361     		str	r3, [r0, #24]
 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1219              		.loc 1 502 3 is_stmt 1 view .LVU326
 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1220              		.loc 1 502 32 is_stmt 0 view .LVU327
 1221 001a C361     		str	r3, [r0, #28]
 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1222              		.loc 1 503 3 is_stmt 1 view .LVU328
ARM GAS  /tmp/ccgGZz0Z.s 			page 45


 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1223              		.loc 1 503 23 is_stmt 0 view .LVU329
 1224 001c 0362     		str	r3, [r0, #32]
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1225              		.loc 1 504 3 is_stmt 1 view .LVU330
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1226              		.loc 1 504 21 is_stmt 0 view .LVU331
 1227 001e 4362     		str	r3, [r0, #36]
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1228              		.loc 1 505 3 is_stmt 1 view .LVU332
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1229              		.loc 1 505 29 is_stmt 0 view .LVU333
 1230 0020 8362     		str	r3, [r0, #40]
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1231              		.loc 1 506 3 is_stmt 1 view .LVU334
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1232              		.loc 1 506 28 is_stmt 0 view .LVU335
 1233 0022 0A23     		movs	r3, #10
 1234 0024 C362     		str	r3, [r0, #44]
 507:Core/Src/main.cpp ****   {
 1235              		.loc 1 507 3 is_stmt 1 view .LVU336
 507:Core/Src/main.cpp ****   {
 1236              		.loc 1 507 19 is_stmt 0 view .LVU337
 1237 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1238              	.LVL60:
 507:Core/Src/main.cpp ****   {
 1239              		.loc 1 507 3 view .LVU338
 1240 002a 00B9     		cbnz	r0, .L81
 515:Core/Src/main.cpp **** 
 1241              		.loc 1 515 1 view .LVU339
 1242 002c 08BD     		pop	{r3, pc}
 1243              	.L81:
 509:Core/Src/main.cpp ****   }
 1244              		.loc 1 509 5 is_stmt 1 view .LVU340
 509:Core/Src/main.cpp ****   }
 1245              		.loc 1 509 18 is_stmt 0 view .LVU341
 1246 002e FFF7FEFF 		bl	Error_Handler
 1247              	.LVL61:
 1248              	.L83:
 1249 0032 00BF     		.align	2
 1250              	.L82:
 1251 0034 00000000 		.word	.LANCHOR19
 1252 0038 00300140 		.word	1073819648
 1253              		.cfi_endproc
 1254              	.LFE1993:
 1255              		.fnend
 1257              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1258              		.align	1
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1262              		.fpu fpv4-sp-d16
 1264              	_ZL12MX_SPI5_Initv:
 1265              		.fnstart
 1266              	.LFB1994:
 523:Core/Src/main.cpp **** 
 1267              		.loc 1 523 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgGZz0Z.s 			page 46


 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271 0000 08B5     		push	{r3, lr}
 1272              		.save {r3, lr}
 1273              	.LCFI16:
 1274              		.cfi_def_cfa_offset 8
 1275              		.cfi_offset 3, -8
 1276              		.cfi_offset 14, -4
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1277              		.loc 1 533 3 view .LVU343
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1278              		.loc 1 533 18 is_stmt 0 view .LVU344
 1279 0002 0C48     		ldr	r0, .L88
 1280 0004 0C4B     		ldr	r3, .L88+4
 1281 0006 0360     		str	r3, [r0]
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1282              		.loc 1 534 3 is_stmt 1 view .LVU345
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1283              		.loc 1 534 19 is_stmt 0 view .LVU346
 1284 0008 4FF48273 		mov	r3, #260
 1285 000c 4360     		str	r3, [r0, #4]
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1286              		.loc 1 535 3 is_stmt 1 view .LVU347
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1287              		.loc 1 535 24 is_stmt 0 view .LVU348
 1288 000e 0023     		movs	r3, #0
 1289 0010 8360     		str	r3, [r0, #8]
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1290              		.loc 1 536 3 is_stmt 1 view .LVU349
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1291              		.loc 1 536 23 is_stmt 0 view .LVU350
 1292 0012 C360     		str	r3, [r0, #12]
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1293              		.loc 1 537 3 is_stmt 1 view .LVU351
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1294              		.loc 1 537 26 is_stmt 0 view .LVU352
 1295 0014 0361     		str	r3, [r0, #16]
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1296              		.loc 1 538 3 is_stmt 1 view .LVU353
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1297              		.loc 1 538 23 is_stmt 0 view .LVU354
 1298 0016 4361     		str	r3, [r0, #20]
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1299              		.loc 1 539 3 is_stmt 1 view .LVU355
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1300              		.loc 1 539 18 is_stmt 0 view .LVU356
 1301 0018 8361     		str	r3, [r0, #24]
 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1302              		.loc 1 540 3 is_stmt 1 view .LVU357
 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1303              		.loc 1 540 32 is_stmt 0 view .LVU358
 1304 001a C361     		str	r3, [r0, #28]
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1305              		.loc 1 541 3 is_stmt 1 view .LVU359
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1306              		.loc 1 541 23 is_stmt 0 view .LVU360
ARM GAS  /tmp/ccgGZz0Z.s 			page 47


 1307 001c 0362     		str	r3, [r0, #32]
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1308              		.loc 1 542 3 is_stmt 1 view .LVU361
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1309              		.loc 1 542 21 is_stmt 0 view .LVU362
 1310 001e 4362     		str	r3, [r0, #36]
 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1311              		.loc 1 543 3 is_stmt 1 view .LVU363
 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1312              		.loc 1 543 29 is_stmt 0 view .LVU364
 1313 0020 8362     		str	r3, [r0, #40]
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1314              		.loc 1 544 3 is_stmt 1 view .LVU365
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1315              		.loc 1 544 28 is_stmt 0 view .LVU366
 1316 0022 0A23     		movs	r3, #10
 1317 0024 C362     		str	r3, [r0, #44]
 545:Core/Src/main.cpp ****   {
 1318              		.loc 1 545 3 is_stmt 1 view .LVU367
 545:Core/Src/main.cpp ****   {
 1319              		.loc 1 545 19 is_stmt 0 view .LVU368
 1320 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1321              	.LVL62:
 545:Core/Src/main.cpp ****   {
 1322              		.loc 1 545 3 view .LVU369
 1323 002a 00B9     		cbnz	r0, .L87
 553:Core/Src/main.cpp **** 
 1324              		.loc 1 553 1 view .LVU370
 1325 002c 08BD     		pop	{r3, pc}
 1326              	.L87:
 547:Core/Src/main.cpp ****   }
 1327              		.loc 1 547 5 is_stmt 1 view .LVU371
 547:Core/Src/main.cpp ****   }
 1328              		.loc 1 547 18 is_stmt 0 view .LVU372
 1329 002e FFF7FEFF 		bl	Error_Handler
 1330              	.LVL63:
 1331              	.L89:
 1332 0032 00BF     		.align	2
 1333              	.L88:
 1334 0034 00000000 		.word	.LANCHOR20
 1335 0038 00500140 		.word	1073827840
 1336              		.cfi_endproc
 1337              	.LFE1994:
 1338              		.fnend
 1340              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1341              		.align	1
 1342              		.syntax unified
 1343              		.thumb
 1344              		.thumb_func
 1345              		.fpu fpv4-sp-d16
 1347              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1348              		.fnstart
 1349              	.LFB1998:
 677:Core/Src/main.cpp **** 
 1350              		.loc 1 677 1 is_stmt 1 view -0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccgGZz0Z.s 			page 48


 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354 0000 08B5     		push	{r3, lr}
 1355              		.save {r3, lr}
 1356              	.LCFI17:
 1357              		.cfi_def_cfa_offset 8
 1358              		.cfi_offset 3, -8
 1359              		.cfi_offset 14, -4
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1360              		.loc 1 686 3 view .LVU374
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1361              		.loc 1 686 28 is_stmt 0 view .LVU375
 1362 0002 0B48     		ldr	r0, .L94
 1363 0004 4FF0A043 		mov	r3, #1342177280
 1364 0008 0360     		str	r3, [r0]
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1365              		.loc 1 687 3 is_stmt 1 view .LVU376
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1366              		.loc 1 687 38 is_stmt 0 view .LVU377
 1367 000a 0423     		movs	r3, #4
 1368 000c 4360     		str	r3, [r0, #4]
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1369              		.loc 1 688 3 is_stmt 1 view .LVU378
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1370              		.loc 1 688 30 is_stmt 0 view .LVU379
 1371 000e 0222     		movs	r2, #2
 1372 0010 C260     		str	r2, [r0, #12]
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1373              		.loc 1 689 3 is_stmt 1 view .LVU380
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1374              		.loc 1 689 35 is_stmt 0 view .LVU381
 1375 0012 0023     		movs	r3, #0
 1376 0014 0361     		str	r3, [r0, #16]
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1377              		.loc 1 690 3 is_stmt 1 view .LVU382
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1378              		.loc 1 690 35 is_stmt 0 view .LVU383
 1379 0016 8261     		str	r2, [r0, #24]
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1380              		.loc 1 691 3 is_stmt 1 view .LVU384
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1381              		.loc 1 691 35 is_stmt 0 view .LVU385
 1382 0018 C361     		str	r3, [r0, #28]
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1383              		.loc 1 692 3 is_stmt 1 view .LVU386
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1384              		.loc 1 692 41 is_stmt 0 view .LVU387
 1385 001a 0362     		str	r3, [r0, #32]
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1386              		.loc 1 693 3 is_stmt 1 view .LVU388
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1387              		.loc 1 693 35 is_stmt 0 view .LVU389
 1388 001c 4362     		str	r3, [r0, #36]
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1389              		.loc 1 694 3 is_stmt 1 view .LVU390
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1390              		.loc 1 694 44 is_stmt 0 view .LVU391
 1391 001e C362     		str	r3, [r0, #44]
ARM GAS  /tmp/ccgGZz0Z.s 			page 49


 695:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1392              		.loc 1 695 3 is_stmt 1 view .LVU392
 695:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1393              		.loc 1 695 42 is_stmt 0 view .LVU393
 1394 0020 0363     		str	r3, [r0, #48]
 696:Core/Src/main.cpp ****   {
 1395              		.loc 1 696 3 is_stmt 1 view .LVU394
 696:Core/Src/main.cpp ****   {
 1396              		.loc 1 696 19 is_stmt 0 view .LVU395
 1397 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1398              	.LVL64:
 696:Core/Src/main.cpp ****   {
 1399              		.loc 1 696 3 view .LVU396
 1400 0026 00B9     		cbnz	r0, .L93
 704:Core/Src/main.cpp **** 
 1401              		.loc 1 704 1 view .LVU397
 1402 0028 08BD     		pop	{r3, pc}
 1403              	.L93:
 698:Core/Src/main.cpp ****   }
 1404              		.loc 1 698 5 is_stmt 1 view .LVU398
 698:Core/Src/main.cpp ****   }
 1405              		.loc 1 698 18 is_stmt 0 view .LVU399
 1406 002a FFF7FEFF 		bl	Error_Handler
 1407              	.LVL65:
 1408              	.L95:
 1409 002e 00BF     		.align	2
 1410              	.L94:
 1411 0030 00000000 		.word	.LANCHOR21
 1412              		.cfi_endproc
 1413              	.LFE1998:
 1414              		.fnend
 1416              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1417              		.align	1
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu fpv4-sp-d16
 1423              	_ZL12MX_ADC1_Initv:
 1424              		.fnstart
 1425              	.LFB1986:
 229:Core/Src/main.cpp **** 
 1426              		.loc 1 229 1 is_stmt 1 view -0
 1427              		.cfi_startproc
 1428              		@ args = 0, pretend = 0, frame = 16
 1429              		@ frame_needed = 0, uses_anonymous_args = 0
 1430 0000 00B5     		push	{lr}
 1431              		.save {lr}
 1432              	.LCFI18:
 1433              		.cfi_def_cfa_offset 4
 1434              		.cfi_offset 14, -4
 1435              		.pad #20
 1436 0002 85B0     		sub	sp, sp, #20
 1437              	.LCFI19:
 1438              		.cfi_def_cfa_offset 24
 235:Core/Src/main.cpp **** 
 1439              		.loc 1 235 3 view .LVU401
 235:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccgGZz0Z.s 			page 50


 1440              		.loc 1 235 26 is_stmt 0 view .LVU402
 1441 0004 0023     		movs	r3, #0
 1442 0006 0093     		str	r3, [sp]
 1443 0008 0193     		str	r3, [sp, #4]
 1444 000a 0293     		str	r3, [sp, #8]
 1445 000c 0393     		str	r3, [sp, #12]
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1446              		.loc 1 242 3 is_stmt 1 view .LVU403
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1447              		.loc 1 242 18 is_stmt 0 view .LVU404
 1448 000e 1348     		ldr	r0, .L102
 1449 0010 134A     		ldr	r2, .L102+4
 1450 0012 0260     		str	r2, [r0]
 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1451              		.loc 1 243 3 is_stmt 1 view .LVU405
 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1452              		.loc 1 243 29 is_stmt 0 view .LVU406
 1453 0014 4360     		str	r3, [r0, #4]
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1454              		.loc 1 244 3 is_stmt 1 view .LVU407
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1455              		.loc 1 244 25 is_stmt 0 view .LVU408
 1456 0016 8360     		str	r3, [r0, #8]
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1457              		.loc 1 245 3 is_stmt 1 view .LVU409
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1458              		.loc 1 245 27 is_stmt 0 view .LVU410
 1459 0018 0361     		str	r3, [r0, #16]
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1460              		.loc 1 246 3 is_stmt 1 view .LVU411
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1461              		.loc 1 246 33 is_stmt 0 view .LVU412
 1462 001a 0376     		strb	r3, [r0, #24]
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1463              		.loc 1 247 3 is_stmt 1 view .LVU413
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1464              		.loc 1 247 36 is_stmt 0 view .LVU414
 1465 001c 80F82030 		strb	r3, [r0, #32]
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1466              		.loc 1 248 3 is_stmt 1 view .LVU415
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1467              		.loc 1 248 35 is_stmt 0 view .LVU416
 1468 0020 C362     		str	r3, [r0, #44]
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1469              		.loc 1 249 3 is_stmt 1 view .LVU417
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1470              		.loc 1 249 31 is_stmt 0 view .LVU418
 1471 0022 104A     		ldr	r2, .L102+8
 1472 0024 8262     		str	r2, [r0, #40]
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1473              		.loc 1 250 3 is_stmt 1 view .LVU419
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1474              		.loc 1 250 24 is_stmt 0 view .LVU420
 1475 0026 C360     		str	r3, [r0, #12]
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1476              		.loc 1 251 3 is_stmt 1 view .LVU421
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
ARM GAS  /tmp/ccgGZz0Z.s 			page 51


 1477              		.loc 1 251 30 is_stmt 0 view .LVU422
 1478 0028 0122     		movs	r2, #1
 1479 002a C261     		str	r2, [r0, #28]
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1480              		.loc 1 252 3 is_stmt 1 view .LVU423
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1481              		.loc 1 252 36 is_stmt 0 view .LVU424
 1482 002c 80F83030 		strb	r3, [r0, #48]
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1483              		.loc 1 253 3 is_stmt 1 view .LVU425
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1484              		.loc 1 253 27 is_stmt 0 view .LVU426
 1485 0030 4261     		str	r2, [r0, #20]
 254:Core/Src/main.cpp ****   {
 1486              		.loc 1 254 3 is_stmt 1 view .LVU427
 254:Core/Src/main.cpp ****   {
 1487              		.loc 1 254 19 is_stmt 0 view .LVU428
 1488 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1489              	.LVL66:
 254:Core/Src/main.cpp ****   {
 1490              		.loc 1 254 3 view .LVU429
 1491 0036 68B9     		cbnz	r0, .L100
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1492              		.loc 1 260 3 is_stmt 1 view .LVU430
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1493              		.loc 1 260 19 is_stmt 0 view .LVU431
 1494 0038 0A23     		movs	r3, #10
 1495 003a 0093     		str	r3, [sp]
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1496              		.loc 1 261 3 is_stmt 1 view .LVU432
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1497              		.loc 1 261 16 is_stmt 0 view .LVU433
 1498 003c 0123     		movs	r3, #1
 1499 003e 0193     		str	r3, [sp, #4]
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1500              		.loc 1 262 3 is_stmt 1 view .LVU434
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1501              		.loc 1 262 24 is_stmt 0 view .LVU435
 1502 0040 0023     		movs	r3, #0
 1503 0042 0293     		str	r3, [sp, #8]
 263:Core/Src/main.cpp ****   {
 1504              		.loc 1 263 3 is_stmt 1 view .LVU436
 263:Core/Src/main.cpp ****   {
 1505              		.loc 1 263 28 is_stmt 0 view .LVU437
 1506 0044 6946     		mov	r1, sp
 1507 0046 0548     		ldr	r0, .L102
 1508 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1509              	.LVL67:
 263:Core/Src/main.cpp ****   {
 1510              		.loc 1 263 3 view .LVU438
 1511 004c 20B9     		cbnz	r0, .L101
 271:Core/Src/main.cpp **** 
 1512              		.loc 1 271 1 view .LVU439
 1513 004e 05B0     		add	sp, sp, #20
 1514              	.LCFI20:
 1515              		.cfi_remember_state
 1516              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccgGZz0Z.s 			page 52


 1517              		@ sp needed
 1518 0050 5DF804FB 		ldr	pc, [sp], #4
 1519              	.L100:
 1520              	.LCFI21:
 1521              		.cfi_restore_state
 256:Core/Src/main.cpp ****   }
 1522              		.loc 1 256 5 is_stmt 1 view .LVU440
 256:Core/Src/main.cpp ****   }
 1523              		.loc 1 256 18 is_stmt 0 view .LVU441
 1524 0054 FFF7FEFF 		bl	Error_Handler
 1525              	.LVL68:
 1526              	.L101:
 265:Core/Src/main.cpp ****   }
 1527              		.loc 1 265 5 is_stmt 1 view .LVU442
 265:Core/Src/main.cpp ****   }
 1528              		.loc 1 265 18 is_stmt 0 view .LVU443
 1529 0058 FFF7FEFF 		bl	Error_Handler
 1530              	.LVL69:
 1531              	.L103:
 1532              		.align	2
 1533              	.L102:
 1534 005c 00000000 		.word	.LANCHOR5
 1535 0060 00200140 		.word	1073815552
 1536 0064 0100000F 		.word	251658241
 1537              		.cfi_endproc
 1538              	.LFE1986:
 1539              		.fnend
 1541              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1542              		.align	1
 1543              		.syntax unified
 1544              		.thumb
 1545              		.thumb_func
 1546              		.fpu fpv4-sp-d16
 1548              	_ZL13MX_TIM10_Initv:
 1549              		.fnstart
 1550              	.LFB1997:
 646:Core/Src/main.cpp **** 
 1551              		.loc 1 646 1 is_stmt 1 view -0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555 0000 08B5     		push	{r3, lr}
 1556              		.save {r3, lr}
 1557              	.LCFI22:
 1558              		.cfi_def_cfa_offset 8
 1559              		.cfi_offset 3, -8
 1560              		.cfi_offset 14, -4
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 1561              		.loc 1 655 3 view .LVU445
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 1562              		.loc 1 655 19 is_stmt 0 view .LVU446
 1563 0002 0948     		ldr	r0, .L108
 1564 0004 094B     		ldr	r3, .L108+4
 1565 0006 0360     		str	r3, [r0]
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1566              		.loc 1 656 3 is_stmt 1 view .LVU447
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccgGZz0Z.s 			page 53


 1567              		.loc 1 656 25 is_stmt 0 view .LVU448
 1568 0008 2323     		movs	r3, #35
 1569 000a 4360     		str	r3, [r0, #4]
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1570              		.loc 1 657 3 is_stmt 1 view .LVU449
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1571              		.loc 1 657 27 is_stmt 0 view .LVU450
 1572 000c 0023     		movs	r3, #0
 1573 000e 8360     		str	r3, [r0, #8]
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1574              		.loc 1 658 3 is_stmt 1 view .LVU451
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1575              		.loc 1 658 22 is_stmt 0 view .LVU452
 1576 0010 4FF6FF72 		movw	r2, #65535
 1577 0014 C260     		str	r2, [r0, #12]
 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1578              		.loc 1 659 3 is_stmt 1 view .LVU453
 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1579              		.loc 1 659 29 is_stmt 0 view .LVU454
 1580 0016 0361     		str	r3, [r0, #16]
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1581              		.loc 1 660 3 is_stmt 1 view .LVU455
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1582              		.loc 1 660 33 is_stmt 0 view .LVU456
 1583 0018 8361     		str	r3, [r0, #24]
 661:Core/Src/main.cpp ****   {
 1584              		.loc 1 661 3 is_stmt 1 view .LVU457
 661:Core/Src/main.cpp ****   {
 1585              		.loc 1 661 24 is_stmt 0 view .LVU458
 1586 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1587              	.LVL70:
 661:Core/Src/main.cpp ****   {
 1588              		.loc 1 661 3 view .LVU459
 1589 001e 00B9     		cbnz	r0, .L107
 669:Core/Src/main.cpp **** 
 1590              		.loc 1 669 1 view .LVU460
 1591 0020 08BD     		pop	{r3, pc}
 1592              	.L107:
 663:Core/Src/main.cpp ****   }
 1593              		.loc 1 663 5 is_stmt 1 view .LVU461
 663:Core/Src/main.cpp ****   }
 1594              		.loc 1 663 18 is_stmt 0 view .LVU462
 1595 0022 FFF7FEFF 		bl	Error_Handler
 1596              	.LVL71:
 1597              	.L109:
 1598 0026 00BF     		.align	2
 1599              	.L108:
 1600 0028 00000000 		.word	.LANCHOR1
 1601 002c 00440140 		.word	1073824768
 1602              		.cfi_endproc
 1603              	.LFE1997:
 1604              		.fnend
 1606              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1607              		.align	1
 1608              		.syntax unified
 1609              		.thumb
 1610              		.thumb_func
ARM GAS  /tmp/ccgGZz0Z.s 			page 54


 1611              		.fpu fpv4-sp-d16
 1613              	_ZL12MX_TIM5_Initv:
 1614              		.fnstart
 1615              	.LFB1995:
 561:Core/Src/main.cpp **** 
 1616              		.loc 1 561 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 32
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620 0000 00B5     		push	{lr}
 1621              		.save {lr}
 1622              	.LCFI23:
 1623              		.cfi_def_cfa_offset 4
 1624              		.cfi_offset 14, -4
 1625              		.pad #36
 1626 0002 89B0     		sub	sp, sp, #36
 1627              	.LCFI24:
 1628              		.cfi_def_cfa_offset 40
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1629              		.loc 1 567 3 view .LVU464
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1630              		.loc 1 567 26 is_stmt 0 view .LVU465
 1631 0004 0023     		movs	r3, #0
 1632 0006 0393     		str	r3, [sp, #12]
 1633 0008 0493     		str	r3, [sp, #16]
 1634 000a 0593     		str	r3, [sp, #20]
 1635 000c 0693     		str	r3, [sp, #24]
 1636 000e 0793     		str	r3, [sp, #28]
 568:Core/Src/main.cpp **** 
 1637              		.loc 1 568 3 is_stmt 1 view .LVU466
 568:Core/Src/main.cpp **** 
 1638              		.loc 1 568 27 is_stmt 0 view .LVU467
 1639 0010 0193     		str	r3, [sp, #4]
 1640 0012 0293     		str	r3, [sp, #8]
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1641              		.loc 1 573 3 is_stmt 1 view .LVU468
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1642              		.loc 1 573 18 is_stmt 0 view .LVU469
 1643 0014 1248     		ldr	r0, .L118
 1644 0016 134A     		ldr	r2, .L118+4
 1645 0018 0260     		str	r2, [r0]
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1646              		.loc 1 574 3 is_stmt 1 view .LVU470
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1647              		.loc 1 574 24 is_stmt 0 view .LVU471
 1648 001a 4360     		str	r3, [r0, #4]
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1649              		.loc 1 575 3 is_stmt 1 view .LVU472
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1650              		.loc 1 575 26 is_stmt 0 view .LVU473
 1651 001c 8360     		str	r3, [r0, #8]
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1652              		.loc 1 576 3 is_stmt 1 view .LVU474
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1653              		.loc 1 576 21 is_stmt 0 view .LVU475
 1654 001e 4FF0FF32 		mov	r2, #-1
 1655 0022 C260     		str	r2, [r0, #12]
ARM GAS  /tmp/ccgGZz0Z.s 			page 55


 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1656              		.loc 1 577 3 is_stmt 1 view .LVU476
 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1657              		.loc 1 577 28 is_stmt 0 view .LVU477
 1658 0024 0361     		str	r3, [r0, #16]
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1659              		.loc 1 578 3 is_stmt 1 view .LVU478
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1660              		.loc 1 578 32 is_stmt 0 view .LVU479
 1661 0026 8361     		str	r3, [r0, #24]
 579:Core/Src/main.cpp ****   {
 1662              		.loc 1 579 3 is_stmt 1 view .LVU480
 579:Core/Src/main.cpp ****   {
 1663              		.loc 1 579 24 is_stmt 0 view .LVU481
 1664 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1665              	.LVL72:
 579:Core/Src/main.cpp ****   {
 1666              		.loc 1 579 3 view .LVU482
 1667 002c 90B9     		cbnz	r0, .L115
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1668              		.loc 1 583 3 is_stmt 1 view .LVU483
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1669              		.loc 1 583 26 is_stmt 0 view .LVU484
 1670 002e 0023     		movs	r3, #0
 1671 0030 0393     		str	r3, [sp, #12]
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1672              		.loc 1 584 3 is_stmt 1 view .LVU485
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1673              		.loc 1 584 29 is_stmt 0 view .LVU486
 1674 0032 0493     		str	r3, [sp, #16]
 585:Core/Src/main.cpp ****   {
 1675              		.loc 1 585 3 is_stmt 1 view .LVU487
 585:Core/Src/main.cpp ****   {
 1676              		.loc 1 585 33 is_stmt 0 view .LVU488
 1677 0034 03A9     		add	r1, sp, #12
 1678 0036 0A48     		ldr	r0, .L118
 1679 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1680              	.LVL73:
 585:Core/Src/main.cpp ****   {
 1681              		.loc 1 585 3 view .LVU489
 1682 003c 60B9     		cbnz	r0, .L116
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1683              		.loc 1 589 3 is_stmt 1 view .LVU490
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1684              		.loc 1 589 37 is_stmt 0 view .LVU491
 1685 003e 0023     		movs	r3, #0
 1686 0040 0193     		str	r3, [sp, #4]
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1687              		.loc 1 590 3 is_stmt 1 view .LVU492
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1688              		.loc 1 590 33 is_stmt 0 view .LVU493
 1689 0042 0293     		str	r3, [sp, #8]
 591:Core/Src/main.cpp ****   {
 1690              		.loc 1 591 3 is_stmt 1 view .LVU494
 591:Core/Src/main.cpp ****   {
 1691              		.loc 1 591 44 is_stmt 0 view .LVU495
 1692 0044 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccgGZz0Z.s 			page 56


 1693 0046 0648     		ldr	r0, .L118
 1694 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1695              	.LVL74:
 591:Core/Src/main.cpp ****   {
 1696              		.loc 1 591 3 view .LVU496
 1697 004c 30B9     		cbnz	r0, .L117
 599:Core/Src/main.cpp **** 
 1698              		.loc 1 599 1 view .LVU497
 1699 004e 09B0     		add	sp, sp, #36
 1700              	.LCFI25:
 1701              		.cfi_remember_state
 1702              		.cfi_def_cfa_offset 4
 1703              		@ sp needed
 1704 0050 5DF804FB 		ldr	pc, [sp], #4
 1705              	.L115:
 1706              	.LCFI26:
 1707              		.cfi_restore_state
 581:Core/Src/main.cpp ****   }
 1708              		.loc 1 581 5 is_stmt 1 view .LVU498
 581:Core/Src/main.cpp ****   }
 1709              		.loc 1 581 18 is_stmt 0 view .LVU499
 1710 0054 FFF7FEFF 		bl	Error_Handler
 1711              	.LVL75:
 1712              	.L116:
 587:Core/Src/main.cpp ****   }
 1713              		.loc 1 587 5 is_stmt 1 view .LVU500
 587:Core/Src/main.cpp ****   }
 1714              		.loc 1 587 18 is_stmt 0 view .LVU501
 1715 0058 FFF7FEFF 		bl	Error_Handler
 1716              	.LVL76:
 1717              	.L117:
 593:Core/Src/main.cpp ****   }
 1718              		.loc 1 593 5 is_stmt 1 view .LVU502
 593:Core/Src/main.cpp ****   }
 1719              		.loc 1 593 18 is_stmt 0 view .LVU503
 1720 005c FFF7FEFF 		bl	Error_Handler
 1721              	.LVL77:
 1722              	.L119:
 1723              		.align	2
 1724              	.L118:
 1725 0060 00000000 		.word	.LANCHOR22
 1726 0064 000C0040 		.word	1073744896
 1727              		.cfi_endproc
 1728              	.LFE1995:
 1729              		.fnend
 1731              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1732              		.align	1
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	_ZL12MX_TIM9_Initv:
 1739              		.fnstart
 1740              	.LFB1996:
 607:Core/Src/main.cpp **** 
 1741              		.loc 1 607 1 is_stmt 1 view -0
 1742              		.cfi_startproc
ARM GAS  /tmp/ccgGZz0Z.s 			page 57


 1743              		@ args = 0, pretend = 0, frame = 24
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 1745 0000 00B5     		push	{lr}
 1746              		.save {lr}
 1747              	.LCFI27:
 1748              		.cfi_def_cfa_offset 4
 1749              		.cfi_offset 14, -4
 1750              		.pad #28
 1751 0002 87B0     		sub	sp, sp, #28
 1752              	.LCFI28:
 1753              		.cfi_def_cfa_offset 32
 613:Core/Src/main.cpp **** 
 1754              		.loc 1 613 3 view .LVU505
 613:Core/Src/main.cpp **** 
 1755              		.loc 1 613 26 is_stmt 0 view .LVU506
 1756 0004 0023     		movs	r3, #0
 1757 0006 0193     		str	r3, [sp, #4]
 1758 0008 0293     		str	r3, [sp, #8]
 1759 000a 0393     		str	r3, [sp, #12]
 1760 000c 0493     		str	r3, [sp, #16]
 1761 000e 0593     		str	r3, [sp, #20]
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1762              		.loc 1 618 3 is_stmt 1 view .LVU507
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1763              		.loc 1 618 18 is_stmt 0 view .LVU508
 1764 0010 0D48     		ldr	r0, .L126
 1765 0012 0E4A     		ldr	r2, .L126+4
 1766 0014 0260     		str	r2, [r0]
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1767              		.loc 1 619 3 is_stmt 1 view .LVU509
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1768              		.loc 1 619 24 is_stmt 0 view .LVU510
 1769 0016 4360     		str	r3, [r0, #4]
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1770              		.loc 1 620 3 is_stmt 1 view .LVU511
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1771              		.loc 1 620 26 is_stmt 0 view .LVU512
 1772 0018 8360     		str	r3, [r0, #8]
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1773              		.loc 1 621 3 is_stmt 1 view .LVU513
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1774              		.loc 1 621 21 is_stmt 0 view .LVU514
 1775 001a 4FF6FF72 		movw	r2, #65535
 1776 001e C260     		str	r2, [r0, #12]
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1777              		.loc 1 622 3 is_stmt 1 view .LVU515
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1778              		.loc 1 622 28 is_stmt 0 view .LVU516
 1779 0020 0361     		str	r3, [r0, #16]
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1780              		.loc 1 623 3 is_stmt 1 view .LVU517
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1781              		.loc 1 623 32 is_stmt 0 view .LVU518
 1782 0022 8361     		str	r3, [r0, #24]
 624:Core/Src/main.cpp ****   {
 1783              		.loc 1 624 3 is_stmt 1 view .LVU519
 624:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccgGZz0Z.s 			page 58


 1784              		.loc 1 624 24 is_stmt 0 view .LVU520
 1785 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1786              	.LVL78:
 624:Core/Src/main.cpp ****   {
 1787              		.loc 1 624 3 view .LVU521
 1788 0028 50B9     		cbnz	r0, .L124
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1789              		.loc 1 628 3 is_stmt 1 view .LVU522
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1790              		.loc 1 628 26 is_stmt 0 view .LVU523
 1791 002a 0023     		movs	r3, #0
 1792 002c 0193     		str	r3, [sp, #4]
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1793              		.loc 1 629 3 is_stmt 1 view .LVU524
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1794              		.loc 1 629 29 is_stmt 0 view .LVU525
 1795 002e 0293     		str	r3, [sp, #8]
 630:Core/Src/main.cpp ****   {
 1796              		.loc 1 630 3 is_stmt 1 view .LVU526
 630:Core/Src/main.cpp ****   {
 1797              		.loc 1 630 33 is_stmt 0 view .LVU527
 1798 0030 01A9     		add	r1, sp, #4
 1799 0032 0548     		ldr	r0, .L126
 1800 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1801              	.LVL79:
 630:Core/Src/main.cpp ****   {
 1802              		.loc 1 630 3 view .LVU528
 1803 0038 20B9     		cbnz	r0, .L125
 638:Core/Src/main.cpp **** 
 1804              		.loc 1 638 1 view .LVU529
 1805 003a 07B0     		add	sp, sp, #28
 1806              	.LCFI29:
 1807              		.cfi_remember_state
 1808              		.cfi_def_cfa_offset 4
 1809              		@ sp needed
 1810 003c 5DF804FB 		ldr	pc, [sp], #4
 1811              	.L124:
 1812              	.LCFI30:
 1813              		.cfi_restore_state
 626:Core/Src/main.cpp ****   }
 1814              		.loc 1 626 5 is_stmt 1 view .LVU530
 626:Core/Src/main.cpp ****   }
 1815              		.loc 1 626 18 is_stmt 0 view .LVU531
 1816 0040 FFF7FEFF 		bl	Error_Handler
 1817              	.LVL80:
 1818              	.L125:
 632:Core/Src/main.cpp ****   }
 1819              		.loc 1 632 5 is_stmt 1 view .LVU532
 632:Core/Src/main.cpp ****   }
 1820              		.loc 1 632 18 is_stmt 0 view .LVU533
 1821 0044 FFF7FEFF 		bl	Error_Handler
 1822              	.LVL81:
 1823              	.L127:
 1824              		.align	2
 1825              	.L126:
 1826 0048 00000000 		.word	.LANCHOR23
 1827 004c 00400140 		.word	1073823744
ARM GAS  /tmp/ccgGZz0Z.s 			page 59


 1828              		.cfi_endproc
 1829              	.LFE1996:
 1830              		.fnend
 1832              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1833              		.align	1
 1834              		.global	_Z18SystemClock_Configv
 1835              		.syntax unified
 1836              		.thumb
 1837              		.thumb_func
 1838              		.fpu fpv4-sp-d16
 1840              	_Z18SystemClock_Configv:
 1841              		.fnstart
 1842              	.LFB1985:
 176:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1843              		.loc 1 176 1 is_stmt 1 view -0
 1844              		.cfi_startproc
 1845              		@ args = 0, pretend = 0, frame = 104
 1846              		@ frame_needed = 0, uses_anonymous_args = 0
 1847 0000 00B5     		push	{lr}
 1848              		.save {lr}
 1849              	.LCFI31:
 1850              		.cfi_def_cfa_offset 4
 1851              		.cfi_offset 14, -4
 1852              		.pad #108
 1853 0002 9BB0     		sub	sp, sp, #108
 1854              	.LCFI32:
 1855              		.cfi_def_cfa_offset 112
 177:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1856              		.loc 1 177 3 view .LVU535
 177:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1857              		.loc 1 177 22 is_stmt 0 view .LVU536
 1858 0004 3022     		movs	r2, #48
 1859 0006 0021     		movs	r1, #0
 1860 0008 0EA8     		add	r0, sp, #56
 1861 000a FFF7FEFF 		bl	memset
 1862              	.LVL82:
 178:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1863              		.loc 1 178 3 is_stmt 1 view .LVU537
 178:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1864              		.loc 1 178 22 is_stmt 0 view .LVU538
 1865 000e 0023     		movs	r3, #0
 1866 0010 0993     		str	r3, [sp, #36]
 1867 0012 0A93     		str	r3, [sp, #40]
 1868 0014 0B93     		str	r3, [sp, #44]
 1869 0016 0C93     		str	r3, [sp, #48]
 1870 0018 0D93     		str	r3, [sp, #52]
 179:Core/Src/main.cpp **** 
 1871              		.loc 1 179 3 is_stmt 1 view .LVU539
 179:Core/Src/main.cpp **** 
 1872              		.loc 1 179 28 is_stmt 0 view .LVU540
 1873 001a 0393     		str	r3, [sp, #12]
 1874 001c 0493     		str	r3, [sp, #16]
 1875 001e 0593     		str	r3, [sp, #20]
 1876 0020 0693     		str	r3, [sp, #24]
 1877 0022 0793     		str	r3, [sp, #28]
 1878 0024 0893     		str	r3, [sp, #32]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccgGZz0Z.s 			page 60


 1879              		.loc 1 183 3 is_stmt 1 view .LVU541
 1880              	.LBB12:
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1881              		.loc 1 183 3 view .LVU542
 1882 0026 0193     		str	r3, [sp, #4]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1883              		.loc 1 183 3 view .LVU543
 1884 0028 264A     		ldr	r2, .L136
 1885 002a 116C     		ldr	r1, [r2, #64]
 1886 002c 41F08051 		orr	r1, r1, #268435456
 1887 0030 1164     		str	r1, [r2, #64]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1888              		.loc 1 183 3 view .LVU544
 1889 0032 126C     		ldr	r2, [r2, #64]
 1890 0034 02F08052 		and	r2, r2, #268435456
 1891 0038 0192     		str	r2, [sp, #4]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1892              		.loc 1 183 3 view .LVU545
 1893 003a 019A     		ldr	r2, [sp, #4]
 1894              	.LBE12:
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1895              		.loc 1 184 3 view .LVU546
 1896              	.LBB13:
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1897              		.loc 1 184 3 view .LVU547
 1898 003c 0293     		str	r3, [sp, #8]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1899              		.loc 1 184 3 view .LVU548
 1900 003e 224B     		ldr	r3, .L136+4
 1901 0040 1A68     		ldr	r2, [r3]
 1902 0042 42F44042 		orr	r2, r2, #49152
 1903 0046 1A60     		str	r2, [r3]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1904              		.loc 1 184 3 view .LVU549
 1905 0048 1B68     		ldr	r3, [r3]
 1906 004a 03F44043 		and	r3, r3, #49152
 1907 004e 0293     		str	r3, [sp, #8]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1908              		.loc 1 184 3 view .LVU550
 1909 0050 029B     		ldr	r3, [sp, #8]
 1910              	.LBE13:
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1911              		.loc 1 188 3 view .LVU551
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1912              		.loc 1 188 36 is_stmt 0 view .LVU552
 1913 0052 0123     		movs	r3, #1
 1914 0054 0E93     		str	r3, [sp, #56]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1915              		.loc 1 189 3 is_stmt 1 view .LVU553
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1916              		.loc 1 189 30 is_stmt 0 view .LVU554
 1917 0056 4FF48033 		mov	r3, #65536
 1918 005a 0F93     		str	r3, [sp, #60]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1919              		.loc 1 190 3 is_stmt 1 view .LVU555
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1920              		.loc 1 190 34 is_stmt 0 view .LVU556
ARM GAS  /tmp/ccgGZz0Z.s 			page 61


 1921 005c 0223     		movs	r3, #2
 1922 005e 1493     		str	r3, [sp, #80]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1923              		.loc 1 191 3 is_stmt 1 view .LVU557
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1924              		.loc 1 191 35 is_stmt 0 view .LVU558
 1925 0060 4FF48002 		mov	r2, #4194304
 1926 0064 1592     		str	r2, [sp, #84]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1927              		.loc 1 192 3 is_stmt 1 view .LVU559
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1928              		.loc 1 192 30 is_stmt 0 view .LVU560
 1929 0066 0422     		movs	r2, #4
 1930 0068 1692     		str	r2, [sp, #88]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1931              		.loc 1 193 3 is_stmt 1 view .LVU561
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1932              		.loc 1 193 30 is_stmt 0 view .LVU562
 1933 006a 4822     		movs	r2, #72
 1934 006c 1792     		str	r2, [sp, #92]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1935              		.loc 1 194 3 is_stmt 1 view .LVU563
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1936              		.loc 1 194 30 is_stmt 0 view .LVU564
 1937 006e 1893     		str	r3, [sp, #96]
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1938              		.loc 1 195 3 is_stmt 1 view .LVU565
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1939              		.loc 1 195 30 is_stmt 0 view .LVU566
 1940 0070 0323     		movs	r3, #3
 1941 0072 1993     		str	r3, [sp, #100]
 196:Core/Src/main.cpp ****   {
 1942              		.loc 1 196 3 is_stmt 1 view .LVU567
 196:Core/Src/main.cpp ****   {
 1943              		.loc 1 196 24 is_stmt 0 view .LVU568
 1944 0074 0EA8     		add	r0, sp, #56
 1945 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1946              	.LVL83:
 196:Core/Src/main.cpp ****   {
 1947              		.loc 1 196 3 view .LVU569
 1948 007a E0B9     		cbnz	r0, .L133
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1949              		.loc 1 202 3 is_stmt 1 view .LVU570
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1950              		.loc 1 202 31 is_stmt 0 view .LVU571
 1951 007c 0F23     		movs	r3, #15
 1952 007e 0993     		str	r3, [sp, #36]
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 1953              		.loc 1 204 3 is_stmt 1 view .LVU572
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 1954              		.loc 1 204 34 is_stmt 0 view .LVU573
 1955 0080 0223     		movs	r3, #2
 1956 0082 0A93     		str	r3, [sp, #40]
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1957              		.loc 1 205 3 is_stmt 1 view .LVU574
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1958              		.loc 1 205 35 is_stmt 0 view .LVU575
ARM GAS  /tmp/ccgGZz0Z.s 			page 62


 1959 0084 8023     		movs	r3, #128
 1960 0086 0B93     		str	r3, [sp, #44]
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1961              		.loc 1 206 3 is_stmt 1 view .LVU576
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1962              		.loc 1 206 36 is_stmt 0 view .LVU577
 1963 0088 0023     		movs	r3, #0
 1964 008a 0C93     		str	r3, [sp, #48]
 207:Core/Src/main.cpp **** 
 1965              		.loc 1 207 3 is_stmt 1 view .LVU578
 207:Core/Src/main.cpp **** 
 1966              		.loc 1 207 36 is_stmt 0 view .LVU579
 1967 008c 0D93     		str	r3, [sp, #52]
 209:Core/Src/main.cpp ****   {
 1968              		.loc 1 209 3 is_stmt 1 view .LVU580
 209:Core/Src/main.cpp ****   {
 1969              		.loc 1 209 26 is_stmt 0 view .LVU581
 1970 008e 0121     		movs	r1, #1
 1971 0090 09A8     		add	r0, sp, #36
 1972 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1973              	.LVL84:
 209:Core/Src/main.cpp ****   {
 1974              		.loc 1 209 3 view .LVU582
 1975 0096 80B9     		cbnz	r0, .L134
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 1976              		.loc 1 213 3 is_stmt 1 view .LVU583
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 1977              		.loc 1 213 44 is_stmt 0 view .LVU584
 1978 0098 0123     		movs	r3, #1
 1979 009a 0393     		str	r3, [sp, #12]
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1980              		.loc 1 214 3 is_stmt 1 view .LVU585
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1981              		.loc 1 214 38 is_stmt 0 view .LVU586
 1982 009c 3223     		movs	r3, #50
 1983 009e 0593     		str	r3, [sp, #20]
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1984              		.loc 1 215 3 is_stmt 1 view .LVU587
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1985              		.loc 1 215 38 is_stmt 0 view .LVU588
 1986 00a0 0423     		movs	r3, #4
 1987 00a2 0493     		str	r3, [sp, #16]
 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1988              		.loc 1 216 3 is_stmt 1 view .LVU589
 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1989              		.loc 1 216 38 is_stmt 0 view .LVU590
 1990 00a4 0223     		movs	r3, #2
 1991 00a6 0693     		str	r3, [sp, #24]
 217:Core/Src/main.cpp ****   {
 1992              		.loc 1 217 3 is_stmt 1 view .LVU591
 217:Core/Src/main.cpp ****   {
 1993              		.loc 1 217 32 is_stmt 0 view .LVU592
 1994 00a8 03A8     		add	r0, sp, #12
 1995 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1996              	.LVL85:
 217:Core/Src/main.cpp ****   {
 1997              		.loc 1 217 3 view .LVU593
ARM GAS  /tmp/ccgGZz0Z.s 			page 63


 1998 00ae 30B9     		cbnz	r0, .L135
 221:Core/Src/main.cpp **** 
 1999              		.loc 1 221 1 view .LVU594
 2000 00b0 1BB0     		add	sp, sp, #108
 2001              	.LCFI33:
 2002              		.cfi_remember_state
 2003              		.cfi_def_cfa_offset 4
 2004              		@ sp needed
 2005 00b2 5DF804FB 		ldr	pc, [sp], #4
 2006              	.L133:
 2007              	.LCFI34:
 2008              		.cfi_restore_state
 198:Core/Src/main.cpp ****   }
 2009              		.loc 1 198 5 is_stmt 1 view .LVU595
 198:Core/Src/main.cpp ****   }
 2010              		.loc 1 198 18 is_stmt 0 view .LVU596
 2011 00b6 FFF7FEFF 		bl	Error_Handler
 2012              	.LVL86:
 2013              	.L134:
 211:Core/Src/main.cpp ****   }
 2014              		.loc 1 211 5 is_stmt 1 view .LVU597
 211:Core/Src/main.cpp ****   }
 2015              		.loc 1 211 18 is_stmt 0 view .LVU598
 2016 00ba FFF7FEFF 		bl	Error_Handler
 2017              	.LVL87:
 2018              	.L135:
 219:Core/Src/main.cpp ****   }
 2019              		.loc 1 219 5 is_stmt 1 view .LVU599
 219:Core/Src/main.cpp ****   }
 2020              		.loc 1 219 18 is_stmt 0 view .LVU600
 2021 00be FFF7FEFF 		bl	Error_Handler
 2022              	.LVL88:
 2023              	.L137:
 2024 00c2 00BF     		.align	2
 2025              	.L136:
 2026 00c4 00380240 		.word	1073887232
 2027 00c8 00700040 		.word	1073770496
 2028              		.cfi_endproc
 2029              	.LFE1985:
 2030              		.fnend
 2032              		.section	.text.main,"ax",%progbits
 2033              		.align	1
 2034              		.global	main
 2035              		.syntax unified
 2036              		.thumb
 2037              		.thumb_func
 2038              		.fpu fpv4-sp-d16
 2040              	main:
 2041              		.fnstart
 2042              	.LFB1984:
 114:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2043              		.loc 1 114 1 is_stmt 1 view -0
 2044              		.cfi_startproc
 2045              		@ args = 0, pretend = 0, frame = 0
 2046              		@ frame_needed = 0, uses_anonymous_args = 0
 2047 0000 08B5     		push	{r3, lr}
 2048              		.save {r3, lr}
ARM GAS  /tmp/ccgGZz0Z.s 			page 64


 2049              	.LCFI35:
 2050              		.cfi_def_cfa_offset 8
 2051              		.cfi_offset 3, -8
 2052              		.cfi_offset 14, -4
 122:Core/Src/main.cpp **** 
 2053              		.loc 1 122 3 view .LVU602
 122:Core/Src/main.cpp **** 
 2054              		.loc 1 122 11 is_stmt 0 view .LVU603
 2055 0002 FFF7FEFF 		bl	HAL_Init
 2056              	.LVL89:
 129:Core/Src/main.cpp **** 
 2057              		.loc 1 129 3 is_stmt 1 view .LVU604
 129:Core/Src/main.cpp **** 
 2058              		.loc 1 129 21 is_stmt 0 view .LVU605
 2059 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2060              	.LVL90:
 136:Core/Src/main.cpp ****   MX_I2C1_Init();
 2061              		.loc 1 136 3 is_stmt 1 view .LVU606
 136:Core/Src/main.cpp ****   MX_I2C1_Init();
 2062              		.loc 1 136 15 is_stmt 0 view .LVU607
 2063 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2064              	.LVL91:
 137:Core/Src/main.cpp ****   MX_I2C3_Init();
 2065              		.loc 1 137 3 is_stmt 1 view .LVU608
 137:Core/Src/main.cpp ****   MX_I2C3_Init();
 2066              		.loc 1 137 15 is_stmt 0 view .LVU609
 2067 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2068              	.LVL92:
 138:Core/Src/main.cpp ****   MX_I2S2_Init();
 2069              		.loc 1 138 3 is_stmt 1 view .LVU610
 138:Core/Src/main.cpp ****   MX_I2S2_Init();
 2070              		.loc 1 138 15 is_stmt 0 view .LVU611
 2071 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2072              	.LVL93:
 139:Core/Src/main.cpp ****   MX_I2S3_Init();
 2073              		.loc 1 139 3 is_stmt 1 view .LVU612
 139:Core/Src/main.cpp ****   MX_I2S3_Init();
 2074              		.loc 1 139 15 is_stmt 0 view .LVU613
 2075 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2076              	.LVL94:
 140:Core/Src/main.cpp ****   MX_I2S4_Init();
 2077              		.loc 1 140 3 is_stmt 1 view .LVU614
 140:Core/Src/main.cpp ****   MX_I2S4_Init();
 2078              		.loc 1 140 15 is_stmt 0 view .LVU615
 2079 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2080              	.LVL95:
 141:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2081              		.loc 1 141 3 is_stmt 1 view .LVU616
 141:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2082              		.loc 1 141 15 is_stmt 0 view .LVU617
 2083 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2084              	.LVL96:
 142:Core/Src/main.cpp ****   MX_SPI1_Init();
 2085              		.loc 1 142 3 is_stmt 1 view .LVU618
 142:Core/Src/main.cpp ****   MX_SPI1_Init();
 2086              		.loc 1 142 18 is_stmt 0 view .LVU619
 2087 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
ARM GAS  /tmp/ccgGZz0Z.s 			page 65


 2088              	.LVL97:
 143:Core/Src/main.cpp ****   MX_SPI5_Init();
 2089              		.loc 1 143 3 is_stmt 1 view .LVU620
 143:Core/Src/main.cpp ****   MX_SPI5_Init();
 2090              		.loc 1 143 15 is_stmt 0 view .LVU621
 2091 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2092              	.LVL98:
 144:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2093              		.loc 1 144 3 is_stmt 1 view .LVU622
 144:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2094              		.loc 1 144 15 is_stmt 0 view .LVU623
 2095 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2096              	.LVL99:
 145:Core/Src/main.cpp ****   MX_ADC1_Init();
 2097              		.loc 1 145 3 is_stmt 1 view .LVU624
 145:Core/Src/main.cpp ****   MX_ADC1_Init();
 2098              		.loc 1 145 25 is_stmt 0 view .LVU625
 2099 002e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2100              	.LVL100:
 146:Core/Src/main.cpp ****   MX_TIM10_Init();
 2101              		.loc 1 146 3 is_stmt 1 view .LVU626
 146:Core/Src/main.cpp ****   MX_TIM10_Init();
 2102              		.loc 1 146 15 is_stmt 0 view .LVU627
 2103 0032 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2104              	.LVL101:
 147:Core/Src/main.cpp ****   MX_TIM5_Init();
 2105              		.loc 1 147 3 is_stmt 1 view .LVU628
 147:Core/Src/main.cpp ****   MX_TIM5_Init();
 2106              		.loc 1 147 16 is_stmt 0 view .LVU629
 2107 0036 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2108              	.LVL102:
 148:Core/Src/main.cpp ****   MX_TIM9_Init();
 2109              		.loc 1 148 3 is_stmt 1 view .LVU630
 148:Core/Src/main.cpp ****   MX_TIM9_Init();
 2110              		.loc 1 148 15 is_stmt 0 view .LVU631
 2111 003a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2112              	.LVL103:
 149:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2113              		.loc 1 149 3 is_stmt 1 view .LVU632
 149:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2114              		.loc 1 149 15 is_stmt 0 view .LVU633
 2115 003e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2116              	.LVL104:
 151:Core/Src/main.cpp ****   oled1.init();
 2117              		.loc 1 151 3 is_stmt 1 view .LVU634
 151:Core/Src/main.cpp ****   oled1.init();
 2118              		.loc 1 151 26 is_stmt 0 view .LVU635
 2119 0042 DFED080A 		vldr.32	s1, .L141
 2120 0046 9FED080A 		vldr.32	s0, .L141+4
 2121 004a 0848     		ldr	r0, .L141+8
 2122 004c FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2123              	.LVL105:
 152:Core/Src/main.cpp ****   radio_pd.init();
 2124              		.loc 1 152 3 is_stmt 1 view .LVU636
 152:Core/Src/main.cpp ****   radio_pd.init();
 2125              		.loc 1 152 13 is_stmt 0 view .LVU637
 2126 0050 0748     		ldr	r0, .L141+12
ARM GAS  /tmp/ccgGZz0Z.s 			page 66


 2127 0052 FFF7FEFF 		bl	_ZN4oled4initEv
 2128              	.LVL106:
 153:Core/Src/main.cpp ****   radio_ptt.init();
 2129              		.loc 1 153 3 is_stmt 1 view .LVU638
 153:Core/Src/main.cpp ****   radio_ptt.init();
 2130              		.loc 1 153 16 is_stmt 0 view .LVU639
 2131 0056 0748     		ldr	r0, .L141+16
 2132 0058 FFF7FEFF 		bl	_ZN3pin4initEv
 2133              	.LVL107:
 154:Core/Src/main.cpp ****   
 2134              		.loc 1 154 3 is_stmt 1 view .LVU640
 154:Core/Src/main.cpp ****   
 2135              		.loc 1 154 17 is_stmt 0 view .LVU641
 2136 005c 0648     		ldr	r0, .L141+20
 2137 005e FFF7FEFF 		bl	_ZN3pin4initEv
 2138              	.LVL108:
 2139              	.L139:
 160:Core/Src/main.cpp ****   {
 2140              		.loc 1 160 3 is_stmt 1 discriminator 1 view .LVU642
 160:Core/Src/main.cpp ****   {
 2141              		.loc 1 160 3 discriminator 1 view .LVU643
 2142 0062 FEE7     		b	.L139
 2143              	.L142:
 2144              		.align	2
 2145              	.L141:
 2146 0064 00000000 		.word	0
 2147 0068 3333D33A 		.word	986919731
 2148 006c 00000000 		.word	.LANCHOR6
 2149 0070 00000000 		.word	.LANCHOR3
 2150 0074 00000000 		.word	.LANCHOR8
 2151 0078 00000000 		.word	.LANCHOR7
 2152              		.cfi_endproc
 2153              	.LFE1984:
 2154              		.fnend
 2156              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2157              		.align	1
 2158              		.syntax unified
 2159              		.thumb
 2160              		.thumb_func
 2161              		.fpu fpv4-sp-d16
 2163              	_GLOBAL__sub_I_hadc1:
 2164              		.fnstart
 2165              	.LFB2484:
 2166              		.loc 1 851 1 view -0
 2167              		.cfi_startproc
 2168              		@ args = 0, pretend = 0, frame = 0
 2169              		@ frame_needed = 0, uses_anonymous_args = 0
 2170 0000 08B5     		push	{r3, lr}
 2171              	.LCFI36:
 2172              		.cfi_def_cfa_offset 8
 2173              		.cfi_offset 3, -8
 2174              		.cfi_offset 14, -4
 2175              		.loc 1 851 1 is_stmt 0 view .LVU645
 2176 0002 4FF6FF71 		movw	r1, #65535
 2177 0006 0120     		movs	r0, #1
 2178 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2179              	.LVL109:
ARM GAS  /tmp/ccgGZz0Z.s 			page 67


 2180 000c 08BD     		pop	{r3, pc}
 2181              		.cfi_endproc
 2182              	.LFE2484:
 2183              		.cantunwind
 2184              		.fnend
 2186              		.section	.init_array,"aw",%init_array
 2187              		.align	2
 2188 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2189              		.global	ok_debounce
 2190              		.global	triggerPB2
 2191              		.global	sa8181
 2192              		.global	uart_pc
 2193              		.global	uart_sa818
 2194              		.global	radio_pd
 2195              		.global	radio_ptt
 2196              		.global	adc_bat
 2197              		.global	menu1
 2198              		.global	oled1
 2199              		.global	hdma_usart2_tx
 2200              		.global	hdma_usart2_rx
 2201              		.global	hpcd_USB_OTG_FS
 2202              		.global	htim10
 2203              		.global	htim9
 2204              		.global	htim5
 2205              		.global	hspi5
 2206              		.global	hspi1
 2207              		.global	hsd
 2208              		.global	hi2s4
 2209              		.global	hi2s3
 2210              		.global	hi2s2
 2211              		.global	hi2c3
 2212              		.global	hi2c1
 2213              		.global	hadc1
 2214              		.section	.bss._ZStL8__ioinit,"aw",%nobits
 2215              		.align	2
 2216              		.set	.LANCHOR0,. + 0
 2219              	_ZStL8__ioinit:
 2220 0000 00       		.space	1
 2221              		.section	.bss.adc_bat,"aw",%nobits
 2222              		.align	2
 2223              		.set	.LANCHOR6,. + 0
 2226              	adc_bat:
 2227 0000 00000000 		.space	12
 2227      00000000 
 2227      00000000 
 2228              		.section	.bss.hadc1,"aw",%nobits
 2229              		.align	2
 2230              		.set	.LANCHOR5,. + 0
 2233              	hadc1:
 2234 0000 00000000 		.space	72
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2235              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 2236              		.align	2
 2239              	hdma_usart2_rx:
ARM GAS  /tmp/ccgGZz0Z.s 			page 68


 2240 0000 00000000 		.space	96
 2240      00000000 
 2240      00000000 
 2240      00000000 
 2240      00000000 
 2241              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 2242              		.align	2
 2245              	hdma_usart2_tx:
 2246 0000 00000000 		.space	96
 2246      00000000 
 2246      00000000 
 2246      00000000 
 2246      00000000 
 2247              		.section	.bss.hi2c1,"aw",%nobits
 2248              		.align	2
 2249              		.set	.LANCHOR14,. + 0
 2252              	hi2c1:
 2253 0000 00000000 		.space	84
 2253      00000000 
 2253      00000000 
 2253      00000000 
 2253      00000000 
 2254              		.section	.bss.hi2c3,"aw",%nobits
 2255              		.align	2
 2256              		.set	.LANCHOR2,. + 0
 2259              	hi2c3:
 2260 0000 00000000 		.space	84
 2260      00000000 
 2260      00000000 
 2260      00000000 
 2260      00000000 
 2261              		.section	.bss.hi2s2,"aw",%nobits
 2262              		.align	2
 2263              		.set	.LANCHOR15,. + 0
 2266              	hi2s2:
 2267 0000 00000000 		.space	72
 2267      00000000 
 2267      00000000 
 2267      00000000 
 2267      00000000 
 2268              		.section	.bss.hi2s3,"aw",%nobits
 2269              		.align	2
 2270              		.set	.LANCHOR16,. + 0
 2273              	hi2s3:
 2274 0000 00000000 		.space	72
 2274      00000000 
 2274      00000000 
 2274      00000000 
 2274      00000000 
 2275              		.section	.bss.hi2s4,"aw",%nobits
 2276              		.align	2
 2277              		.set	.LANCHOR17,. + 0
 2280              	hi2s4:
 2281 0000 00000000 		.space	72
 2281      00000000 
 2281      00000000 
 2281      00000000 
ARM GAS  /tmp/ccgGZz0Z.s 			page 69


 2281      00000000 
 2282              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2283              		.align	2
 2284              		.set	.LANCHOR21,. + 0
 2287              	hpcd_USB_OTG_FS:
 2288 0000 00000000 		.space	1032
 2288      00000000 
 2288      00000000 
 2288      00000000 
 2288      00000000 
 2289              		.section	.bss.hsd,"aw",%nobits
 2290              		.align	2
 2291              		.set	.LANCHOR18,. + 0
 2294              	hsd:
 2295 0000 00000000 		.space	132
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2296              		.section	.bss.hspi1,"aw",%nobits
 2297              		.align	2
 2298              		.set	.LANCHOR19,. + 0
 2301              	hspi1:
 2302 0000 00000000 		.space	88
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2303              		.section	.bss.hspi5,"aw",%nobits
 2304              		.align	2
 2305              		.set	.LANCHOR20,. + 0
 2308              	hspi5:
 2309 0000 00000000 		.space	88
 2309      00000000 
 2309      00000000 
 2309      00000000 
 2309      00000000 
 2310              		.section	.bss.htim10,"aw",%nobits
 2311              		.align	2
 2312              		.set	.LANCHOR1,. + 0
 2315              	htim10:
 2316 0000 00000000 		.space	64
 2316      00000000 
 2316      00000000 
 2316      00000000 
 2316      00000000 
 2317              		.section	.bss.htim5,"aw",%nobits
 2318              		.align	2
 2319              		.set	.LANCHOR22,. + 0
 2322              	htim5:
 2323 0000 00000000 		.space	64
 2323      00000000 
 2323      00000000 
 2323      00000000 
 2323      00000000 
 2324              		.section	.bss.htim9,"aw",%nobits
 2325              		.align	2
ARM GAS  /tmp/ccgGZz0Z.s 			page 70


 2326              		.set	.LANCHOR23,. + 0
 2329              	htim9:
 2330 0000 00000000 		.space	64
 2330      00000000 
 2330      00000000 
 2330      00000000 
 2330      00000000 
 2331              		.section	.bss.menu1,"aw",%nobits
 2332              		.align	2
 2333              		.set	.LANCHOR4,. + 0
 2336              	menu1:
 2337 0000 00000000 		.space	20
 2337      00000000 
 2337      00000000 
 2337      00000000 
 2337      00000000 
 2338              		.section	.bss.ok_debounce,"aw",%nobits
 2339              		.set	.LANCHOR13,. + 0
 2342              	ok_debounce:
 2343 0000 00       		.space	1
 2344              		.section	.bss.oled1,"aw",%nobits
 2345              		.align	2
 2346              		.set	.LANCHOR3,. + 0
 2349              	oled1:
 2350 0000 00000000 		.space	1056
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2351              		.section	.bss.radio_pd,"aw",%nobits
 2352              		.align	2
 2353              		.set	.LANCHOR8,. + 0
 2356              	radio_pd:
 2357 0000 00000000 		.space	24
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2358              		.section	.bss.radio_ptt,"aw",%nobits
 2359              		.align	2
 2360              		.set	.LANCHOR7,. + 0
 2363              	radio_ptt:
 2364 0000 00000000 		.space	24
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2365              		.section	.bss.sa8181,"aw",%nobits
 2366              		.align	2
 2367              		.set	.LANCHOR11,. + 0
 2370              	sa8181:
 2371 0000 00000000 		.space	96
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2372              		.section	.bss.triggerPB2,"aw",%nobits
ARM GAS  /tmp/ccgGZz0Z.s 			page 71


 2373              		.align	2
 2374              		.set	.LANCHOR12,. + 0
 2377              	triggerPB2:
 2378 0000 00000000 		.space	24
 2378      00000000 
 2378      00000000 
 2378      00000000 
 2378      00000000 
 2379              		.section	.bss.uart_pc,"aw",%nobits
 2380              		.align	2
 2381              		.set	.LANCHOR10,. + 0
 2384              	uart_pc:
 2385 0000 00000000 		.space	464
 2385      00000000 
 2385      00000000 
 2385      00000000 
 2385      00000000 
 2386              		.section	.bss.uart_sa818,"aw",%nobits
 2387              		.align	2
 2388              		.set	.LANCHOR9,. + 0
 2391              	uart_sa818:
 2392 0000 00000000 		.space	464
 2392      00000000 
 2392      00000000 
 2392      00000000 
 2392      00000000 
 2393              		.text
 2394              	.Letext0:
 2395              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2396              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2397              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2398              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2399              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2400              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2401              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2402              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2403              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2404              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2405              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2406              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2407              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2408              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2409              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2410              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2411              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2412              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2413              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2414              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2415              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2416              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2417              		.file 26 "/usr/include/newlib/sys/_types.h"
 2418              		.file 27 "/usr/include/newlib/sys/reent.h"
 2419              		.file 28 "/usr/include/newlib/sys/lock.h"
 2420              		.file 29 "Core/Inc/fonts.h"
 2421              		.file 30 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdarg.h"
 2422              		.file 31 "/usr/include/newlib/stdio.h"
 2423              		.file 32 "Core/Inc/oled.h"
ARM GAS  /tmp/ccgGZz0Z.s 			page 72


 2424              		.file 33 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2425              		.file 34 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2426              		.file 35 "/usr/include/newlib/c++/9.2.1/cwchar"
 2427              		.file 36 "/usr/include/newlib/c++/9.2.1/new"
 2428              		.file 37 "/usr/include/newlib/c++/9.2.1/bits/exception_ptr.h"
 2429              		.file 38 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2430              		.file 39 "/usr/include/newlib/c++/9.2.1/type_traits"
 2431              		.file 40 "/usr/include/newlib/c++/9.2.1/bits/stl_pair.h"
 2432              		.file 41 "/usr/include/newlib/c++/9.2.1/debug/debug.h"
 2433              		.file 42 "/usr/include/newlib/c++/9.2.1/bits/char_traits.h"
 2434              		.file 43 "/usr/include/newlib/c++/9.2.1/cstdint"
 2435              		.file 44 "/usr/include/newlib/c++/9.2.1/clocale"
 2436              		.file 45 "/usr/include/newlib/c++/9.2.1/cstdio"
 2437              		.file 46 "/usr/include/newlib/c++/9.2.1/bits/basic_string.h"
 2438              		.file 47 "/usr/include/newlib/c++/9.2.1/system_error"
 2439              		.file 48 "/usr/include/newlib/c++/9.2.1/bits/ios_base.h"
 2440              		.file 49 "/usr/include/newlib/c++/9.2.1/cwctype"
 2441              		.file 50 "/usr/include/newlib/c++/9.2.1/iosfwd"
 2442              		.file 51 "/usr/include/newlib/c++/9.2.1/bits/uses_allocator.h"
 2443              		.file 52 "/usr/include/newlib/c++/9.2.1/tuple"
 2444              		.file 53 "/usr/include/newlib/c++/9.2.1/functional"
 2445              		.file 54 "/usr/include/newlib/c++/9.2.1/bits/predefined_ops.h"
 2446              		.file 55 "/usr/include/newlib/c++/9.2.1/ext/new_allocator.h"
 2447              		.file 56 "/usr/include/newlib/c++/9.2.1/ext/numeric_traits.h"
 2448              		.file 57 "<built-in>"
 2449              		.file 58 "/usr/include/newlib/stdlib.h"
 2450              		.file 59 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2451              		.file 60 "Core/Inc/menu.hpp"
 2452              		.file 61 "Core/Inc/adc.hpp"
 2453              		.file 62 "Core/Inc/pin.hpp"
 2454              		.file 63 "/usr/include/newlib/wchar.h"
 2455              		.file 64 "/usr/include/newlib/locale.h"
 2456              		.file 65 "/usr/include/newlib/ctype.h"
 2457              		.file 66 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/atomic_word.h"
 2458              		.file 67 "/usr/include/newlib/sys/errno.h"
 2459              		.file 68 "/usr/include/newlib/wctype.h"
 2460              		.file 69 "Core/Inc/uart.hpp"
 2461              		.file 70 "Core/Inc/sa818.h"
 2462              		.file 71 "Core/Inc/trigger.hpp"
 2463              		.file 72 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccgGZz0Z.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccgGZz0Z.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccgGZz0Z.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccgGZz0Z.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccgGZz0Z.s:402    .text._Z41__static_initialization_and_destruction_0ii:00000000000000d4 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccgGZz0Z.s:426    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccgGZz0Z.s:433    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccgGZz0Z.s:548    .text.HAL_TIM_PeriodElapsedCallback:0000000000000070 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccgGZz0Z.s:559    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccgGZz0Z.s:566    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccgGZz0Z.s:620    .text.HAL_UART_RxCpltCallback:0000000000000024 $d
.ARM.extab.text.HAL_UART_RxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_UART_RxCpltCallback:0000000000000000 $d
     /tmp/ccgGZz0Z.s:628    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
     /tmp/ccgGZz0Z.s:635    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
     /tmp/ccgGZz0Z.s:675    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000018 $d
.ARM.extab.text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $d
.ARM.exidx.text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $d
     /tmp/ccgGZz0Z.s:681    .text.Error_Handler:0000000000000000 $t
     /tmp/ccgGZz0Z.s:688    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccgGZz0Z.s:723    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:729    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccgGZz0Z.s:790    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:798    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:804    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccgGZz0Z.s:865    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:873    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:879    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccgGZz0Z.s:940    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:947    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:953    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccgGZz0Z.s:1015   .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1022   .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1028   .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccgGZz0Z.s:1089   .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1096   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1102   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccgGZz0Z.s:1168   .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
ARM GAS  /tmp/ccgGZz0Z.s 			page 74


     /tmp/ccgGZz0Z.s:1175   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1181   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccgGZz0Z.s:1251   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1258   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1264   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccgGZz0Z.s:1334   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1341   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1347   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccgGZz0Z.s:1411   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1417   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1423   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccgGZz0Z.s:1534   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1542   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1548   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccgGZz0Z.s:1600   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1607   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1613   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccgGZz0Z.s:1725   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1732   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1738   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccgGZz0Z.s:1826   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:1833   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccgGZz0Z.s:1840   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccgGZz0Z.s:2026   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2033   .text.main:0000000000000000 $t
     /tmp/ccgGZz0Z.s:2040   .text.main:0000000000000000 main
     /tmp/ccgGZz0Z.s:2146   .text.main:0000000000000064 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2157   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccgGZz0Z.s:2163   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2187   .init_array:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2342   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccgGZz0Z.s:2377   .bss.triggerPB2:0000000000000000 triggerPB2
     /tmp/ccgGZz0Z.s:2370   .bss.sa8181:0000000000000000 sa8181
     /tmp/ccgGZz0Z.s:2384   .bss.uart_pc:0000000000000000 uart_pc
     /tmp/ccgGZz0Z.s:2391   .bss.uart_sa818:0000000000000000 uart_sa818
     /tmp/ccgGZz0Z.s:2356   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccgGZz0Z.s:2363   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccgGZz0Z.s:2226   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccgGZz0Z.s:2336   .bss.menu1:0000000000000000 menu1
     /tmp/ccgGZz0Z.s:2349   .bss.oled1:0000000000000000 oled1
     /tmp/ccgGZz0Z.s:2245   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccgGZz0Z.s:2239   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
ARM GAS  /tmp/ccgGZz0Z.s 			page 75


     /tmp/ccgGZz0Z.s:2287   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccgGZz0Z.s:2315   .bss.htim10:0000000000000000 htim10
     /tmp/ccgGZz0Z.s:2329   .bss.htim9:0000000000000000 htim9
     /tmp/ccgGZz0Z.s:2322   .bss.htim5:0000000000000000 htim5
     /tmp/ccgGZz0Z.s:2308   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccgGZz0Z.s:2301   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccgGZz0Z.s:2294   .bss.hsd:0000000000000000 hsd
     /tmp/ccgGZz0Z.s:2280   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccgGZz0Z.s:2273   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccgGZz0Z.s:2266   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccgGZz0Z.s:2259   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccgGZz0Z.s:2252   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccgGZz0Z.s:2233   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccgGZz0Z.s:2215   .bss._ZStL8__ioinit:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2219   .bss._ZStL8__ioinit:0000000000000000 _ZStL8__ioinit
     /tmp/ccgGZz0Z.s:2222   .bss.adc_bat:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2229   .bss.hadc1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2236   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2242   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2248   .bss.hi2c1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2255   .bss.hi2c3:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2262   .bss.hi2s2:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2269   .bss.hi2s3:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2276   .bss.hi2s4:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2283   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2290   .bss.hsd:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2297   .bss.hspi1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2304   .bss.hspi5:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2311   .bss.htim10:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2318   .bss.htim5:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2325   .bss.htim9:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2332   .bss.menu1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2343   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2345   .bss.oled1:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2352   .bss.radio_pd:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2359   .bss.radio_ptt:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2366   .bss.sa8181:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2373   .bss.triggerPB2:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2380   .bss.uart_pc:0000000000000000 $d
     /tmp/ccgGZz0Z.s:2387   .bss.uart_sa818:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZNSt8ios_base4InitC1Ev
__aeabi_atexit
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
_ZN4uartC1ENS_8uart_numEm
_ZN5sa818C1EP4uartP3pinS3_
_ZN7triggerC1EP12GPIO_TypeDefNS_9PinNumberENS_4PullE
__dso_handle
_ZNSt8ios_base4InitD1Ev
_ZN7triggerD1Ev
ARM GAS  /tmp/ccgGZz0Z.s 			page 76


_ZN3pinD1Ev
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu13keyboard_pollEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
_ZN4uart16rx_cplt_callbackEv
__aeabi_unwind_cpp_pr1
HAL_GPIO_EXTI_Callback
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
