5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always2.vcd -o always2.cdd -v always2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always2.v 1 22 1
2 1 5 110011 19 1 100c 0 0 1 1 c
2 2 5 90011 26 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 5 1a001a c 1 100c 0 0 1 1 d
2 4 5 190019 c 1b 100c 3 0 1 18 0 1 1 1 0 0
2 5 5 140014 0 1 1410 0 0 1 1 d
2 6 5 14001a c 38 e 4 5
2 7 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 c 3 70004 1 0 0 0 1 17 0 1 1 1 0
1 d 3 70007 1 0 0 0 1 17 0 1 1 1 0
4 6 6 2 2
4 2 1 6 0
4 7 1 0 0
3 1 main.$u0 "main.$u0" always2.v 0 15 1
3 1 main.$u1 "main.$u1" always2.v 0 20 1
2 8 18 20004 1 0 1008 0 0 32 48 64 0
2 9 18 10004 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 10 0 0 0
4 9 11 10 0
