Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 04:31:18 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[11]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[11]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[11]/QN (DFF_X1)                          0.08       0.08 f
  U1278/ZN (XNOR2_X1)                                     0.10       0.19 r
  U2222/ZN (NAND3_X1)                                     0.08       0.27 f
  U2422/ZN (OAI22_X1)                                     0.08       0.34 r
  U2571/ZN (XNOR2_X1)                                     0.06       0.40 f
  U2240/ZN (OAI21_X1)                                     0.05       0.45 r
  U2120/ZN (NAND2_X1)                                     0.05       0.50 f
  U2982/S (FA_X1)                                         0.15       0.65 r
  U1352/Z (XOR2_X1)                                       0.06       0.72 r
  U2579/ZN (NAND2_X1)                                     0.03       0.75 f
  U2145/ZN (NAND2_X1)                                     0.04       0.79 r
  U2476/ZN (NAND2_X1)                                     0.03       0.82 f
  U3036/ZN (NAND2_X1)                                     0.03       0.86 r
  U3039/ZN (XNOR2_X1)                                     0.06       0.91 r
  U3045/ZN (OAI21_X1)                                     0.03       0.95 f
  add_3588/A[16] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       0.95 f
  add_3588/U382/ZN (OR2_X2)                               0.06       1.01 f
  add_3588/U505/ZN (NAND2_X1)                             0.04       1.05 r
  add_3588/U554/ZN (OAI21_X1)                             0.04       1.08 f
  add_3588/U578/ZN (AOI21_X1)                             0.04       1.12 r
  add_3588/U630/ZN (OAI21_X1)                             0.05       1.17 f
  add_3588/U568/ZN (AOI21_X2)                             0.09       1.26 r
  add_3588/U638/ZN (OAI21_X1)                             0.04       1.30 f
  add_3588/U601/ZN (XNOR2_X1)                             0.06       1.36 f
  add_3588/SUM[21] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.36 f
  p_reg_out/Q_reg[13]/D (DFF_X1)                          0.01       1.37 f
  data arrival time                                                  1.37

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[13]/CK (DFF_X1)                         0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


1
