<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v</a>
time_elapsed: 0.066s
ram usage: 11652 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-2" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:2</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   (input [width_p-1:0] data_i
          ^
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:4</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] o
             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:7</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   wire [width_p*2-1:0] temp = { 2 { data_i } } &gt;&gt; rot_i;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:7</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s SHIFTR generates 6 bits.
                                                                                                                  : ... In instance bsg_rotate_right
   wire [width_p*2-1:0] temp = { 2 { data_i } } &gt;&gt; rot_i;
                             ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:8</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                          : ... In instance bsg_rotate_right
   assign o = temp[0+:width_p];
                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_rotate_right.v:8</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates -1 bits.
                                                                                                                  : ... In instance bsg_rotate_right
   assign o = temp[0+:width_p];
            ^
%Error: Exiting due to 1 error(s)

</pre>
</body>