# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_hw1p2.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:14 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# ** Error: (vlog-7) Failed to open design unit file "./hw1p1.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:38:14 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_hw1p2.txt line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hw1p1.sv""
do runlab_hw1p2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:42 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2.sv 
# -- Compiling module hw1p2
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:38:42 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:42 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2_tb.sv 
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:38:42 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p2_tb 
# Start time: 17:38:43 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
# WARNING: No extended dataflow license exists
# ** Error: Cannot open macro file: wave_hw1p2
# Error in macro ./runlab_hw1p2.txt line 34
# Cannot open macro file: wave_hw1p2
#     while executing
# "do wave_hw1p2"
add wave -position end  sim:/hw1p2_tb/clk
add wave -position end  sim:/hw1p2_tb/reset
add wave -position end  sim:/hw1p2_tb/in
add wave -position end  sim:/hw1p2_tb/out
add wave -position end  sim:/hw1p2_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/wave_hw1p2}
do runlab_hw1p2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:21 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2.sv 
# -- Compiling module hw1p2
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:45:21 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:22 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2_tb.sv 
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:45:22 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:45:23 on Oct 02,2023, Elapsed time: 0:06:40
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p2_tb 
# Start time: 17:45:24 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p2_tb.sv(29)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at ./hw1p2_tb.sv line 29
add wave -position end  sim:/hw1p2_tb/dut/clk
add wave -position end  sim:/hw1p2_tb/dut/reset
add wave -position end  sim:/hw1p2_tb/dut/in
add wave -position end  sim:/hw1p2_tb/dut/out
add wave -position end  sim:/hw1p2_tb/dut/ps
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/wave_hw1p2}
do runlab_hw1p2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:06 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2.sv 
# -- Compiling module hw1p2
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:47:06 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:06 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2_tb.sv 
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:47:07 on Oct 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:47:08 on Oct 02,2023, Elapsed time: 0:01:44
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p2_tb 
# Start time: 17:47:08 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p2_tb.sv(29)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at ./hw1p2_tb.sv line 29
add wave -position end  sim:/hw1p2_tb/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/wave_hw1p2}
do runlab_hw1p2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:34 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2.sv 
# -- Compiling module hw1p2
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:48:34 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:34 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p2_tb.sv 
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:48:34 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:48:35 on Oct 02,2023, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p2_tb 
# Start time: 17:48:35 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p2_tb.sv(29)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at ./hw1p2_tb.sv line 29
# End time: 17:57:19 on Oct 02,2023, Elapsed time: 0:08:44
# Errors: 0, Warnings: 0
