

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_10_1'
================================================================
* Date:           Thu Dec  1 21:55:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1157|     1157|  10.828 us|  10.828 us|  1158|  1158|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |               |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |count_U0       |count       |     1157|     1157|  10.828 us|  10.828 us|  1157|  1157|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |threshold_U0   |threshold   |      262|      262|   2.452 us|   2.452 us|   262|   262|       no|
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     12|    -|
|FIFO             |        -|   -|    198|    136|    -|
|Instance         |        -|   -|    297|   2657|    -|
|Memory           |        0|   -|     12|     24|    0|
|Multiplexer      |        -|   -|      -|     18|    -|
|Register         |        -|   -|      2|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    509|   2847|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|     16|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------+------------+---------+----+-----+------+-----+
    |count_U0       |count       |        0|   0|  171|  2354|    0|
    |entry_proc_U0  |entry_proc  |        0|   0|    2|    29|    0|
    |threshold_U0   |threshold   |        0|   0|  124|   274|    0|
    +---------------+------------+---------+----+-----+------+-----+
    |Total          |            |        0|   0|  297|  2657|    0|
    +---------------+------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |appear_V_U  |dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W  |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |counter_c_U     |        0|  99|   0|    -|     3|   32|       96|
    |num_blocks_c_U  |        0|  99|   0|    -|     3|   32|       96|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 198|   0|    0|     6|   64|      192|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |count_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_count_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_count_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_count_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|In_r_TDATA         |   in|    8|        axis|                              In_r|       pointer|
|In_r_TVALID        |   in|    1|        axis|                              In_r|       pointer|
|In_r_TREADY        |  out|    1|        axis|                              In_r|       pointer|
|Out_r_TDATA        |  out|    8|        axis|                    Out_r_V_data_V|       pointer|
|Out_r_TKEEP        |  out|    1|        axis|                    Out_r_V_keep_V|       pointer|
|Out_r_TSTRB        |  out|    1|        axis|                    Out_r_V_strb_V|       pointer|
|Out_r_TUSER        |  out|    1|        axis|                    Out_r_V_user_V|       pointer|
|Out_r_TLAST        |  out|    1|        axis|                    Out_r_V_last_V|       pointer|
|Out_r_TID          |  out|    1|        axis|                      Out_r_V_id_V|       pointer|
|Out_r_TDEST        |  out|    1|        axis|                    Out_r_V_dest_V|       pointer|
|Out_r_TVALID       |  out|    1|        axis|                    Out_r_V_dest_V|       pointer|
|Out_r_TREADY       |   in|    1|        axis|                    Out_r_V_dest_V|       pointer|
|counter            |   in|   32|     ap_none|                           counter|        scalar|
|counter_ap_vld     |   in|    1|     ap_none|                           counter|        scalar|
|num_blocks         |   in|   32|     ap_none|                        num_blocks|        scalar|
|num_blocks_ap_vld  |   in|    1|     ap_none|                        num_blocks|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

