

================================================================
== Vitis HLS Report for 'fir_wrap'
================================================================
* Date:           Tue Aug  9 16:07:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        fir_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_491  |fir_wrap_Pipeline_VITIS_LOOP_41_1  |      101|      101|  1.010 us|  1.010 us|  101|  101|       no|
        |grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_696  |fir_wrap_Pipeline_VITIS_LOOP_47_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|  297|   25999|   9682|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|    3400|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|  297|   29399|   9983|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|  135|      27|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+-----+-------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+-----+-------+------+-----+
    |CTRL_s_axi_U                                  |CTRL_s_axi                         |        0|    0|     74|   104|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|    0|    240|   424|    0|
    |grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_491  |fir_wrap_Pipeline_VITIS_LOOP_41_1  |        0|    0|     17|    73|    0|
    |grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_696  |fir_wrap_Pipeline_VITIS_LOOP_47_2  |        0|  297|  25156|  8501|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        4|    0|    512|   580|    0|
    +----------------------------------------------+-----------------------------------+---------+-----+-------+------+-----+
    |Total                                         |                                   |        4|  297|  25999|  9682|    0|
    +----------------------------------------------+-----------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         13|    1|         13|
    |gmem_ARADDR    |  20|          4|   64|        256|
    |gmem_ARBURST   |  14|          3|    2|          6|
    |gmem_ARCACHE   |  14|          3|    4|         12|
    |gmem_ARID      |  14|          3|    1|          3|
    |gmem_ARLEN     |  20|          4|   32|        128|
    |gmem_ARLOCK    |  14|          3|    2|          6|
    |gmem_ARPROT    |  14|          3|    3|          9|
    |gmem_ARQOS     |  14|          3|    4|         12|
    |gmem_ARREGION  |  14|          3|    4|         12|
    |gmem_ARSIZE    |  14|          3|    3|          9|
    |gmem_ARUSER    |  14|          3|    1|          3|
    |gmem_ARVALID   |  20|          4|    1|          4|
    |gmem_AWVALID   |   9|          2|    1|          2|
    |gmem_BREADY    |   9|          2|    1|          2|
    |gmem_RREADY    |  14|          3|    1|          3|
    |gmem_WVALID    |   9|          2|    1|          2|
    |gmem_blk_n_AR  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 301|         63|  127|        484|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  12|   0|   12|          0|
    |c_0                                                        |  32|   0|   32|          0|
    |c_1                                                        |  32|   0|   32|          0|
    |c_10                                                       |  32|   0|   32|          0|
    |c_11                                                       |  32|   0|   32|          0|
    |c_12                                                       |  32|   0|   32|          0|
    |c_13                                                       |  32|   0|   32|          0|
    |c_14                                                       |  32|   0|   32|          0|
    |c_15                                                       |  32|   0|   32|          0|
    |c_16                                                       |  32|   0|   32|          0|
    |c_17                                                       |  32|   0|   32|          0|
    |c_18                                                       |  32|   0|   32|          0|
    |c_19                                                       |  32|   0|   32|          0|
    |c_2                                                        |  32|   0|   32|          0|
    |c_20                                                       |  32|   0|   32|          0|
    |c_21                                                       |  32|   0|   32|          0|
    |c_22                                                       |  32|   0|   32|          0|
    |c_23                                                       |  32|   0|   32|          0|
    |c_24                                                       |  32|   0|   32|          0|
    |c_25                                                       |  32|   0|   32|          0|
    |c_26                                                       |  32|   0|   32|          0|
    |c_27                                                       |  32|   0|   32|          0|
    |c_28                                                       |  32|   0|   32|          0|
    |c_29                                                       |  32|   0|   32|          0|
    |c_3                                                        |  32|   0|   32|          0|
    |c_30                                                       |  32|   0|   32|          0|
    |c_31                                                       |  32|   0|   32|          0|
    |c_32                                                       |  32|   0|   32|          0|
    |c_33                                                       |  32|   0|   32|          0|
    |c_34                                                       |  32|   0|   32|          0|
    |c_35                                                       |  32|   0|   32|          0|
    |c_36                                                       |  32|   0|   32|          0|
    |c_37                                                       |  32|   0|   32|          0|
    |c_38                                                       |  32|   0|   32|          0|
    |c_39                                                       |  32|   0|   32|          0|
    |c_4                                                        |  32|   0|   32|          0|
    |c_40                                                       |  32|   0|   32|          0|
    |c_41                                                       |  32|   0|   32|          0|
    |c_42                                                       |  32|   0|   32|          0|
    |c_43                                                       |  32|   0|   32|          0|
    |c_44                                                       |  32|   0|   32|          0|
    |c_45                                                       |  32|   0|   32|          0|
    |c_46                                                       |  32|   0|   32|          0|
    |c_47                                                       |  32|   0|   32|          0|
    |c_48                                                       |  32|   0|   32|          0|
    |c_49                                                       |  32|   0|   32|          0|
    |c_5                                                        |  32|   0|   32|          0|
    |c_50                                                       |  32|   0|   32|          0|
    |c_51                                                       |  32|   0|   32|          0|
    |c_52                                                       |  32|   0|   32|          0|
    |c_53                                                       |  32|   0|   32|          0|
    |c_54                                                       |  32|   0|   32|          0|
    |c_55                                                       |  32|   0|   32|          0|
    |c_56                                                       |  32|   0|   32|          0|
    |c_57                                                       |  32|   0|   32|          0|
    |c_58                                                       |  32|   0|   32|          0|
    |c_59                                                       |  32|   0|   32|          0|
    |c_6                                                        |  32|   0|   32|          0|
    |c_60                                                       |  32|   0|   32|          0|
    |c_61                                                       |  32|   0|   32|          0|
    |c_62                                                       |  32|   0|   32|          0|
    |c_63                                                       |  32|   0|   32|          0|
    |c_64                                                       |  32|   0|   32|          0|
    |c_65                                                       |  32|   0|   32|          0|
    |c_66                                                       |  32|   0|   32|          0|
    |c_67                                                       |  32|   0|   32|          0|
    |c_68                                                       |  32|   0|   32|          0|
    |c_69                                                       |  32|   0|   32|          0|
    |c_7                                                        |  32|   0|   32|          0|
    |c_70                                                       |  32|   0|   32|          0|
    |c_71                                                       |  32|   0|   32|          0|
    |c_72                                                       |  32|   0|   32|          0|
    |c_73                                                       |  32|   0|   32|          0|
    |c_74                                                       |  32|   0|   32|          0|
    |c_75                                                       |  32|   0|   32|          0|
    |c_76                                                       |  32|   0|   32|          0|
    |c_77                                                       |  32|   0|   32|          0|
    |c_78                                                       |  32|   0|   32|          0|
    |c_79                                                       |  32|   0|   32|          0|
    |c_8                                                        |  32|   0|   32|          0|
    |c_80                                                       |  32|   0|   32|          0|
    |c_81                                                       |  32|   0|   32|          0|
    |c_82                                                       |  32|   0|   32|          0|
    |c_83                                                       |  32|   0|   32|          0|
    |c_84                                                       |  32|   0|   32|          0|
    |c_85                                                       |  32|   0|   32|          0|
    |c_86                                                       |  32|   0|   32|          0|
    |c_87                                                       |  32|   0|   32|          0|
    |c_88                                                       |  32|   0|   32|          0|
    |c_89                                                       |  32|   0|   32|          0|
    |c_9                                                        |  32|   0|   32|          0|
    |c_90                                                       |  32|   0|   32|          0|
    |c_91                                                       |  32|   0|   32|          0|
    |c_92                                                       |  32|   0|   32|          0|
    |c_93                                                       |  32|   0|   32|          0|
    |c_94                                                       |  32|   0|   32|          0|
    |c_95                                                       |  32|   0|   32|          0|
    |c_96                                                       |  32|   0|   32|          0|
    |c_97                                                       |  32|   0|   32|          0|
    |c_98                                                       |  32|   0|   32|          0|
    |grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_491_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_696_ap_start_reg  |   1|   0|    1|          0|
    |len_read_reg_1139                                          |  32|   0|   32|          0|
    |trunc_ln1_reg_1150                                         |  62|   0|   62|          0|
    |trunc_ln47_1_reg_1155                                      |  62|   0|   62|          0|
    |trunc_ln_reg_1144                                          |  62|   0|   62|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |3400|   0| 3400|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

