

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Dec  4 09:50:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.193|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  127|  79219|  127|  79219|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  126|  79218| 14 ~ 326 |          -|          -|  9 ~ 243 |    no    |
        | + loop_width  |   11|    323|         2|          1|          1| 10 ~ 322 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i)
3 --> 
	4  / true
4 --> 
	5  / (exitcond388_i)
	3  / (!exitcond388_i)
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 6 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 12 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 20 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 21 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 22 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 23 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 24 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 25 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 26 'read' 'p_src_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 27 'read' 'p_src_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.99ns)   --->   "%k_buf_0_val_3 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 28 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%k_buf_0_val_4 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 29 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 30 [1/1] (1.99ns)   --->   "%k_buf_0_val_5 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 30 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 31 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 32 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.57ns)   --->   "%tmp_s = add i32 2, %p_src_cols_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 33 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.57ns)   --->   "%tmp_28 = add i32 2, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 34 'add' 'tmp_28' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.57ns)   --->   "%p_neg393_i = add i32 -1, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 35 'add' 'p_neg393_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.57ns)   --->   "%tmp_29 = add i32 3, %p_src_cols_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 36 'add' 'tmp_29' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_79 = shl i32 %p_src_rows_V_read_1, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 37 'shl' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_31 = add i32 2, %tmp_79" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 38 'add' 'tmp_31' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 39 'sext' 'OP2_V_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 40 'sext' 'OP2_V_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 41 'sext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 42 'zext' 'OP2_V_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 43 'sext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 44 'zext' 'OP2_V_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_80 = shl i32 %p_src_cols_V_read_1, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 45 'shl' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_32 = add i32 -2, %tmp_80" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 46 'add' 'tmp_32' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 48 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.31ns)   --->   "%exitcond389_i = icmp eq i32 %t_V, %tmp_28" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 49 'icmp' 'exitcond389_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 243, i64 0)"   --->   Operation 50 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 51 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %"filter<0, 3, ap_int<8>, int, 240, 320, 3, 3>.exit", label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 53 'specloopname' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 54 'specregionbegin' 'tmp' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.31ns)   --->   "%tmp_33 = icmp ult i32 %t_V, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 55 'icmp' 'tmp_33' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%tmp_251_0_not = xor i1 %tmp_33, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 56 'xor' 'tmp_251_0_not' <Predicate = (!exitcond389_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_81 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 57 'partselect' 'tmp_81' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp_81, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 58 'icmp' 'icmp' <Predicate = (!exitcond389_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.31ns)   --->   "%tmp_34 = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 59 'icmp' 'tmp_34' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "%tmp_295_1 = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 60 'icmp' 'tmp_295_1' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.31ns)   --->   "%tmp_35 = icmp ugt i32 %t_V, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 61 'icmp' 'tmp_35' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.57ns)   --->   "%tmp_36 = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 62 'add' 'tmp_36' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_36, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 63 'bitselect' 'tmp_82' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%rev = xor i1 %tmp_82, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 64 'xor' 'rev' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.31ns)   --->   "%tmp_37 = icmp slt i32 %tmp_36, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 65 'icmp' 'tmp_37' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%or_cond_i424_i = and i1 %tmp_37, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 66 'and' 'or_cond_i424_i' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_36, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 67 'bitselect' 'tmp_83' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.57ns)   --->   "%p_assign_7 = sub i32 1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 68 'sub' 'p_assign_7' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.45ns)   --->   "%p_p2_i425_i = select i1 %tmp_83, i32 %p_assign_7, i32 %tmp_36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 69 'select' 'p_p2_i425_i' <Predicate = (!exitcond389_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.31ns)   --->   "%tmp_38 = icmp slt i32 %p_p2_i425_i, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 70 'icmp' 'tmp_38' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.57ns)   --->   "%p_assign_8 = sub i32 %tmp_31, %p_p2_i425_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'sub' 'p_assign_8' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.57ns)   --->   "%p_assign_6_1 = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 72 'add' 'p_assign_6_1' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_1_1)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'bitselect' 'tmp_84' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_1_1)   --->   "%rev1 = xor i1 %tmp_84, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 74 'xor' 'rev1' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.31ns)   --->   "%tmp_321_1 = icmp slt i32 %p_assign_6_1, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'icmp' 'tmp_321_1' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_1_1)   --->   "%or_cond_i424_i_1 = and i1 %tmp_321_1, %rev1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'and' 'or_cond_i424_i_1' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'bitselect' 'tmp_85' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.57ns)   --->   "%p_assign_7_1 = sub i32 2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'sub' 'p_assign_7_1' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.45ns)   --->   "%p_p2_i425_i_1 = select i1 %tmp_85, i32 %p_assign_7_1, i32 %p_assign_6_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'select' 'p_p2_i425_i_1' <Predicate = (!exitcond389_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.31ns)   --->   "%tmp_331_1 = icmp slt i32 %p_p2_i425_i_1, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'icmp' 'tmp_331_1' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.57ns)   --->   "%p_assign_8_1 = sub i32 %tmp_31, %p_p2_i425_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'sub' 'p_assign_8_1' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.57ns)   --->   "%p_assign_6_2 = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'add' 'p_assign_6_2' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_1_2)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 83 'bitselect' 'tmp_86' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node y_1_2)   --->   "%rev2 = xor i1 %tmp_86, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'xor' 'rev2' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.31ns)   --->   "%tmp_321_2 = icmp slt i32 %p_assign_6_2, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'icmp' 'tmp_321_2' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_1_2)   --->   "%or_cond_i424_i_2 = and i1 %tmp_321_2, %rev2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'and' 'or_cond_i424_i_2' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'bitselect' 'tmp_87' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.57ns)   --->   "%p_assign_7_2 = sub i32 3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'sub' 'p_assign_7_2' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.45ns)   --->   "%p_p2_i425_i_2 = select i1 %tmp_87, i32 %p_assign_7_2, i32 %p_assign_6_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'select' 'p_p2_i425_i_2' <Predicate = (!exitcond389_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.31ns)   --->   "%tmp_331_2 = icmp slt i32 %p_p2_i425_i_2, %p_src_rows_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'icmp' 'tmp_331_2' <Predicate = (!exitcond389_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.57ns)   --->   "%p_assign_8_2 = sub i32 %tmp_31, %p_p2_i425_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'sub' 'p_assign_8_2' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%p_p2_i425_i_p_assign_8 = select i1 %tmp_38, i32 %p_p2_i425_i, i32 %p_assign_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'select' 'p_p2_i425_i_p_assign_8' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1 = select i1 %or_cond_i424_i, i32 %tmp_36, i32 %p_p2_i425_i_p_assign_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'select' 'y_1' <Predicate = (!exitcond389_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_s = sub i32 %p_neg393_i, %y_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'sub' 'row_assign_s' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i32 %row_assign_s to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'trunc' 'tmp_88' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node y_1_1)   --->   "%p_p2_i425_i_1_p_assig = select i1 %tmp_331_1, i32 %p_p2_i425_i_1, i32 %p_assign_8_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'select' 'p_p2_i425_i_1_p_assig' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_1 = select i1 %or_cond_i424_i_1, i32 %p_assign_6_1, i32 %p_p2_i425_i_1_p_assig" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'select' 'y_1_1' <Predicate = (!exitcond389_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_10_1 = sub i32 %p_neg393_i, %y_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'sub' 'row_assign_10_1' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i32 %row_assign_10_1 to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'trunc' 'tmp_89' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node y_1_2)   --->   "%p_p2_i425_i_2_p_assig = select i1 %tmp_331_2, i32 %p_p2_i425_i_2, i32 %p_assign_8_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'select' 'p_p2_i425_i_2_p_assig' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_2 = select i1 %or_cond_i424_i_2, i32 %p_assign_6_2, i32 %p_p2_i425_i_2_p_assig" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'select' 'y_1_2' <Predicate = (!exitcond389_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_10_2 = sub i32 %p_neg393_i, %y_1_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'sub' 'row_assign_10_2' <Predicate = (!exitcond389_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i32 %row_assign_10_2 to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'trunc' 'tmp_90' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'br' <Predicate = (!exitcond389_i)> <Delay = 0.97>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 105 'ret' <Predicate = (exitcond389_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.26>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge413.i ]"   --->   Operation 106 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.31ns)   --->   "%exitcond388_i = icmp eq i32 %t_V_2, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'icmp' 'exitcond388_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_2, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_91 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'partselect' 'tmp_91' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.30ns)   --->   "%icmp1 = icmp ne i31 %tmp_91, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'icmp' 'icmp1' <Predicate = (!exitcond388_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.57ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'bitselect' 'tmp_92' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev3 = xor i1 %tmp_92, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'xor' 'rev3' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.31ns)   --->   "%tmp_40 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'icmp' 'tmp_40' <Predicate = (!exitcond388_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_40, %rev3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'and' 'or_cond_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'bitselect' 'tmp_93' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.57ns)   --->   "%p_assign_1 = sub i32 1, %t_V_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'sub' 'p_assign_1' <Predicate = (!exitcond388_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.45ns)   --->   "%p_p2_i_i = select i1 %tmp_93, i32 %p_assign_1, i32 %ImagLoc_x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'select' 'p_p2_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.31ns)   --->   "%tmp_41 = icmp slt i32 %p_p2_i_i, %p_src_cols_V_read_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'icmp' 'tmp_41' <Predicate = (!exitcond388_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.57ns)   --->   "%p_assign_2 = sub i32 %tmp_32, %p_p2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'sub' 'p_assign_2' <Predicate = (!exitcond388_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'select' 'p_assign_3' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_46_not = xor i1 %tmp_40, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'xor' 'tmp_46_not' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_92, %tmp_46_not" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'or' 'sel_tmp7' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_41, %sel_tmp7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'and' 'sel_tmp8' <Predicate = (!exitcond388_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.45ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i, i32 %p_assign_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'select' 'x' <Predicate = (!exitcond388_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.57ns)   --->   "%col_assign_1 = sub i32 %tmp_29, %x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'sub' 'col_assign_1' <Predicate = (!exitcond388_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.46ns)   --->   "%brmerge = or i1 %tmp_40, %tmp_251_0_not" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 127 'or' 'brmerge' <Predicate = (!exitcond388_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_42 = zext i32 %x to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 128 'zext' 'tmp_42' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [320 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 129 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %col_assign_1 to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'trunc' 'tmp_94' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [320 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [320 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge406.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'br' <Predicate = (!exitcond388_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %"operator().exit466.i.0", label %._crit_edge408.i.0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %tmp_295_1, label %"operator().exit466.i.1", label %._crit_edge408.i.1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %"operator().exit466.i.2", label %._crit_edge408.i.2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv"   --->   Operation 141 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %.preheader390.i.preheader.0, label %._crit_edge406.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.46ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'and' 'or_cond_i' <Predicate = (!exitcond388_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, short, ap_int<8>, 3, 3>.exit.i_ifconv", label %._crit_edge413.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 16.1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 145 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 322, i64 0)"   --->   Operation 146 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i, label %5, label %.critedge.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s"   --->   Operation 148 'load' 'right_border_buf_0_7' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1"   --->   Operation 149 'load' 'right_border_buf_0_8' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2"   --->   Operation 150 'load' 'right_border_buf_0_9' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3"   --->   Operation 151 'load' 'right_border_buf_0_10' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4"   --->   Operation 152 'load' 'right_border_buf_0_11' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'specregionbegin' 'tmp_39' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'specpipeline' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 157 [1/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 158 [1/1] (0.88ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %tmp_94)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 158 'mux' 'tmp_9' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.35ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 161 [1/1] (0.88ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %tmp_94)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'mux' 'tmp_10' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.35ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 164 [1/1] (0.88ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %tmp_94)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'mux' 'tmp_11' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.35ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (2.26ns)   --->   "%tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'read' 'tmp_98' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 167 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_34)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_34)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_295_1)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_295_1)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_34)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_34)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'load' 'right_border_buf_0_12' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'load' 'right_border_buf_0_13' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 176 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 177 [1/1] (2.26ns)   --->   "%tmp_96 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'read' 'tmp_96' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 178 [1/1] (1.99ns)   --->   "store i8 %tmp_96, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_33)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.88ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_88)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'mux' 'tmp_12' <Predicate = (!exitcond388_i & tmp_35)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_35, i8 %tmp_12, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.88ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_89)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'mux' 'tmp_13' <Predicate = (!exitcond388_i & tmp_35)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_35, i8 %tmp_13, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.88ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_90)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'mux' 'tmp_14' <Predicate = (!exitcond388_i & tmp_35)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_35, i8 %tmp_14, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond388_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'load' 'src_kernel_win_0_va_9' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'load' 'src_kernel_win_0_va_10' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 194 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 195 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 196 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = zext i8 %src_kernel_win_0_va_13 to i9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 197 'zext' 'OP1_V_0_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.28ns)   --->   "%r_V_5 = sub i9 0, %OP1_V_0_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'sub' 'r_V_5' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_339_0_cast = sext i9 %r_V_5 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 199 'sext' 'tmp_339_0_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_12 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 200 'zext' 'OP1_V_0_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (2.08ns)   --->   "%r_V_5_0_1 = mul i10 %OP1_V_0_1_cast, %OP2_V_0_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 201 'mul' 'r_V_5_0_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_339_0_1_cast = sext i10 %r_V_5_0_1 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 202 'sext' 'tmp_339_0_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (2.33ns)   --->   "%p_Val2_65_0_1 = add i11 %tmp_339_0_1_cast, %tmp_339_0_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 203 'add' 'p_Val2_65_0_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 204 'zext' 'OP1_V_0_2_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (2.08ns)   --->   "%r_V_5_0_2 = mul i10 %OP1_V_0_2_cast, %OP2_V_0_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 205 'mul' 'r_V_5_0_2' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_339_0_2_cast_cas = sext i10 %r_V_5_0_2 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 206 'sext' 'tmp_339_0_2_cast_cas' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.33ns)   --->   "%p_Val2_65_0_2 = add i11 %p_Val2_65_0_1, %tmp_339_0_2_cast_cas" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 207 'add' 'p_Val2_65_0_2' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%p_Val2_65_0_2_cast = sext i11 %p_Val2_65_0_2 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 208 'sext' 'p_Val2_65_0_2_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i8 %src_kernel_win_0_va_11 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'zext' 'OP1_V_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.08ns)   --->   "%r_V_5_1 = mul i11 %OP1_V_1_cast, %OP2_V_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'mul' 'r_V_5_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_339_1_cast_cast = sext i11 %r_V_5_1 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'sext' 'tmp_339_1_cast_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.33ns)   --->   "%p_Val2_65_1_1 = add i12 %p_Val2_65_0_2_cast, %tmp_339_1_cast_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'add' 'p_Val2_65_1_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_0_va_7 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'zext' 'OP1_V_1_2_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (2.08ns)   --->   "%r_V_5_1_2 = mul i12 %OP1_V_1_2_cast, %OP2_V_1_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'mul' 'r_V_5_1_2' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'zext' 'OP1_V_2_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.08ns)   --->   "%r_V_5_2 = mul i10 %OP1_V_2_cast, %OP2_V_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'mul' 'r_V_5_2' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = zext i8 %src_kernel_win_0_va_9 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'zext' 'OP1_V_2_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (2.08ns)   --->   "%r_V_5_2_1 = mul i11 %OP1_V_2_1_cast, %OP2_V_2_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'mul' 'r_V_5_2_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_339_2_2_cast_cas = zext i8 %src_kernel_win_0_va_6 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'zext' 'tmp_339_2_2_cast_cas' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (2.33ns)   --->   "%tmp15 = add i12 %p_Val2_65_1_1, %r_V_5_1_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'add' 'tmp15' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (2.33ns)   --->   "%tmp16 = add i10 %r_V_5_2, %tmp_339_2_2_cast_cas" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'add' 'tmp16' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i10 %tmp16 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'sext' 'tmp23_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.33ns)   --->   "%tmp17 = add i11 %tmp23_cast, %r_V_5_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'add' 'tmp17' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i11 %tmp17 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'sext' 'tmp22_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.26ns)   --->   "%p_Val2_22 = add i12 %tmp22_cast, %tmp15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'add' 'p_Val2_22' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%p_Val2_s = sext i12 %p_Val2_22 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'sext' 'p_Val2_s' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %p_dst_data_stream_V, i16 %p_Val2_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'write' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'br' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_39)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'specregionend' 'empty' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%empty_250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'specregionend' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111]
src_kernel_win_0_va_1  (alloca           ) [ 001111]
src_kernel_win_0_va_2  (alloca           ) [ 001111]
src_kernel_win_0_va_3  (alloca           ) [ 001111]
src_kernel_win_0_va_4  (alloca           ) [ 001111]
src_kernel_win_0_va_5  (alloca           ) [ 001111]
right_border_buf_0_s   (alloca           ) [ 001111]
right_border_buf_0_1   (alloca           ) [ 001111]
right_border_buf_0_2   (alloca           ) [ 001111]
right_border_buf_0_3   (alloca           ) [ 001111]
right_border_buf_0_4   (alloca           ) [ 001111]
right_border_buf_0_5   (alloca           ) [ 001111]
StgValue_18            (specinterface    ) [ 000000]
StgValue_19            (specinterface    ) [ 000000]
p_kernel_val_2_V_1_s   (read             ) [ 000000]
p_kernel_val_2_V_0_s   (read             ) [ 000000]
p_kernel_val_1_V_2_s   (read             ) [ 000000]
p_kernel_val_1_V_0_s   (read             ) [ 000000]
p_kernel_val_0_V_2_s   (read             ) [ 000000]
p_kernel_val_0_V_1_s   (read             ) [ 000000]
p_src_cols_V_read_1    (read             ) [ 001111]
p_src_rows_V_read_1    (read             ) [ 001111]
k_buf_0_val_3          (alloca           ) [ 001111]
k_buf_0_val_4          (alloca           ) [ 001111]
k_buf_0_val_5          (alloca           ) [ 001111]
rbegin_i_i             (specregionbegin  ) [ 000000]
rend_i_i_0             (specregionend    ) [ 000000]
tmp_s                  (add              ) [ 001111]
tmp_28                 (add              ) [ 001111]
p_neg393_i             (add              ) [ 001111]
tmp_29                 (add              ) [ 001111]
tmp_79                 (shl              ) [ 000000]
tmp_31                 (add              ) [ 001111]
OP2_V_0_1_cast         (sext             ) [ 001111]
OP2_V_0_2_cast         (sext             ) [ 001111]
OP2_V_1_cast           (sext             ) [ 001111]
OP2_V_1_2_cast         (zext             ) [ 001111]
OP2_V_2_cast           (sext             ) [ 001111]
OP2_V_2_1_cast         (zext             ) [ 001111]
tmp_80                 (shl              ) [ 000000]
tmp_32                 (add              ) [ 001111]
StgValue_47            (br               ) [ 011111]
t_V                    (phi              ) [ 001000]
exitcond389_i          (icmp             ) [ 001111]
StgValue_50            (speclooptripcount) [ 000000]
i_V                    (add              ) [ 011111]
StgValue_52            (br               ) [ 000000]
StgValue_53            (specloopname     ) [ 000000]
tmp                    (specregionbegin  ) [ 000111]
tmp_33                 (icmp             ) [ 000110]
tmp_251_0_not          (xor              ) [ 000110]
tmp_81                 (partselect       ) [ 000000]
icmp                   (icmp             ) [ 000110]
tmp_34                 (icmp             ) [ 000110]
tmp_295_1              (icmp             ) [ 000110]
tmp_35                 (icmp             ) [ 000110]
tmp_36                 (add              ) [ 000000]
tmp_82                 (bitselect        ) [ 000000]
rev                    (xor              ) [ 000000]
tmp_37                 (icmp             ) [ 000000]
or_cond_i424_i         (and              ) [ 000000]
tmp_83                 (bitselect        ) [ 000000]
p_assign_7             (sub              ) [ 000000]
p_p2_i425_i            (select           ) [ 000000]
tmp_38                 (icmp             ) [ 000000]
p_assign_8             (sub              ) [ 000000]
p_assign_6_1           (add              ) [ 000000]
tmp_84                 (bitselect        ) [ 000000]
rev1                   (xor              ) [ 000000]
tmp_321_1              (icmp             ) [ 000000]
or_cond_i424_i_1       (and              ) [ 000000]
tmp_85                 (bitselect        ) [ 000000]
p_assign_7_1           (sub              ) [ 000000]
p_p2_i425_i_1          (select           ) [ 000000]
tmp_331_1              (icmp             ) [ 000000]
p_assign_8_1           (sub              ) [ 000000]
p_assign_6_2           (add              ) [ 000000]
tmp_86                 (bitselect        ) [ 000000]
rev2                   (xor              ) [ 000000]
tmp_321_2              (icmp             ) [ 000000]
or_cond_i424_i_2       (and              ) [ 000000]
tmp_87                 (bitselect        ) [ 000000]
p_assign_7_2           (sub              ) [ 000000]
p_p2_i425_i_2          (select           ) [ 000000]
tmp_331_2              (icmp             ) [ 000000]
p_assign_8_2           (sub              ) [ 000000]
p_p2_i425_i_p_assign_8 (select           ) [ 000000]
y_1                    (select           ) [ 000000]
row_assign_s           (sub              ) [ 000000]
tmp_88                 (trunc            ) [ 000110]
p_p2_i425_i_1_p_assig  (select           ) [ 000000]
y_1_1                  (select           ) [ 000000]
row_assign_10_1        (sub              ) [ 000000]
tmp_89                 (trunc            ) [ 000110]
p_p2_i425_i_2_p_assig  (select           ) [ 000000]
y_1_2                  (select           ) [ 000000]
row_assign_10_2        (sub              ) [ 000000]
tmp_90                 (trunc            ) [ 000110]
StgValue_104           (br               ) [ 001111]
StgValue_105           (ret              ) [ 000000]
t_V_2                  (phi              ) [ 000100]
exitcond388_i          (icmp             ) [ 001111]
j_V                    (add              ) [ 001111]
tmp_91                 (partselect       ) [ 000000]
icmp1                  (icmp             ) [ 000000]
ImagLoc_x              (add              ) [ 000000]
tmp_92                 (bitselect        ) [ 000000]
rev3                   (xor              ) [ 000000]
tmp_40                 (icmp             ) [ 000000]
or_cond_i_i            (and              ) [ 001111]
tmp_93                 (bitselect        ) [ 000000]
p_assign_1             (sub              ) [ 000000]
p_p2_i_i               (select           ) [ 000000]
tmp_41                 (icmp             ) [ 000000]
p_assign_2             (sub              ) [ 000000]
p_assign_3             (select           ) [ 000000]
tmp_46_not             (xor              ) [ 000000]
sel_tmp7               (or               ) [ 000000]
sel_tmp8               (and              ) [ 000000]
x                      (select           ) [ 000000]
col_assign_1           (sub              ) [ 000000]
brmerge                (or               ) [ 000110]
tmp_42                 (zext             ) [ 000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 000110]
tmp_94                 (trunc            ) [ 000110]
k_buf_0_val_4_addr     (getelementptr    ) [ 000110]
k_buf_0_val_5_addr     (getelementptr    ) [ 000110]
StgValue_136           (br               ) [ 000000]
StgValue_137           (br               ) [ 000000]
StgValue_138           (br               ) [ 000000]
StgValue_139           (br               ) [ 000000]
StgValue_140           (br               ) [ 000000]
StgValue_141           (br               ) [ 000000]
StgValue_142           (br               ) [ 000000]
or_cond_i              (and              ) [ 000110]
StgValue_144           (br               ) [ 000000]
right_border_buf_0_6   (load             ) [ 000000]
StgValue_146           (speclooptripcount) [ 000000]
StgValue_147           (br               ) [ 000000]
right_border_buf_0_7   (load             ) [ 000000]
right_border_buf_0_8   (load             ) [ 000000]
right_border_buf_0_9   (load             ) [ 000000]
right_border_buf_0_10  (load             ) [ 000000]
right_border_buf_0_11  (load             ) [ 000000]
StgValue_153           (specloopname     ) [ 000000]
tmp_39                 (specregionbegin  ) [ 000000]
StgValue_155           (specpipeline     ) [ 000000]
StgValue_156           (specloopname     ) [ 000000]
k_buf_0_val_3_load     (load             ) [ 000000]
tmp_9                  (mux              ) [ 000000]
col_buf_0_val_0_0      (select           ) [ 000000]
k_buf_0_val_4_load     (load             ) [ 000000]
tmp_10                 (mux              ) [ 000000]
col_buf_0_val_1_0      (select           ) [ 000000]
k_buf_0_val_5_load     (load             ) [ 000000]
tmp_11                 (mux              ) [ 000000]
col_buf_0_val_2_0      (select           ) [ 000000]
tmp_98                 (read             ) [ 000000]
StgValue_167           (store            ) [ 000000]
StgValue_168           (br               ) [ 000000]
StgValue_169           (store            ) [ 000000]
StgValue_170           (br               ) [ 000000]
StgValue_171           (store            ) [ 000000]
StgValue_172           (br               ) [ 000000]
right_border_buf_0_12  (load             ) [ 000000]
right_border_buf_0_13  (load             ) [ 000000]
StgValue_175           (store            ) [ 000000]
StgValue_176           (store            ) [ 000000]
tmp_96                 (read             ) [ 000000]
StgValue_178           (store            ) [ 000000]
StgValue_179           (store            ) [ 000000]
StgValue_180           (store            ) [ 000000]
StgValue_181           (store            ) [ 000000]
StgValue_182           (store            ) [ 000000]
StgValue_183           (store            ) [ 000000]
StgValue_184           (store            ) [ 000000]
StgValue_185           (br               ) [ 000000]
tmp_12                 (mux              ) [ 000000]
src_kernel_win_0_va_6  (select           ) [ 000000]
tmp_13                 (mux              ) [ 000000]
src_kernel_win_0_va_7  (select           ) [ 000000]
tmp_14                 (mux              ) [ 000000]
src_kernel_win_0_va_8  (select           ) [ 000000]
src_kernel_win_0_va_9  (load             ) [ 000000]
src_kernel_win_0_va_10 (load             ) [ 000000]
src_kernel_win_0_va_11 (load             ) [ 000000]
src_kernel_win_0_va_12 (load             ) [ 000000]
src_kernel_win_0_va_13 (load             ) [ 000000]
OP1_V_0_cast           (zext             ) [ 000000]
r_V_5                  (sub              ) [ 000000]
tmp_339_0_cast         (sext             ) [ 000000]
OP1_V_0_1_cast         (zext             ) [ 000000]
r_V_5_0_1              (mul              ) [ 000000]
tmp_339_0_1_cast       (sext             ) [ 000000]
p_Val2_65_0_1          (add              ) [ 000000]
OP1_V_0_2_cast         (zext             ) [ 000000]
r_V_5_0_2              (mul              ) [ 000000]
tmp_339_0_2_cast_cas   (sext             ) [ 000000]
p_Val2_65_0_2          (add              ) [ 000000]
p_Val2_65_0_2_cast     (sext             ) [ 000000]
OP1_V_1_cast           (zext             ) [ 000000]
r_V_5_1                (mul              ) [ 000000]
tmp_339_1_cast_cast    (sext             ) [ 000000]
p_Val2_65_1_1          (add              ) [ 000000]
OP1_V_1_2_cast         (zext             ) [ 000000]
r_V_5_1_2              (mul              ) [ 000000]
OP1_V_2_cast           (zext             ) [ 000000]
r_V_5_2                (mul              ) [ 000000]
OP1_V_2_1_cast         (zext             ) [ 000000]
r_V_5_2_1              (mul              ) [ 000000]
tmp_339_2_2_cast_cas   (zext             ) [ 000000]
tmp15                  (add              ) [ 000000]
tmp16                  (add              ) [ 000000]
tmp23_cast             (sext             ) [ 000000]
tmp17                  (add              ) [ 000000]
tmp22_cast             (sext             ) [ 000000]
p_Val2_22              (add              ) [ 000000]
p_Val2_s               (sext             ) [ 000000]
StgValue_227           (write            ) [ 000000]
StgValue_228           (br               ) [ 000000]
src_kernel_win_0_va_14 (load             ) [ 000000]
src_kernel_win_0_va_15 (load             ) [ 000000]
src_kernel_win_0_va_16 (load             ) [ 000000]
empty                  (specregionend    ) [ 000000]
StgValue_233           (store            ) [ 000000]
StgValue_234           (store            ) [ 000000]
StgValue_235           (store            ) [ 000000]
StgValue_236           (store            ) [ 000000]
StgValue_237           (store            ) [ 000000]
StgValue_238           (store            ) [ 000000]
StgValue_239           (br               ) [ 001111]
empty_250              (specregionend    ) [ 000000]
StgValue_241           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="src_kernel_win_0_va_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_kernel_win_0_va_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_kernel_win_0_va_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_kernel_win_0_va_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_kernel_win_0_va_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_0_va_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="right_border_buf_0_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="right_border_buf_0_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="right_border_buf_0_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="right_border_buf_0_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="right_border_buf_0_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="right_border_buf_0_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="k_buf_0_val_3_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="k_buf_0_val_4_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_buf_0_val_5_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_kernel_val_2_V_1_s_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_kernel_val_2_V_0_s_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_kernel_val_1_V_2_s_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_kernel_val_1_V_0_s_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_kernel_val_0_V_2_s_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_kernel_val_0_V_1_s_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_src_cols_V_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_src_rows_V_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_98/4 tmp_96/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_227_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_227/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="k_buf_0_val_3_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="1"/>
<pin id="267" dir="0" index="4" bw="9" slack="0"/>
<pin id="268" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
<pin id="270" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_171/4 StgValue_178/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="k_buf_0_val_4_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="1"/>
<pin id="262" dir="0" index="4" bw="9" slack="0"/>
<pin id="263" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
<pin id="265" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_169/4 StgValue_176/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="k_buf_0_val_5_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="1"/>
<pin id="257" dir="0" index="4" bw="9" slack="0"/>
<pin id="258" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
<pin id="260" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_167/4 StgValue_175/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="t_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="t_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="t_V_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="t_V_2_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_28_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_neg393_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg393_i/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_29_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_79_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_31_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="OP2_V_0_1_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="OP2_V_0_2_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="OP2_V_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="OP2_V_1_2_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_2_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="OP2_V_2_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="OP2_V_2_1_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_1_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_80_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_32_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond389_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_33_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_251_0_not_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_251_0_not/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_81_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_34_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_295_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_295_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_35_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_36_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_82_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="rev_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_37_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_cond_i424_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_83_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_assign_7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_p2_i425_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_38_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_assign_8_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_assign_6_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_84_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="rev1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_321_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_321_1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_cond_i424_i_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_85_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_assign_7_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_p2_i425_i_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_331_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_assign_8_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_assign_6_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_86_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="rev2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_321_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_321_2/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_cond_i424_i_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i_2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_87_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_assign_7_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_p2_i425_i_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_2/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_331_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_2/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_assign_8_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_2/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_p2_i425_i_p_assign_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="y_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="row_assign_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_s/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_88_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_p2_i425_i_1_p_assig_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="0"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_1_p_assig/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="y_1_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="row_assign_10_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_10_1/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_89_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_p2_i425_i_2_p_assig_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_2_p_assig/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="y_1_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="32" slack="0"/>
<pin id="674" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_2/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="row_assign_10_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_10_2/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_90_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exitcond388_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="2"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="j_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_91_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="31" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="0" index="3" bw="6" slack="0"/>
<pin id="703" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="31" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ImagLoc_x_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_92_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="rev3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_40_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_cond_i_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_93_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_assign_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_p2_i_i_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="32" slack="0"/>
<pin id="763" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_41_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="2"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_assign_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_assign_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="32" slack="0"/>
<pin id="781" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_46_not_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_46_not/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sel_tmp7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sel_tmp8_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="x_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="32" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="col_assign_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_1/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="brmerge_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="1"/>
<pin id="819" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_42_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_94_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_cond_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="right_border_buf_0_6_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="3"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="right_border_buf_0_7_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="3"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="right_border_buf_0_8_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="3"/>
<pin id="845" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="right_border_buf_0_9_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="3"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="right_border_buf_0_10_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="3"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="right_border_buf_0_11_load_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="3"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_9_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="0" index="3" bw="1" slack="0"/>
<pin id="860" dir="0" index="4" bw="2" slack="1"/>
<pin id="861" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="col_buf_0_val_0_0_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="0" index="2" bw="8" slack="0"/>
<pin id="870" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_10_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="0" index="2" bw="8" slack="0"/>
<pin id="877" dir="0" index="3" bw="1" slack="0"/>
<pin id="878" dir="0" index="4" bw="2" slack="1"/>
<pin id="879" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="col_buf_0_val_1_0_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="0" index="2" bw="8" slack="0"/>
<pin id="888" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_11_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="0" index="2" bw="8" slack="0"/>
<pin id="895" dir="0" index="3" bw="1" slack="0"/>
<pin id="896" dir="0" index="4" bw="2" slack="1"/>
<pin id="897" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="col_buf_0_val_2_0_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="8" slack="0"/>
<pin id="906" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="right_border_buf_0_12_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="3"/>
<pin id="911" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="right_border_buf_0_13_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="3"/>
<pin id="914" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="StgValue_179_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="3"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="StgValue_180_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="3"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="StgValue_181_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="3"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="StgValue_182_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="3"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="StgValue_183_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="3"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/4 "/>
</bind>
</comp>

<comp id="940" class="1004" name="StgValue_184_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="3"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_12_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="0" index="2" bw="8" slack="0"/>
<pin id="949" dir="0" index="3" bw="8" slack="0"/>
<pin id="950" dir="0" index="4" bw="2" slack="2"/>
<pin id="951" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="src_kernel_win_0_va_6_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="2"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="0" index="2" bw="8" slack="0"/>
<pin id="960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_13_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="0"/>
<pin id="966" dir="0" index="2" bw="8" slack="0"/>
<pin id="967" dir="0" index="3" bw="8" slack="0"/>
<pin id="968" dir="0" index="4" bw="2" slack="2"/>
<pin id="969" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="src_kernel_win_0_va_7_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="2"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="0" index="2" bw="8" slack="0"/>
<pin id="978" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_14_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="0" index="2" bw="8" slack="0"/>
<pin id="985" dir="0" index="3" bw="8" slack="0"/>
<pin id="986" dir="0" index="4" bw="2" slack="2"/>
<pin id="987" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="992" class="1004" name="src_kernel_win_0_va_8_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="2"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="0" index="2" bw="8" slack="0"/>
<pin id="996" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="src_kernel_win_0_va_9_load_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="3"/>
<pin id="1001" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="src_kernel_win_0_va_10_load_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="3"/>
<pin id="1004" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="src_kernel_win_0_va_11_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="3"/>
<pin id="1007" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="src_kernel_win_0_va_12_load_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="3"/>
<pin id="1010" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="src_kernel_win_0_va_13_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="3"/>
<pin id="1013" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="OP1_V_0_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="r_V_5_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="0"/>
<pin id="1021" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/4 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_339_0_cast_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_339_0_cast/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="OP1_V_0_1_cast_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/4 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="OP1_V_0_2_cast_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Val2_65_0_2_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="11" slack="0"/>
<pin id="1038" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_65_0_2_cast/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="OP1_V_1_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="OP1_V_1_2_cast_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="OP1_V_2_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="OP1_V_2_1_cast_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_339_2_2_cast_cas_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_339_2_2_cast_cas/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp23_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="10" slack="0"/>
<pin id="1061" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp23_cast/4 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp22_cast_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="11" slack="0"/>
<pin id="1064" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp22_cast/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="p_Val2_22_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="0"/>
<pin id="1067" dir="0" index="1" bw="12" slack="0"/>
<pin id="1068" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/4 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_Val2_s_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="12" slack="0"/>
<pin id="1072" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="src_kernel_win_0_va_14_load_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="3"/>
<pin id="1077" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="src_kernel_win_0_va_15_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="3"/>
<pin id="1080" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/4 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="src_kernel_win_0_va_16_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="3"/>
<pin id="1083" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="StgValue_233_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="3"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/4 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="StgValue_234_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="0" index="1" bw="8" slack="3"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="StgValue_235_store_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="3"/>
<pin id="1097" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="StgValue_236_store_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="3"/>
<pin id="1102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/4 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="StgValue_237_store_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="3"/>
<pin id="1107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/4 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="StgValue_238_store_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="3"/>
<pin id="1112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/4 "/>
</bind>
</comp>

<comp id="1114" class="1007" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="0" index="1" bw="2" slack="3"/>
<pin id="1117" dir="0" index="2" bw="9" slack="0"/>
<pin id="1118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_0_1/4 tmp_339_0_1_cast/4 p_Val2_65_0_1/4 "/>
</bind>
</comp>

<comp id="1121" class="1007" name="grp_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="2" slack="3"/>
<pin id="1124" dir="0" index="2" bw="11" slack="0"/>
<pin id="1125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_0_2/4 tmp_339_0_2_cast_cas/4 p_Val2_65_0_2/4 "/>
</bind>
</comp>

<comp id="1129" class="1007" name="grp_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="0"/>
<pin id="1131" dir="0" index="1" bw="3" slack="3"/>
<pin id="1132" dir="0" index="2" bw="11" slack="0"/>
<pin id="1133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_1/4 tmp_339_1_cast_cast/4 p_Val2_65_1_1/4 "/>
</bind>
</comp>

<comp id="1136" class="1007" name="grp_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="4" slack="3"/>
<pin id="1139" dir="0" index="2" bw="12" slack="0"/>
<pin id="1140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_1_2/4 tmp15/4 "/>
</bind>
</comp>

<comp id="1144" class="1007" name="grp_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="0"/>
<pin id="1146" dir="0" index="1" bw="2" slack="3"/>
<pin id="1147" dir="0" index="2" bw="8" slack="0"/>
<pin id="1148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_2/4 tmp16/4 "/>
</bind>
</comp>

<comp id="1152" class="1007" name="grp_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="0" index="1" bw="3" slack="3"/>
<pin id="1155" dir="0" index="2" bw="10" slack="0"/>
<pin id="1156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5_2_1/4 tmp17/4 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="src_kernel_win_0_va_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="3"/>
<pin id="1162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1167" class="1005" name="src_kernel_win_0_va_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="3"/>
<pin id="1169" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="src_kernel_win_0_va_2_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="3"/>
<pin id="1175" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="src_kernel_win_0_va_3_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="3"/>
<pin id="1181" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="src_kernel_win_0_va_4_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="3"/>
<pin id="1187" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="src_kernel_win_0_va_5_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="3"/>
<pin id="1194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="right_border_buf_0_s_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="3"/>
<pin id="1200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1205" class="1005" name="right_border_buf_0_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="3"/>
<pin id="1207" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="right_border_buf_0_2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="3"/>
<pin id="1213" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="right_border_buf_0_3_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="3"/>
<pin id="1219" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="right_border_buf_0_4_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="3"/>
<pin id="1226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="right_border_buf_0_5_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="3"/>
<pin id="1232" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="p_src_cols_V_read_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="2"/>
<pin id="1238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="p_src_rows_V_read_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_s_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="2"/>
<pin id="1256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_28_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="p_neg393_i_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg393_i "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_29_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="2"/>
<pin id="1273" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_31_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="OP2_V_0_1_cast_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="10" slack="3"/>
<pin id="1285" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="1288" class="1005" name="OP2_V_0_2_cast_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="10" slack="3"/>
<pin id="1290" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="1293" class="1005" name="OP2_V_1_cast_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="11" slack="3"/>
<pin id="1295" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1298" class="1005" name="OP2_V_1_2_cast_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="12" slack="3"/>
<pin id="1300" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_cast "/>
</bind>
</comp>

<comp id="1303" class="1005" name="OP2_V_2_cast_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="10" slack="3"/>
<pin id="1305" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="1308" class="1005" name="OP2_V_2_1_cast_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="11" slack="3"/>
<pin id="1310" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_2_1_cast "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_32_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="2"/>
<pin id="1315" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="exitcond389_i_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="1322" class="1005" name="i_V_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_33_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_251_0_not_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_251_0_not "/>
</bind>
</comp>

<comp id="1336" class="1005" name="icmp_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="1"/>
<pin id="1338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_34_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="tmp_295_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_295_1 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_35_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="2"/>
<pin id="1351" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_88_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="2" slack="2"/>
<pin id="1358" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_89_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="2" slack="2"/>
<pin id="1363" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_90_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="2" slack="2"/>
<pin id="1368" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="exitcond388_i_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="1"/>
<pin id="1373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i "/>
</bind>
</comp>

<comp id="1375" class="1005" name="j_V_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1380" class="1005" name="or_cond_i_i_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1384" class="1005" name="brmerge_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1391" class="1005" name="k_buf_0_val_3_addr_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="9" slack="1"/>
<pin id="1393" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_94_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="2" slack="1"/>
<pin id="1399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="k_buf_0_val_4_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="9" slack="1"/>
<pin id="1406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="k_buf_0_val_5_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="9" slack="1"/>
<pin id="1412" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1416" class="1005" name="or_cond_i_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="94" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="208" pin="2"/><net_sink comp="251" pin=4"/></net>

<net id="266"><net_src comp="208" pin="2"/><net_sink comp="239" pin=4"/></net>

<net id="271"><net_src comp="208" pin="2"/><net_sink comp="227" pin=4"/></net>

<net id="272"><net_src comp="239" pin="3"/><net_sink comp="251" pin=4"/></net>

<net id="273"><net_src comp="227" pin="3"/><net_sink comp="239" pin=4"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="196" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="202" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="202" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="196" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="202" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="190" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="184" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="178" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="172" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="166" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="160" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="196" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="278" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="278" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="278" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="278" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="278" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="278" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="278" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="278" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="423" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="437" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="423" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="20" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="278" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="454" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="423" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="468" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="278" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="76" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="486" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="486" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="30" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="278" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="517" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="486" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="531" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="278" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="68" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="549" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="563" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="549" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="278" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="580" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="549" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="594" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="476" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="468" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="481" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="625"><net_src comp="448" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="423" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="612" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="620" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="539" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="531" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="544" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="511" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="486" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="637" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="602" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="594" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="607" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="574" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="549" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="662" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="670" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="289" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="289" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="20" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="289" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="20" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="712"><net_src comp="698" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="289" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="76" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="72" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="68" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="714" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="728" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="76" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="714" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="72" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="20" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="289" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="745" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="714" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="759" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="739" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="714" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="772" pin="2"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="734" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="68" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="720" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="767" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="759" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="777" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="734" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="803" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="831"><net_src comp="811" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="708" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="862"><net_src comp="90" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="840" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="843" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="92" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="871"><net_src comp="227" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="855" pin="5"/><net_sink comp="866" pin=2"/></net>

<net id="880"><net_src comp="90" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="849" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="852" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="883"><net_src comp="92" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="889"><net_src comp="239" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="873" pin="5"/><net_sink comp="884" pin=2"/></net>

<net id="898"><net_src comp="90" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="837" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="846" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="901"><net_src comp="92" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="907"><net_src comp="251" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="891" pin="5"/><net_sink comp="902" pin=2"/></net>

<net id="919"><net_src comp="902" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="912" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="929"><net_src comp="884" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="837" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="909" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="866" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="952"><net_src comp="90" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="866" pin="3"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="884" pin="3"/><net_sink comp="945" pin=2"/></net>

<net id="955"><net_src comp="902" pin="3"/><net_sink comp="945" pin=3"/></net>

<net id="961"><net_src comp="945" pin="5"/><net_sink comp="956" pin=1"/></net>

<net id="962"><net_src comp="866" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="970"><net_src comp="90" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="866" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="884" pin="3"/><net_sink comp="963" pin=2"/></net>

<net id="973"><net_src comp="902" pin="3"/><net_sink comp="963" pin=3"/></net>

<net id="979"><net_src comp="963" pin="5"/><net_sink comp="974" pin=1"/></net>

<net id="980"><net_src comp="884" pin="3"/><net_sink comp="974" pin=2"/></net>

<net id="988"><net_src comp="90" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="866" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="884" pin="3"/><net_sink comp="981" pin=2"/></net>

<net id="991"><net_src comp="902" pin="3"/><net_sink comp="981" pin=3"/></net>

<net id="997"><net_src comp="981" pin="5"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="902" pin="3"/><net_sink comp="992" pin=2"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="96" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1014" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1008" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="992" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1042"><net_src comp="1005" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="974" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1002" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="999" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="956" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="992" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="1078" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="974" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1108"><net_src comp="1075" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="956" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1119"><net_src comp="1028" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1024" pin="1"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1032" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1114" pin="3"/><net_sink comp="1121" pin=2"/></net>

<net id="1128"><net_src comp="1121" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1134"><net_src comp="1039" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="1036" pin="1"/><net_sink comp="1129" pin=2"/></net>

<net id="1141"><net_src comp="1043" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1129" pin="3"/><net_sink comp="1136" pin=2"/></net>

<net id="1143"><net_src comp="1136" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1149"><net_src comp="1047" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="1055" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1151"><net_src comp="1144" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1157"><net_src comp="1051" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1059" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1159"><net_src comp="1152" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1163"><net_src comp="100" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1170"><net_src comp="104" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1176"><net_src comp="108" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1182"><net_src comp="112" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1188"><net_src comp="116" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1195"><net_src comp="120" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1201"><net_src comp="124" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1208"><net_src comp="128" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1214"><net_src comp="132" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1220"><net_src comp="136" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1227"><net_src comp="140" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1233"><net_src comp="144" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1239"><net_src comp="196" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1245"><net_src comp="202" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1250"><net_src comp="1242" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1252"><net_src comp="1242" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1253"><net_src comp="1242" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1257"><net_src comp="296" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1262"><net_src comp="302" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1267"><net_src comp="308" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1270"><net_src comp="1264" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1274"><net_src comp="314" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1279"><net_src comp="326" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1286"><net_src comp="332" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1291"><net_src comp="336" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1296"><net_src comp="340" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1301"><net_src comp="344" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1306"><net_src comp="348" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1311"><net_src comp="352" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1316"><net_src comp="362" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1321"><net_src comp="368" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="373" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1330"><net_src comp="379" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="384" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1339"><net_src comp="400" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1344"><net_src comp="406" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="412" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="418" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1359"><net_src comp="633" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="945" pin=4"/></net>

<net id="1364"><net_src comp="658" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="963" pin=4"/></net>

<net id="1369"><net_src comp="683" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="981" pin=4"/></net>

<net id="1374"><net_src comp="687" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="692" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1383"><net_src comp="739" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="816" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1390"><net_src comp="1384" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1394"><net_src comp="221" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1400"><net_src comp="828" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="855" pin=4"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="873" pin=4"/></net>

<net id="1403"><net_src comp="1397" pin="1"/><net_sink comp="891" pin=4"/></net>

<net id="1407"><net_src comp="233" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1413"><net_src comp="245" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1419"><net_src comp="832" pin="2"/><net_sink comp="1416" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {4 }
 - Input state : 
	Port: Filter2D : p_src_rows_V_read | {1 }
	Port: Filter2D : p_src_cols_V_read | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		exitcond389_i : 1
		i_V : 1
		StgValue_52 : 2
		tmp_33 : 1
		tmp_251_0_not : 2
		tmp_81 : 1
		icmp : 2
		tmp_34 : 1
		tmp_295_1 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_82 : 2
		rev : 3
		tmp_37 : 2
		or_cond_i424_i : 3
		tmp_83 : 2
		p_assign_7 : 1
		p_p2_i425_i : 3
		tmp_38 : 4
		p_assign_8 : 4
		p_assign_6_1 : 1
		tmp_84 : 2
		rev1 : 3
		tmp_321_1 : 2
		or_cond_i424_i_1 : 3
		tmp_85 : 2
		p_assign_7_1 : 1
		p_p2_i425_i_1 : 3
		tmp_331_1 : 4
		p_assign_8_1 : 4
		p_assign_6_2 : 1
		tmp_86 : 2
		rev2 : 3
		tmp_321_2 : 2
		or_cond_i424_i_2 : 3
		tmp_87 : 2
		p_assign_7_2 : 1
		p_p2_i425_i_2 : 3
		tmp_331_2 : 4
		p_assign_8_2 : 4
		p_p2_i425_i_p_assign_8 : 5
		y_1 : 6
		row_assign_s : 7
		tmp_88 : 8
		p_p2_i425_i_1_p_assig : 5
		y_1_1 : 6
		row_assign_10_1 : 7
		tmp_89 : 8
		p_p2_i425_i_2_p_assig : 5
		y_1_2 : 6
		row_assign_10_2 : 7
		tmp_90 : 8
	State 3
		exitcond388_i : 1
		j_V : 1
		tmp_91 : 1
		icmp1 : 2
		ImagLoc_x : 1
		tmp_92 : 2
		rev3 : 3
		tmp_40 : 2
		or_cond_i_i : 3
		tmp_93 : 2
		p_assign_1 : 1
		p_p2_i_i : 3
		tmp_41 : 4
		p_assign_2 : 4
		p_assign_3 : 5
		tmp_46_not : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		x : 6
		col_assign_1 : 7
		brmerge : 3
		tmp_42 : 7
		k_buf_0_val_3_addr : 8
		k_buf_0_val_3_load : 9
		tmp_94 : 8
		k_buf_0_val_4_addr : 8
		k_buf_0_val_4_load : 9
		k_buf_0_val_5_addr : 8
		k_buf_0_val_5_load : 9
		StgValue_136 : 3
		or_cond_i : 3
		StgValue_144 : 3
	State 4
		tmp_9 : 1
		col_buf_0_val_0_0 : 2
		tmp_10 : 1
		col_buf_0_val_1_0 : 2
		tmp_11 : 1
		col_buf_0_val_2_0 : 2
		StgValue_175 : 1
		StgValue_176 : 1
		StgValue_179 : 3
		StgValue_180 : 1
		StgValue_181 : 3
		StgValue_182 : 1
		StgValue_183 : 1
		StgValue_184 : 3
		tmp_12 : 3
		src_kernel_win_0_va_6 : 4
		tmp_13 : 3
		src_kernel_win_0_va_7 : 4
		tmp_14 : 3
		src_kernel_win_0_va_8 : 4
		OP1_V_0_cast : 1
		r_V_5 : 2
		tmp_339_0_cast : 3
		OP1_V_0_1_cast : 1
		r_V_5_0_1 : 2
		tmp_339_0_1_cast : 3
		p_Val2_65_0_1 : 4
		OP1_V_0_2_cast : 5
		r_V_5_0_2 : 6
		tmp_339_0_2_cast_cas : 7
		p_Val2_65_0_2 : 8
		p_Val2_65_0_2_cast : 9
		OP1_V_1_cast : 1
		r_V_5_1 : 2
		tmp_339_1_cast_cast : 3
		p_Val2_65_1_1 : 10
		OP1_V_1_2_cast : 5
		r_V_5_1_2 : 6
		OP1_V_2_cast : 1
		r_V_5_2 : 2
		OP1_V_2_1_cast : 1
		r_V_5_2_1 : 2
		tmp_339_2_2_cast_cas : 5
		tmp15 : 11
		tmp16 : 6
		tmp23_cast : 7
		tmp17 : 8
		tmp22_cast : 9
		p_Val2_22 : 12
		p_Val2_s : 13
		StgValue_227 : 14
		empty : 1
		StgValue_233 : 1
		StgValue_234 : 5
		StgValue_235 : 1
		StgValue_236 : 5
		StgValue_237 : 1
		StgValue_238 : 5
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_296           |    0    |    0    |    39   |
|          |           tmp_28_fu_302          |    0    |    0    |    39   |
|          |         p_neg393_i_fu_308        |    0    |    0    |    39   |
|          |           tmp_29_fu_314          |    0    |    0    |    39   |
|          |           tmp_31_fu_326          |    0    |    0    |    39   |
|          |           tmp_32_fu_362          |    0    |    0    |    39   |
|    add   |            i_V_fu_373            |    0    |    0    |    39   |
|          |           tmp_36_fu_423          |    0    |    0    |    39   |
|          |        p_assign_6_1_fu_486       |    0    |    0    |    39   |
|          |        p_assign_6_2_fu_549       |    0    |    0    |    39   |
|          |            j_V_fu_692            |    0    |    0    |    39   |
|          |         ImagLoc_x_fu_714         |    0    |    0    |    39   |
|          |         p_Val2_22_fu_1065        |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_462        |    0    |    0    |    39   |
|          |         p_assign_8_fu_481        |    0    |    0    |    39   |
|          |        p_assign_7_1_fu_525       |    0    |    0    |    39   |
|          |        p_assign_8_1_fu_544       |    0    |    0    |    39   |
|          |        p_assign_7_2_fu_588       |    0    |    0    |    39   |
|          |        p_assign_8_2_fu_607       |    0    |    0    |    39   |
|    sub   |        row_assign_s_fu_628       |    0    |    0    |    39   |
|          |      row_assign_10_1_fu_653      |    0    |    0    |    39   |
|          |      row_assign_10_2_fu_678      |    0    |    0    |    39   |
|          |         p_assign_1_fu_753        |    0    |    0    |    39   |
|          |         p_assign_2_fu_772        |    0    |    0    |    39   |
|          |        col_assign_1_fu_811       |    0    |    0    |    39   |
|          |           r_V_5_fu_1018          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i425_i_fu_468        |    0    |    0    |    32   |
|          |       p_p2_i425_i_1_fu_531       |    0    |    0    |    32   |
|          |       p_p2_i425_i_2_fu_594       |    0    |    0    |    32   |
|          |   p_p2_i425_i_p_assign_8_fu_612  |    0    |    0    |    32   |
|          |            y_1_fu_620            |    0    |    0    |    32   |
|          |   p_p2_i425_i_1_p_assig_fu_637   |    0    |    0    |    32   |
|          |           y_1_1_fu_645           |    0    |    0    |    32   |
|          |   p_p2_i425_i_2_p_assig_fu_662   |    0    |    0    |    32   |
|  select  |           y_1_2_fu_670           |    0    |    0    |    32   |
|          |          p_p2_i_i_fu_759         |    0    |    0    |    32   |
|          |         p_assign_3_fu_777        |    0    |    0    |    32   |
|          |             x_fu_803             |    0    |    0    |    32   |
|          |     col_buf_0_val_0_0_fu_866     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_884     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_902     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_6_fu_956   |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_7_fu_974   |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_8_fu_992   |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_9_fu_855           |    0    |    39   |    15   |
|          |           tmp_10_fu_873          |    0    |    39   |    15   |
|    mux   |           tmp_11_fu_891          |    0    |    39   |    15   |
|          |           tmp_12_fu_945          |    0    |    39   |    15   |
|          |           tmp_13_fu_963          |    0    |    39   |    15   |
|          |           tmp_14_fu_981          |    0    |    39   |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond389_i_fu_368       |    0    |    0    |    18   |
|          |           tmp_33_fu_379          |    0    |    0    |    18   |
|          |            icmp_fu_400           |    0    |    0    |    18   |
|          |           tmp_34_fu_406          |    0    |    0    |    18   |
|          |         tmp_295_1_fu_412         |    0    |    0    |    18   |
|          |           tmp_35_fu_418          |    0    |    0    |    18   |
|          |           tmp_37_fu_443          |    0    |    0    |    18   |
|   icmp   |           tmp_38_fu_476          |    0    |    0    |    18   |
|          |         tmp_321_1_fu_506         |    0    |    0    |    18   |
|          |         tmp_331_1_fu_539         |    0    |    0    |    18   |
|          |         tmp_321_2_fu_569         |    0    |    0    |    18   |
|          |         tmp_331_2_fu_602         |    0    |    0    |    18   |
|          |       exitcond388_i_fu_687       |    0    |    0    |    18   |
|          |           icmp1_fu_708           |    0    |    0    |    18   |
|          |           tmp_40_fu_734          |    0    |    0    |    18   |
|          |           tmp_41_fu_767          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_251_0_not_fu_384       |    0    |    0    |    2    |
|          |            rev_fu_437            |    0    |    0    |    2    |
|    xor   |            rev1_fu_500           |    0    |    0    |    2    |
|          |            rev2_fu_563           |    0    |    0    |    2    |
|          |            rev3_fu_728           |    0    |    0    |    2    |
|          |         tmp_46_not_fu_785        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i424_i_fu_448      |    0    |    0    |    2    |
|          |      or_cond_i424_i_1_fu_511     |    0    |    0    |    2    |
|    and   |      or_cond_i424_i_2_fu_574     |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_739        |    0    |    0    |    2    |
|          |          sel_tmp8_fu_797         |    0    |    0    |    2    |
|          |         or_cond_i_fu_832         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1114           |    1    |    0    |    0    |
|          |            grp_fu_1121           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1129           |    1    |    0    |    0    |
|          |            grp_fu_1136           |    1    |    0    |    0    |
|          |            grp_fu_1144           |    1    |    0    |    0    |
|          |            grp_fu_1152           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          sel_tmp7_fu_791         |    0    |    0    |    2    |
|          |          brmerge_fu_816          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_160 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_166 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_172 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_s_read_fu_178 |    0    |    0    |    0    |
|   read   | p_kernel_val_0_V_2_s_read_fu_184 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_190 |    0    |    0    |    0    |
|          |  p_src_cols_V_read_1_read_fu_196 |    0    |    0    |    0    |
|          |  p_src_rows_V_read_1_read_fu_202 |    0    |    0    |    0    |
|          |          grp_read_fu_208         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_227_write_fu_214    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |           tmp_79_fu_320          |    0    |    0    |    0    |
|          |           tmp_80_fu_356          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_0_1_cast_fu_332      |    0    |    0    |    0    |
|          |       OP2_V_0_2_cast_fu_336      |    0    |    0    |    0    |
|          |        OP2_V_1_cast_fu_340       |    0    |    0    |    0    |
|          |        OP2_V_2_cast_fu_348       |    0    |    0    |    0    |
|   sext   |      tmp_339_0_cast_fu_1024      |    0    |    0    |    0    |
|          |    p_Val2_65_0_2_cast_fu_1036    |    0    |    0    |    0    |
|          |        tmp23_cast_fu_1059        |    0    |    0    |    0    |
|          |        tmp22_cast_fu_1062        |    0    |    0    |    0    |
|          |         p_Val2_s_fu_1070         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_1_2_cast_fu_344      |    0    |    0    |    0    |
|          |       OP2_V_2_1_cast_fu_352      |    0    |    0    |    0    |
|          |           tmp_42_fu_821          |    0    |    0    |    0    |
|          |       OP1_V_0_cast_fu_1014       |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1028      |    0    |    0    |    0    |
|   zext   |      OP1_V_0_2_cast_fu_1032      |    0    |    0    |    0    |
|          |       OP1_V_1_cast_fu_1039       |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1043      |    0    |    0    |    0    |
|          |       OP1_V_2_cast_fu_1047       |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1051      |    0    |    0    |    0    |
|          |   tmp_339_2_2_cast_cas_fu_1055   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|           tmp_81_fu_390          |    0    |    0    |    0    |
|          |           tmp_91_fu_698          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_82_fu_429          |    0    |    0    |    0    |
|          |           tmp_83_fu_454          |    0    |    0    |    0    |
|          |           tmp_84_fu_492          |    0    |    0    |    0    |
| bitselect|           tmp_85_fu_517          |    0    |    0    |    0    |
|          |           tmp_86_fu_555          |    0    |    0    |    0    |
|          |           tmp_87_fu_580          |    0    |    0    |    0    |
|          |           tmp_92_fu_720          |    0    |    0    |    0    |
|          |           tmp_93_fu_745          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_88_fu_633          |    0    |    0    |    0    |
|   trunc  |           tmp_89_fu_658          |    0    |    0    |    0    |
|          |           tmp_90_fu_683          |    0    |    0    |    0    |
|          |           tmp_94_fu_828          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    6    |   234   |   1808  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    OP2_V_0_1_cast_reg_1283   |   10   |
|    OP2_V_0_2_cast_reg_1288   |   10   |
|    OP2_V_1_2_cast_reg_1298   |   12   |
|     OP2_V_1_cast_reg_1293    |   11   |
|    OP2_V_2_1_cast_reg_1308   |   11   |
|     OP2_V_2_cast_reg_1303    |   10   |
|       brmerge_reg_1384       |    1   |
|    exitcond388_i_reg_1371    |    1   |
|    exitcond389_i_reg_1318    |    1   |
|         i_V_reg_1322         |   32   |
|         icmp_reg_1336        |    1   |
|         j_V_reg_1375         |   32   |
|  k_buf_0_val_3_addr_reg_1391 |    9   |
|  k_buf_0_val_4_addr_reg_1404 |    9   |
|  k_buf_0_val_5_addr_reg_1410 |    9   |
|     or_cond_i_i_reg_1380     |    1   |
|      or_cond_i_reg_1416      |    1   |
|      p_neg393_i_reg_1264     |   32   |
| p_src_cols_V_read_1_reg_1236 |   32   |
| p_src_rows_V_read_1_reg_1242 |   32   |
| right_border_buf_0_1_reg_1205|    8   |
| right_border_buf_0_2_reg_1211|    8   |
| right_border_buf_0_3_reg_1217|    8   |
| right_border_buf_0_4_reg_1224|    8   |
| right_border_buf_0_5_reg_1230|    8   |
| right_border_buf_0_s_reg_1198|    8   |
|src_kernel_win_0_va_1_reg_1167|    8   |
|src_kernel_win_0_va_2_reg_1173|    8   |
|src_kernel_win_0_va_3_reg_1179|    8   |
|src_kernel_win_0_va_4_reg_1185|    8   |
|src_kernel_win_0_va_5_reg_1192|    8   |
| src_kernel_win_0_va_reg_1160 |    8   |
|         t_V_2_reg_285        |   32   |
|          t_V_reg_274         |   32   |
|    tmp_251_0_not_reg_1331    |    1   |
|        tmp_28_reg_1259       |   32   |
|      tmp_295_1_reg_1345      |    1   |
|        tmp_29_reg_1271       |   32   |
|        tmp_31_reg_1276       |   32   |
|        tmp_32_reg_1313       |   32   |
|        tmp_33_reg_1327       |    1   |
|        tmp_34_reg_1341       |    1   |
|        tmp_35_reg_1349       |    1   |
|        tmp_88_reg_1356       |    2   |
|        tmp_89_reg_1361       |    2   |
|        tmp_90_reg_1366       |    2   |
|        tmp_94_reg_1397       |    2   |
|        tmp_s_reg_1254        |   32   |
+------------------------------+--------+
|             Total            |   590  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_227 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_239 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_251 |  p4  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||   4.89  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   234  |  1808  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |    -   |   590  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    6   |    4   |   824  |  1853  |
+-----------+--------+--------+--------+--------+--------+
