{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739237960635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739237960635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 20:39:20 2025 " "Processing started: Mon Feb 10 20:39:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739237960635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739237960635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739237960635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1739237961408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961837 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-arch " "Found design unit 1: SRAM_Controller-arch" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961846 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961861 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_enabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_enabler-behv " "Found design unit 1: clk_enabler-behv" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961867 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_enabler " "Found entity 1: clk_enabler" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961875 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_size_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_size_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 var_size_counter-arch " "Found design unit 1: var_size_counter-arch" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961881 ""} { "Info" "ISGN_ENTITY_NAME" "1 var_size_counter " "Found entity 1: var_size_counter" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961889 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961896 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-structural " "Found design unit 1: LCD_Controller-structural" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961905 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statemachine-struct " "Found design unit 1: statemachine-struct" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961911 ""} { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_gen-arch " "Found design unit 1: PWM_gen-arch" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961920 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_gen " "Found entity 1: PWM_gen" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237961920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237961920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739237962110 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhd(76) " "VHDL Signal Declaration warning at DE2_115.vhd(76): used explicit default value for signal \"LCD_ON\" because signal was never assigned a value" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1739237962111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhd(77) " "VHDL Signal Declaration warning at DE2_115.vhd(77): used explicit default value for signal \"LCD_BLON\" because signal was never assigned a value" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1739237962111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhd(78) " "VHDL Signal Declaration warning at DE2_115.vhd(78): used explicit default value for signal \"LCD_RW\" because signal was never assigned a value" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1739237962111 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962134 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK top_level.vhd(20) " "VHDL Signal Declaration warning at top_level.vhd(20): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1739237962134 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N top_level.vhd(23) " "VHDL Signal Declaration warning at top_level.vhd(23): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1739237962134 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N top_level.vhd(24) " "VHDL Signal Declaration warning at top_level.vhd(24): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1739237962134 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_State top_level.vhd(147) " "Verilog HDL or VHDL warning at top_level.vhd(147): object \"reset_State\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SramReady top_level.vhd(152) " "Verilog HDL or VHDL warning at top_level.vhd(152): object \"SramReady\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_outUR top_level.vhd(156) " "Verilog HDL or VHDL warning at top_level.vhd(156): object \"data_outUR\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ErrorVal top_level.vhd(158) " "Verilog HDL or VHDL warning at top_level.vhd(158): object \"ErrorVal\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "statereset top_level.vhd(160) " "VHDL Signal Declaration warning at top_level.vhd(160): used implicit default value for signal \"statereset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cntDir top_level.vhd(166) " "VHDL Signal Declaration warning at top_level.vhd(166): used implicit default value for signal \"cntDir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cntDir_univ top_level.vhd(168) " "VHDL Signal Declaration warning at top_level.vhd(168): used explicit default value for signal \"cntDir_univ\" because signal was never assigned a value" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1739237962135 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay\"" {  } { { "top_level.vhd" "Inst_clk_Reset_Delay" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key1_debounce " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key1_debounce\"" {  } { { "top_level.vhd" "Inst_Key1_debounce" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns\"" {  } { { "top_level.vhd" "Inst_clk_enabler60ns" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler1hz " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler1hz\"" {  } { { "top_level.vhd" "Inst_clk_enabler1hz" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_size_counter top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter " "Elaborating entity \"var_size_counter\" for hierarchy \"top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter\"" {  } { { "top_level.vhd" "Inst_var_size_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962271 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en Var_size_Counter.vhd(28) " "VHDL Process Statement warning at Var_size_Counter.vhd(28): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962271 "|DE2_115|top_level:Inst_top_level|var_size_counter:Inst_var_size_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter top_level:Inst_top_level\|univ_bin_counter:Inst_univ_bin_counter " "Elaborating entity \"univ_bin_counter\" for hierarchy \"top_level:Inst_top_level\|univ_bin_counter:Inst_univ_bin_counter\"" {  } { { "top_level.vhd" "Inst_univ_bin_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en univ_bin_counter.vhd(30) " "VHDL Process Statement warning at univ_bin_counter.vhd(30): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962301 "|DE2_115|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine top_level:Inst_top_level\|statemachine:Inst_StateMachine " "Elaborating entity \"statemachine\" for hierarchy \"top_level:Inst_top_level\|statemachine:Inst_StateMachine\"" {  } { { "top_level.vhd" "Inst_StateMachine" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962324 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Statemachine.vhd(75) " "VHDL Process Statement warning at Statemachine.vhd(75): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962325 "|DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Statemachine.vhd(75) " "Inferred latch for \"state\[0\]\" at Statemachine.vhd(75)" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962325 "|DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Statemachine.vhd(75) " "Inferred latch for \"state\[1\]\" at Statemachine.vhd(75)" {  } { { "Statemachine.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962325 "|DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller\"" {  } { { "top_level.vhd" "Inst_SRAM_Controller" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM top_level:Inst_top_level\|ROM:Inst_initRom " "Elaborating entity \"ROM\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\"" {  } { { "top_level.vhd" "Inst_initRom" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237962526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file project2.mif " "Parameter \"init_file\" = \"project2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962527 ""}  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739237962527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe91 " "Found entity 1: altsyncram_oe91" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237962604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237962604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe91 top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated " "Elaborating entity \"altsyncram_oe91\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller " "Elaborating entity \"LCD_Controller\" for hierarchy \"top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\"" {  } { { "top_level.vhd" "Inst_LCD_Controller" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_prev LCD_Controller.vhd(73) " "Verilog HDL or VHDL warning at LCD_Controller.vhd(73): object \"state_prev\" assigned a value but never read" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739237962651 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCLK_Cnt_sram LCD_Controller.vhd(86) " "VHDL Process Statement warning at LCD_Controller.vhd(86): signal \"iCLK_Cnt_sram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962651 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCLK_Cnt_sram LCD_Controller.vhd(87) " "VHDL Process Statement warning at LCD_Controller.vhd(87): signal \"iCLK_Cnt_sram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962651 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iCLK_Cnt_sram LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"iCLK_Cnt_sram\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962653 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d4 LCD_Controller.vhd(84) " "VHDL Process Statement warning at LCD_Controller.vhd(84): inferring latch(es) for signal or variable \"d4\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962654 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 LCD_Controller.vhd(212) " "VHDL Process Statement warning at LCD_Controller.vhd(212): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 LCD_Controller.vhd(213) " "VHDL Process Statement warning at LCD_Controller.vhd(213): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 LCD_Controller.vhd(215) " "VHDL Process Statement warning at LCD_Controller.vhd(215): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 LCD_Controller.vhd(216) " "VHDL Process Statement warning at LCD_Controller.vhd(216): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 LCD_Controller.vhd(217) " "VHDL Process Statement warning at LCD_Controller.vhd(217): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 LCD_Controller.vhd(218) " "VHDL Process Statement warning at LCD_Controller.vhd(218): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 LCD_Controller.vhd(252) " "VHDL Process Statement warning at LCD_Controller.vhd(252): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 LCD_Controller.vhd(253) " "VHDL Process Statement warning at LCD_Controller.vhd(253): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962655 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 LCD_Controller.vhd(255) " "VHDL Process Statement warning at LCD_Controller.vhd(255): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962656 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 LCD_Controller.vhd(256) " "VHDL Process Statement warning at LCD_Controller.vhd(256): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962656 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 LCD_Controller.vhd(257) " "VHDL Process Statement warning at LCD_Controller.vhd(257): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962656 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 LCD_Controller.vhd(258) " "VHDL Process Statement warning at LCD_Controller.vhd(258): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962656 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"d4\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962659 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"d3\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"d2\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962660 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"d1\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"a2\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962661 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"a1\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[0\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[0\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[1\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[1\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[2\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[2\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[3\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[3\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[4\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[4\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[5\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[5\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[6\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[6\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[7\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[7\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[8\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[8\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[9\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[9\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[10\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[10\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[11\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[11\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962662 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[12\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[12\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[13\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[13\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[14\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[14\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[15\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[15\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[16\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[16\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[17\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[17\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[18\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[18\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[19\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[19\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[20\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[20\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[21\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[21\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[22\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[22\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[23\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[23\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[24\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[24\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[25\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[25\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[26\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[26\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[27\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[27\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[28\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[28\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[29\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[29\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962663 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[30\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[30\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962664 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iCLK_Cnt_sram\[31\] LCD_Controller.vhd(84) " "Inferred latch for \"iCLK_Cnt_sram\[31\]\" at LCD_Controller.vhd(84)" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962664 "|DE2_115|top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_gen top_level:Inst_top_level\|PWM_gen:inst_PWM " "Elaborating entity \"PWM_gen\" for hierarchy \"top_level:Inst_top_level\|PWM_gen:inst_PWM\"" {  } { { "top_level.vhd" "inst_PWM" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237962693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en PWM_Gen.vhd(37) " "VHDL Process Statement warning at PWM_Gen.vhd(37): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962693 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en PWM_Gen.vhd(48) " "VHDL Process Statement warning at PWM_Gen.vhd(48): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962693 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg PWM_Gen.vhd(49) " "VHDL Process Statement warning at PWM_Gen.vhd(49): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962693 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sram_data_cut PWM_Gen.vhd(49) " "VHDL Process Statement warning at PWM_Gen.vhd(49): signal \"Sram_data_cut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739237962694 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWMout PWM_Gen.vhd(46) " "VHDL Process Statement warning at PWM_Gen.vhd(46): inferring latch(es) for signal or variable \"PWMout\", which holds its previous value in one or more paths through the process" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1739237962694 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMout PWM_Gen.vhd(46) " "Inferred latch for \"PWMout\" at PWM_Gen.vhd(46)" {  } { { "PWM_Gen.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/PWM_Gen.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739237962694 "|DE2_115|top_level:Inst_top_level|PWM_gen:inst_PWM"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu14 " "Found entity 1: altsyncram_fu14" {  } { { "db/altsyncram_fu14.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_fu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237963928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237963928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237964416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237964416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237964600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237964600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237964856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237964856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237964952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237964952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237965081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237965081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237965259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237965259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237965352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237965352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237965477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237965477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739237965566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739237965566 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237965770 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[10\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[11\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[12\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[13\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[14\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[15\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 296 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237966323 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1739237966323 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1739237966323 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1739237967704 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1739237967704 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 88 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1739237967704 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1739237967704 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1739237967705 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1739237967705 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "GPIO\[0\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"GPIO\[0\]\" is set to GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "Quartus II" 0 -1 1739237967710 ""}  } {  } 0 13036 "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Quartus II" 0 -1 1739237967710 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a1\[5\] top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a1\[4\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a1\[5\]\" merged with LATCH primitive \"top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a1\[4\]\"" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237967712 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a2\[5\] top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a2\[4\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a2\[5\]\" merged with LATCH primitive \"top_level:Inst_top_level\|LCD_Controller:Inst_LCD_Controller\|a2\[4\]\"" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739237967712 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1739237967712 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967845 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1739237967845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237967846 "|DE2_115|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739237967846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237967957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1739237968721 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1739237968773 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1739237968774 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1739237968895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237969006 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1739237969318 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1739237969318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739237969360 "|DE2_115|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739237969360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237969462 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1739237970439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739237970460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739237970460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1594 " "Implemented 1594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739237970697 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739237970697 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "61 " "Implemented 61 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1739237970697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1458 " "Implemented 1458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739237970697 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1739237970697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739237970697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739237970779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 20:39:30 2025 " "Processing ended: Mon Feb 10 20:39:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739237970779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739237970779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739237970779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739237970779 ""}
