
---------- Begin Simulation Statistics ----------
final_tick                                 5647921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192894                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737788                       # Number of bytes of host memory used
host_op_rate                                   374794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    51.84                       # Real time elapsed on the host
host_tick_rate                              108944641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19430125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005648                       # Number of seconds simulated
sim_ticks                                  5647921000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1070561                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1153                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1402888                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             811744                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1070561                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           258817                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1402888                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  110059                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11031                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7024858                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5045580                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             21181                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1279093                       # Number of branches committed
system.cpu.commit.bw_lim_events               1233637                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          937734                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19430125                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5463095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.556615                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.823571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       311014      5.69%      5.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1673347     30.63%     36.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       588659     10.78%     47.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       912543     16.70%     63.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25759      0.47%     64.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       455062      8.33%     72.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       247129      4.52%     77.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15945      0.29%     77.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1233637     22.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5463095                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    7988653                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               106813                       # Number of function calls committed.
system.cpu.commit.int_insts                  13395049                       # Number of committed integer instructions.
system.cpu.commit.loads                       1943333                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        49496      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11733885     60.39%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1352      0.01%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266370      1.37%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         950931      4.89%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            320      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             940      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          210720      1.08%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2066      0.01%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         525439      2.70%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult             24      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           236      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1574590      8.10%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       419196      2.16%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       209312      1.08%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1159810      5.97%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          470565      2.42%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         377154      1.94%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1472768      7.58%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4951      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19430125                       # Class of committed instruction
system.cpu.commit.refs                        2325438                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19430125                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.564792                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.564792                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1902350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1902350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52899.575802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52899.575802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53853.320743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53853.320743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1891506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1891506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    573643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    573643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        10844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    171092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3177                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77857.124857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77857.124857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75874.826137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75874.826137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       373396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         373396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    678446986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    678446986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         8714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    660717986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    660717986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8708                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               345                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         5796                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      2284460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2284460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64019.326414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64019.326414                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69988.219268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69988.219268                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      2264902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2264902                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1252089986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1252089986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008561                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        19558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19558                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         7673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    831809986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    831809986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        11885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      2284460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2284460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64019.326414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64019.326414                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69988.219268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69988.219268                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      2264902                       # number of overall hits
system.cpu.dcache.overall_hits::total         2264902                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1252089986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1252089986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008561                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        19558                       # number of overall misses
system.cpu.dcache.overall_misses::total         19558                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         7673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    831809986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    831809986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11885                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  10861                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            191.568111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          4580805                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.813244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             11885                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           4580805                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1011.813244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2276787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8247                       # number of writebacks
system.cpu.dcache.writebacks::total              8247                       # number of writebacks
system.cpu.decode.BlockedCycles               2012779                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20634976                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   768105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1648124                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  21297                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1146462                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2016175                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2526                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      395580                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           391                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     1402888                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1408593                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4105317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6073                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10669422                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           442                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   42594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248390                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1469585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             921803                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.889088                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5596767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.746724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.551900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2180288     38.96%     38.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   135551      2.42%     41.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   226649      4.05%     45.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   503896      9.00%     54.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   181478      3.24%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   176047      3.15%     60.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    75491      1.35%     62.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   129023      2.31%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1988344     35.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5596767                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  13558974                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7677760                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1408593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1408593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46468.889746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46468.889746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47002.624672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47002.624672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1404575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1404575                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186711999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186711999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         4018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4018                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          589                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3429                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1408593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1408593                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46468.889746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46468.889746                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47002.624672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47002.624672                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1404575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1404575                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    186711999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186711999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002852                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         4018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4018                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002434                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3429                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3429                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1408593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1408593                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46468.889746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46468.889746                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47002.624672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47002.624672                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1404575                       # number of overall hits
system.cpu.icache.overall_hits::total         1404575                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    186711999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186711999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002852                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         4018                       # number of overall misses
system.cpu.icache.overall_misses::total          4018                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          589                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161172000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161172000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002434                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3429                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   3173                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            410.616506                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2820615                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.412363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3429                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2820615                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.412363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1408004                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         3173                       # number of writebacks
system.cpu.icache.writebacks::total              3173                       # number of writebacks
system.cpu.idleCycles                           51155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25084                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1304108                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.517387                       # Inst execution rate
system.cpu.iew.exec_refs                      2412703                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     395568                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  131764                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2048402                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1407                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               417613                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20367940                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2017135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32863                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19865930                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    406                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 16674                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  21297                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17289                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           111432                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       105057                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        35505                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            175                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18123                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6961                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27682215                       # num instructions consuming a value
system.cpu.iew.wb_count                      19843391                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557779                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15440571                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.513397                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19853690                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18758385                       # number of integer regfile reads
system.cpu.int_regfile_writes                10909033                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.770563                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.770563                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             56335      0.28%      0.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12085439     60.73%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1902      0.01%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273202      1.37%     62.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              952650      4.79%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 332      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1310      0.01%     67.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               212446      1.07%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3029      0.02%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              526027      2.64%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  24      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                562      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1574816      7.91%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          419265      2.11%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          209420      1.05%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1159937      5.83%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               547323      2.75%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392841      1.97%     92.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1476879      7.42%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5056      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19898795                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8000974                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16001776                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7998821                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8030616                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       75239                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003781                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73026     97.06%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     72      0.10%     97.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.01%     97.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   27      0.04%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1152      1.53%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   787      1.05%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               124      0.16%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11916725                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29473383                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11844570                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13275154                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20367325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19898795                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 615                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          937690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5565                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            380                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1964753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5596767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.555409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.073617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              340298      6.08%      6.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              513997      9.18%     15.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1164823     20.81%     36.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1098400     19.63%     55.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542706      9.70%     65.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              706779     12.63%     78.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              720227     12.87%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              342425      6.12%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              167112      2.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5596767                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.523206                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1408676                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           259                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              7354                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2297                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2048402                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              417613                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6219588                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    180                       # number of misc regfile writes
system.cpu.numCycles                          5647922                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      5647921000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  169097                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23104833                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1401649                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1250390                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1464                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1811                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47960735                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20533669                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24621567                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2304681                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  51220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  21297                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1846759                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1516572                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13585152                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20227686                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4543                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                327                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4956991                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            292                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24597317                       # The number of ROB reads
system.cpu.rob.rob_writes                    40870643                       # The number of ROB writes
system.cpu.timesIdled                            1274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          189                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           189                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76374.797283                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76374.797283                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    517286502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    517286502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         6773                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           6773                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         3429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109574.031891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109574.031891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90498.839907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90498.839907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.256051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.256051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.251385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.251385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          862                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          862                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          8708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108678.058252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108678.058252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88685.375801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88685.375801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              3558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3558                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    559692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     559692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.591410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.591410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            5150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5150                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    456641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    456641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.591295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.591295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         5149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5149                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         3177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94381.619938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94381.619938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88048.218029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88048.218029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    121186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    121186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.404155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.404155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     83998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     83998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.300283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          954                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         3155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3155                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8247                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             3429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11885                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15314                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109574.031891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105824.992229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106275.164114                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90498.839907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88585.777486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88822.541278                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 2551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5451                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8002                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     96206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    680878000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        777084000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.256051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.541355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.477472                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6434                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7312                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     78010000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    540639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    618649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.251385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.513504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.454813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6965                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            3429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11885                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15314                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 109574.031891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105824.992229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106275.164114                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90498.839907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88585.777486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76374.797283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82685.653079                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                2551                       # number of overall hits
system.l2.overall_hits::.cpu.data                5451                       # number of overall hits
system.l2.overall_hits::total                    8002                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     96206000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    680878000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       777084000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.256051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.541355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.477472                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               878                       # number of overall misses
system.l2.overall_misses::.cpu.data              6434                       # number of overall misses
system.l2.overall_misses::total                  7312                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                347                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     78010000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    540639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    517286502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1135935502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.251385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.513504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         6773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13738                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            14217                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   11                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               14238                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   386                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           9841                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1719                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.551553                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   248545                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      63.573177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       187.077322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1936.302509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1811.157562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.472730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.442177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976101                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1370                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2726                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.334473                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.665527                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13937                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    248545                       # Number of tag accesses
system.l2.tags.tagsinuse                  3998.110571                       # Cycle average of tags in use
system.l2.tags.total_refs                       35561                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       783                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                4641                       # number of writebacks
system.l2.writebacks::total                      4641                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     307331.77                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41464.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      4641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22714.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       155.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        52.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      9767842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9767842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           9767842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69156775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     76726286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155650902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52589971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9767842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69156775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     76726286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208240873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52589971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52589971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.543164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.052957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.246184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          335     10.29%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          979     30.08%     40.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          396     12.17%     52.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          961     29.52%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          110      3.38%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      2.33%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           97      2.98%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           60      1.84%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          241      7.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3255                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 878464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  879104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  295552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               297024                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        55168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          55168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         390592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       433344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             879104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       297024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          297024                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         6771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39101.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37249.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45503.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        55168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       390208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       433088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 9767842.007705135271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69088785.059139460325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 76680959.241462469101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33705752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227333261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    308106128                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         4641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  27551155.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       295552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 52329343.841742828488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 127864911250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               32645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4415                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         6771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4641                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              142                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001278632750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.358779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.449723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.204327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           241     91.98%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      7.25%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    6562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     13736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13736                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       13736                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.30                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    11297                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   68630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    5647836000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               569145141                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    311782641                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.625954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.590813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.113043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     26.34%     26.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.76%     27.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              165     62.98%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      4.96%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      4.20%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.38%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     4641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4641                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       4641                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                81.66                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    3790                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            281314380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 11538240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1532402250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.667324                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     21828000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     167700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    603853250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1026884250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     467204270                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3360451230                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             15240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  6125130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       394309440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                50501220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         396442800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        179183580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2878560780                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4991036480                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               11468340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            322543620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 11716740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1585200780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            521.383850                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     20404000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     175760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    361324000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1063682251                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     550348764                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3476401985                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             15012960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  6227595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       408481440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                47502420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         415496640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        119875500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2944734795                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           4895136236                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               12637620                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41984702                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71546098                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13736                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23123                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4641                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4746                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5149                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8587                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        34631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 44662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       422528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1288448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1710976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5647921000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           52190000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10288998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35658996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    297024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35200                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136346                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34533     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    667      1.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35200                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            645                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           19886                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3173                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7814                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3177                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
