<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegAllocGreedy.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegAllocGreedy.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegAllocGreedy_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RegAllocGreedy.cpp - greedy register allocator ---------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the RAGreedy function pass for register allocation in</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// optimized builds.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AllocationOrder_8h.html">AllocationOrder.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InterferenceCache_8h.html">InterferenceCache.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveDebugVariables_8h.html">LiveDebugVariables.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegAllocBase_8h.html">RegAllocBase.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SpillPlacement_8h.html">SpillPlacement.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Spiller_8h.html">Spiller.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SplitKit_8h.html">SplitKit.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MapVector_8h.html">llvm/ADT/MapVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SetVector_8h.html">llvm/ADT/SetVector.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallPtrSet_8h.html">llvm/ADT/SmallPtrSet.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="OptimizationRemarkEmitter_8h.html">llvm/Analysis/OptimizationRemarkEmitter.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CalcSpillWeights_8h.html">llvm/CodeGen/CalcSpillWeights.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EdgeBundles_8h.html">llvm/CodeGen/EdgeBundles.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervalUnion_8h.html">llvm/CodeGen/LiveIntervalUnion.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRangeEdit_8h.html">llvm/CodeGen/LiveRangeEdit.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveStacks_8h.html">llvm/CodeGen/LiveStacks.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBlockFrequencyInfo_8h.html">llvm/CodeGen/MachineBlockFrequencyInfo.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOptimizationRemarkEmitter_8h.html">llvm/CodeGen/MachineOptimizationRemarkEmitter.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegAllocRegistry_8h.html">llvm/CodeGen/RegAllocRegistry.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BlockFrequency_8h.html">llvm/Support/BlockFrequency.h</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BranchProbability_8h.html">llvm/Support/BranchProbability.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Timer_8h.html">llvm/Support/Timer.h</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="RegAllocGreedy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   82</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumGlobalSplits, <span class="stringliteral">&quot;Number of split global live ranges&quot;</span>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumLocalSplits,  <span class="stringliteral">&quot;Number of split local live ranges&quot;</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumEvicted,      <span class="stringliteral">&quot;Number of interferences evicted&quot;</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;SplitEditor::ComplementSpillMode&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#a8e4482a80f8961a2c38e3e8965f8d778">SplitSpillMode</a>(</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="stringliteral">&quot;split-spill-mode&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Spill mode for splitting live ranges&quot;</span>),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a8fa743aa76b6902028f8a643dfb87171">cl::values</a>(<a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7a5cd5c6b9f5402366a8e7a28a55925720">SplitEditor::SM_Partition</a>, <span class="stringliteral">&quot;default&quot;</span>, <span class="stringliteral">&quot;Default&quot;</span>),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;               <a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7ade36d2a249a7f767c968e8667190bc11">SplitEditor::SM_Size</a>, <span class="stringliteral">&quot;size&quot;</span>, <span class="stringliteral">&quot;Optimize for size&quot;</span>),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;               <a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7a7bfb05c8742572ff98fd4f226bb0aede">SplitEditor::SM_Speed</a>, <span class="stringliteral">&quot;speed&quot;</span>, <span class="stringliteral">&quot;Optimize for speed&quot;</span>)),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<a class="code" href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7a7bfb05c8742572ff98fd4f226bb0aede">SplitEditor::SM_Speed</a>));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<a class="code" href="RegAllocGreedy_8cpp.html#aef2351da7506689fbca03a6ea2cf11de">LastChanceRecoloringMaxDepth</a>(<span class="stringliteral">&quot;lcr-max-depth&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                             <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Last chance recoloring max depth&quot;</span>),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                             <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(5));</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#a009ddf86af210ec83ea172bca6c75001">LastChanceRecoloringMaxInterference</a>(</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="stringliteral">&quot;lcr-max-interf&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Last chance recoloring maximum number of considered&quot;</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;             <span class="stringliteral">&quot; interference at a time&quot;</span>),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(8));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#a94edde32a7f9f43070bfd9248d4e82c6">ExhaustiveSearch</a>(</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="stringliteral">&quot;exhaustive-register-search&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab0998c7fe61b171f56085f5e70c42b0c">cl::NotHidden</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Exhaustive Search for registers bypassing the depth &quot;</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;             <span class="stringliteral">&quot;and interference cutoffs of last chance recoloring&quot;</span>),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#aecb00c100b628d303422bd5c8bd2188a">EnableLocalReassignment</a>(</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="stringliteral">&quot;enable-local-reassign&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Local reassignment can yield better allocation decisions, but &quot;</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;             <span class="stringliteral">&quot;may be compile time intensive&quot;</span>),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#a9cff73946bef9e74df9c4ae19f065144">EnableDeferredSpilling</a>(</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="stringliteral">&quot;enable-deferred-spilling&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Instead of spilling a variable right away, defer the actual &quot;</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;             <span class="stringliteral">&quot;code insertion to the end of the allocation. That way the &quot;</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;             <span class="stringliteral">&quot;allocator might still find a suitable coloring for this &quot;</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;             <span class="stringliteral">&quot;variable because of other evicted variables.&quot;</span>),</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="RegAllocGreedy_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a>(<span class="stringliteral">&quot;huge-size-for-split&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                     <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;A threshold of live range size which may cause &quot;</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                              <span class="stringliteral">&quot;high compile time cost in global splitting.&quot;</span>),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                     <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(5000));</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// FIXME: Find a good default for this flag and remove the flag.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="RegAllocGreedy_8cpp.html#a5e8e2e3e2d10cf57797626584ae01d51">CSRFirstTimeCost</a>(<span class="stringliteral">&quot;regalloc-csr-first-time-cost&quot;</span>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;              <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Cost for first time use of callee-saved register.&quot;</span>),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;              <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RegAllocGreedy_8cpp.html#adc30fdf46d2a7474b8ef3c3f2bacbef0">ConsiderLocalIntervalCost</a>(</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="stringliteral">&quot;consider-local-interval-cost&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Consider the cost of local intervals created by a split &quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;             <span class="stringliteral">&quot;candidate when choosing the best split candidate.&quot;</span>),</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1RegisterRegAlloc.html">RegisterRegAlloc</a> <a class="code" href="RegAllocGreedy_8cpp.html#a7fd4aa349601dc5d1be6a846cd0626b2">greedyRegAlloc</a>(<span class="stringliteral">&quot;greedy&quot;</span>, <span class="stringliteral">&quot;greedy register allocator&quot;</span>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                       <a class="code" href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">createGreedyRegisterAllocator</a>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">class </span>RAGreedy : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                 <span class="keyword">public</span> <a class="code" href="classllvm_1_1RegAllocBase.html">RegAllocBase</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                 <span class="keyword">private</span> <a class="code" href="classllvm_1_1LiveRangeEdit_1_1Delegate.html">LiveRangeEdit::Delegate</a> {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Convenient shortcuts.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">using</span> PQueue = std::priority_queue&lt;std::pair&lt;unsigned, unsigned&gt;&gt;;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">using</span> SmallLISet = <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;LiveInterval *, 4&gt;</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">using</span> SmallVirtRegSet = <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 16&gt;</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// context</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// Shortcuts to some useful interface.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> RCI;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// analyses</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a> *MBFI;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *DomTree;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code" href="HexagonHardwareLoops_8cpp.html#ada7c1594a393ede3ce32602d64d7ddb2">Loops</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> *ORE;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1EdgeBundles.html">EdgeBundles</a> *Bundles;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classllvm_1_1SpillPlacement.html">SpillPlacement</a> *SpillPlacer;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> *DebugVars;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// state</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  std::unique_ptr&lt;Spiller&gt; SpillerInstance;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  PQueue Queue;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">unsigned</span> NextCascade;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Live ranges pass through a number of stages as we try to allocate them.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// Some of the stages may also create new live ranges:</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// - Region splitting.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// - Per-block splitting.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// - Local splitting.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">// - Spilling.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// Ranges produced by one of the stages skip the previous stages when they are</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// dequeued. This improves performance because we can skip interference checks</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// that are unlikely to give any results. It also guarantees that the live</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// range splitting algorithm terminates, something that is otherwise hard to</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// ensure.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">enum</span> LiveRangeStage {<span class="comment"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">    /// Newly created live range that has never been queued.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>    RS_New,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    /// Only attempt assignment and eviction. Then requeue as RS_Split.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span>    RS_Assign,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    /// Attempt live range splitting if assignment is impossible.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>    RS_Split,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// Attempt more aggressive live range splitting that is guaranteed to make</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// progress.  This is used for split products that may not be making</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /// progress.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span>    RS_Split2,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">    /// Live range will be spilled.  No more splitting will be attempted.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>    RS_Spill,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">    /// Live range is in memory. Because of other evictions, it might get moved</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    /// in a register in the end.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>    RS_Memory,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    /// There is nothing more we can do to this live range.  Abort compilation</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// if it can&#39;t be assigned.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>    RS_Done</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  };</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// Enum CutOffStage to keep a track whether the register allocation failed</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// because of the cutoffs encountered in last chance recoloring.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// Note: This is used as bitmask. New value should be next power of 2.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">enum</span> CutOffStage {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// No cutoffs encountered</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    CO_None = 0,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// lcr-max-depth cutoff encountered</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    CO_Depth = 1,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// lcr-max-interf cutoff encountered</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    CO_Interf = 2</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  };</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  uint8_t CutOffInfo;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> StageName[];</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// RegInfo - Keep additional information about each live range.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">struct </span>RegInfo {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    LiveRangeStage Stage = RS_New;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">// Cascade - Eviction loop prevention. See canEvictInterference().</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">unsigned</span> Cascade = 0;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    RegInfo() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  };</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;RegInfo, VirtReg2IndexFunctor&gt;</a> ExtraRegInfo;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  LiveRangeStage getStage(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Stage;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">void</span> setStage(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, LiveRangeStage Stage) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Stage = Stage;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> Iterator&gt;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> setStage(Iterator Begin, Iterator End, LiveRangeStage NewStage) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">for</span> (;Begin != End; ++Begin) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = *Begin;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">if</span> (ExtraRegInfo[Reg].Stage == RS_New)</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        ExtraRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].Stage = NewStage;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// Cost of evicting interference.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>EvictionCost {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordtype">unsigned</span> BrokenHints = 0; <span class="comment">///&lt; Total number of broken hints.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>    <span class="keywordtype">float</span> MaxWeight = 0;      <span class="comment">///&lt; Maximum spill weight evicted.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    EvictionCost() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">bool</span> isMax()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> BrokenHints == ~0u; }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordtype">void</span> setMax() { BrokenHints = ~0u; }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordtype">void</span> setBrokenHints(<span class="keywordtype">unsigned</span> NHints) { BrokenHints = NHints; }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keyword">const</span> EvictionCost &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">return</span> std::tie(BrokenHints, MaxWeight) &lt;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;             std::tie(O.BrokenHints, O.MaxWeight);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  };</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// EvictionTrack - Keeps track of past evictions in order to optimize region</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// split decision.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>  <span class="keyword">class </span>EvictionTrack {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">using</span> EvictorInfo =</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        std::pair&lt;<span class="keywordtype">unsigned</span> <span class="comment">/* evictor */</span>, <span class="keywordtype">unsigned</span> <span class="comment">/* physreg */</span>&gt;;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">using</span> EvicteeInfo = <a class="code" href="classllvm_1_1DenseMap.html">llvm::DenseMap</a>&lt;<span class="keywordtype">unsigned</span> <span class="comment">/* evictee */</span>, EvictorInfo&gt;;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    /// Each Vreg that has been evicted in the last stage of selectOrSplit will</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">    /// be mapped to the evictor Vreg and the PhysReg it was evicted from.</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>    EvicteeInfo Evictees;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">    /// Clear all eviction information.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a>() { Evictees.clear(); }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    ///  Clear eviction information for the given evictee Vreg.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">    /// E.g. when Vreg get&#39;s a new allocation, the old eviction info is no</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">    /// longer relevant.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">    /// \param Evictee The evictee Vreg for whom we want to clear collected</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">    /// eviction info.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> clearEvicteeInfo(<span class="keywordtype">unsigned</span> Evictee) { Evictees.erase(Evictee); }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">    /// Track new eviction.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">    /// The Evictor vreg has evicted the Evictee vreg from Physreg.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">    /// \param PhysReg The physical register Evictee was evicted from.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    /// \param Evictor The evictor Vreg that evicted Evictee.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">    /// \param Evictee The evictee Vreg.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> addEviction(<span class="keywordtype">unsigned</span> PhysReg, <span class="keywordtype">unsigned</span> Evictor, <span class="keywordtype">unsigned</span> Evictee) {</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      Evictees[Evictee].first = Evictor;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      Evictees[Evictee].second = PhysReg;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    /// Return the Evictor Vreg which evicted Evictee Vreg from PhysReg.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">    /// \param Evictee The evictee vreg.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">    /// \return The Evictor vreg which evicted Evictee vreg from PhysReg. 0 if</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">    /// nobody has evicted Evictee from PhysReg.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>    EvictorInfo getEvictor(<span class="keywordtype">unsigned</span> Evictee) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (Evictees.count(Evictee)) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">return</span> Evictees[Evictee];</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">return</span> EvictorInfo(0, 0);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    }</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  };</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Keeps track of past evictions in order to optimize region split decision.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  EvictionTrack LastEvicted;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// splitting state.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  std::unique_ptr&lt;SplitAnalysis&gt; SA;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  std::unique_ptr&lt;SplitEditor&gt; SE;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// Cached per-block interference maps</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1InterferenceCache.html">InterferenceCache</a> IntfCache;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// All basic blocks where the current register has uses.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SpillPlacement::BlockConstraint, 8&gt;</a> SplitConstraints;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// Global live range splitting candidate info.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>GlobalSplitCandidate {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">// Register intended for assignment, or 0.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">// SplitKit interval index for this candidate.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordtype">unsigned</span> IntvIdx;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// Interference for PhysReg.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html">InterferenceCache::Cursor</a> Intf;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// Bundles where this candidate should be live.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> LiveBundles;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> ActiveBlocks;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordtype">void</span> reset(<a class="code" href="classllvm_1_1InterferenceCache.html">InterferenceCache</a> &amp;Cache, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      PhysReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      IntvIdx = 0;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a04d65cd676f91684c4babb8388e752f7">setPhysReg</a>(Cache, Reg);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      LiveBundles.<a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">clear</a>();</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      ActiveBlocks.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// Set B[i] = C for every live bundle where B[i] was NoCand.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordtype">unsigned</span> getBundles(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">unsigned</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i : LiveBundles.<a class="code" href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">set_bits</a>())</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordflow">if</span> (B[i] == <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;          B[i] = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;          Count++;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  };</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// Candidate info for each PhysReg in AllocationOrder.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// This vector never shrinks, but grows to the size of the largest register</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// class.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;GlobalSplitCandidate, 32&gt;</a> GlobalCand;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  enum : <span class="keywordtype">unsigned</span> { <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> = ~0u };</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  /// Candidate map. Each edge bundle is assigned to a GlobalCand entry, or to</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  /// NoCand which indicates the stack interval.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 32&gt;</a> BundleCand;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// Callee-save register cost, calculated once per machine function.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> CSRCost;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  /// Run or not the local reassignment heuristic. This information is</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// obtained from the TargetSubtargetInfo.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> EnableLocalReassign;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// Enable or not the consideration of the cost of local intervals created</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// by a split candidate when choosing the best split candidate.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> EnableAdvancedRASplitCost;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// Set of broken hints that may be reconciled later because of eviction.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallSetVector.html">SmallSetVector&lt;LiveInterval *, 8&gt;</a> SetOfBrokenHints;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  RAGreedy();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  /// Return the pass name.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;Greedy Register Allocator&quot;</span>; }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// RAGreedy analysis usage.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">void</span> releaseMemory() <span class="keyword">override</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1Spiller.html">Spiller</a> &amp;spiller()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> *SpillerInstance; }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">void</span> enqueue(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI) <span class="keyword">override</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *dequeue() <span class="keyword">override</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordtype">unsigned</span> selectOrSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;) <span class="keyword">override</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordtype">void</span> aboutToRemoveInterval(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;) <span class="keyword">override</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// Perform register allocation.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) <span class="keyword">override</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a> getRequiredProperties()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">set</a>(</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c">MachineFunctionProperties::Property::NoPHIs</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">unsigned</span> selectOrSplitImpl(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;,</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                             SmallVirtRegSet &amp;, <span class="keywordtype">unsigned</span> = 0);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">bool</span> LRE_CanEraseVirtReg(<span class="keywordtype">unsigned</span>) <span class="keyword">override</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordtype">void</span> LRE_WillShrinkVirtReg(<span class="keywordtype">unsigned</span>) <span class="keyword">override</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordtype">void</span> LRE_DidCloneVirtReg(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>) <span class="keyword">override</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">void</span> enqueue(PQueue &amp;CurQueue, <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *dequeue(PQueue &amp;CurQueue);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> calcSpillCost();</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordtype">bool</span> addSplitConstraints(<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html">InterferenceCache::Cursor</a>, <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a>&amp;);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">bool</span> addThroughConstraints(<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html">InterferenceCache::Cursor</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">bool</span> growRegion(GlobalSplitCandidate &amp;Cand);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordtype">bool</span> splitCanCauseEvictionChain(<span class="keywordtype">unsigned</span> Evictee, GlobalSplitCandidate &amp;Cand,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                  <span class="keywordtype">unsigned</span> BBNumber,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordtype">bool</span> splitCanCauseLocalSpill(<span class="keywordtype">unsigned</span> VirtRegToSplit,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                               GlobalSplitCandidate &amp;Cand, <span class="keywordtype">unsigned</span> BBNumber,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> calcGlobalSplitCost(GlobalSplitCandidate &amp;,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                                     <span class="keywordtype">bool</span> *CanCauseEvictionChain);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> calcCompactRegion(GlobalSplitCandidate&amp;);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">void</span> splitAroundRegion(<a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a>&amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">void</span> calcGapWeights(<span class="keywordtype">unsigned</span>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;float&gt;</a>&amp;);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">unsigned</span> canReassign(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PrevReg);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">bool</span> shouldEvict(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;A, <span class="keywordtype">bool</span>, <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;B, <span class="keywordtype">bool</span>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">bool</span> canEvictInterference(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <span class="keywordtype">unsigned</span>, <span class="keywordtype">bool</span>, EvictionCost&amp;,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                            <span class="keyword">const</span> SmallVirtRegSet&amp;);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">bool</span> canEvictInterferenceInRange(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                   <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                   EvictionCost &amp;MaxCost);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">unsigned</span> getCheapestEvicteeWeight(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End, <span class="keywordtype">float</span> *BestEvictWeight);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordtype">void</span> evictInterference(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">bool</span> mayRecolorAllInterferences(<span class="keywordtype">unsigned</span> PhysReg, <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                  SmallLISet &amp;RecoloringCandidates,</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                  <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordtype">unsigned</span> tryAssign(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                     <span class="keyword">const</span> SmallVirtRegSet&amp;);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordtype">unsigned</span> tryEvict(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                    <span class="keyword">const</span> SmallVirtRegSet&amp;);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordtype">unsigned</span> tryRegionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">unsigned</span> isSplitBenefitWorthCost(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg);<span class="comment"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  /// Calculate cost of region splitting.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> calculateRegionSplitCost(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                    <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                    <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> &amp;BestCost,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;NumCands, <span class="keywordtype">bool</span> IgnoreCSR,</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                    <span class="keywordtype">bool</span> *CanCauseEvictionChain = <span class="keyword">nullptr</span>);<span class="comment"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// Perform region splitting.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> doRegionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> BestCand,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                         <span class="keywordtype">bool</span> HasCompact,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs);<span class="comment"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// Check other options before using a callee-saved register for the first</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  /// time.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> tryAssignCSRFirstTime(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                 <span class="keywordtype">unsigned</span> PhysReg, <span class="keywordtype">unsigned</span> &amp;CostPerUseLimit,</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">void</span> initializeCSRCost();</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordtype">unsigned</span> tryBlockSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordtype">unsigned</span> tryInstructionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordtype">unsigned</span> tryLocalSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordtype">unsigned</span> trySplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>&amp;,</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                    <span class="keyword">const</span> SmallVirtRegSet&amp;);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordtype">unsigned</span> tryLastChanceRecoloring(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                   SmallVirtRegSet &amp;, <span class="keywordtype">unsigned</span>);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">bool</span> tryRecoloringCandidates(PQueue &amp;, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                               SmallVirtRegSet &amp;, <span class="keywordtype">unsigned</span>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordtype">void</span> tryHintRecoloring(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordtype">void</span> tryHintsRecoloring();</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  /// Model the information carried by one end of a copy.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>HintInfo {<span class="comment"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">    /// The frequency of the copy.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Freq;<span class="comment"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">    /// The virtual register or physical register.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;<span class="comment"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">    /// Its currently assigned register.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">    /// In case of a physical register Reg == PhysReg.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> PhysReg;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    HintInfo(<a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Freq, <span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> PhysReg)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        : Freq(Freq), Reg(Reg), PhysReg(PhysReg) {}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  };</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keyword">using</span> HintsInfo = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;HintInfo, 4&gt;</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> getBrokenHintFreq(<span class="keyword">const</span> HintsInfo &amp;, <span class="keywordtype">unsigned</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordtype">void</span> collectHintInfo(<span class="keywordtype">unsigned</span>, HintsInfo &amp;);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordtype">bool</span> isUnusedCalleeSavedReg(<span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">  /// Compute and report the number of spills and reloads for a loop.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> reportNumberOfSplillsReloads(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *L, <span class="keywordtype">unsigned</span> &amp;Reloads,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;FoldedReloads, <span class="keywordtype">unsigned</span> &amp;Spills,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;FoldedSpills);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">  /// Report the number of spills and reloads for each loop.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> reportNumberOfSplillsReloads() {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *L : *Loops) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordtype">unsigned</span> Reloads, FoldedReloads, Spills, FoldedSpills;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      reportNumberOfSplillsReloads(L, Reloads, FoldedReloads, Spills,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                   FoldedSpills);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;};</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">RAGreedy::ID</a> = 0;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm.html#a49f025daa41e4dd7e1c60bc89fbfd070">  561</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html#a49f025daa41e4dd7e1c60bc89fbfd070">llvm::RAGreedyID</a> = <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">RAGreedy::ID</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<a class="code" href="RegAllocGreedy_8cpp.html#a3432e3b6c401a63f0a4669eea84041cb">INITIALIZE_PASS_BEGIN</a>(RAGreedy, <span class="stringliteral">&quot;greedy&quot;</span>,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                <span class="stringliteral">&quot;Greedy Register Allocator&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a>)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>)</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>)</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(RegisterCoalescer)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(MachineScheduler)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveStacks.html">LiveStacks</a>)</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>)</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>)</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1EdgeBundles.html">EdgeBundles</a>)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1SpillPlacement.html">SpillPlacement</a>)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitterPass.html">MachineOptimizationRemarkEmitterPass</a>)</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="RegAllocGreedy_8cpp.html#af1353a17773a288b8267a56a787233df">  578</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(RAGreedy, &quot;<a class="code" href="RegAllocGreedy_8cpp.html#af1353a17773a288b8267a56a787233df">greedy</a>&quot;,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                &quot;Greedy <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="RegAllocGreedy_8cpp.html#aabaaca723bb6dc86cbaa2e81993a92f2">Allocator</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> RAGreedy::StageName[] = {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="stringliteral">&quot;RS_New&quot;</span>,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="stringliteral">&quot;RS_Assign&quot;</span>,</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="stringliteral">&quot;RS_Split&quot;</span>,</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="stringliteral">&quot;RS_Split2&quot;</span>,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="stringliteral">&quot;RS_Spill&quot;</span>,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="stringliteral">&quot;RS_Memory&quot;</span>,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="stringliteral">&quot;RS_Done&quot;</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;};</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// Hysteresis to use when comparing floats.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// This helps stabilize decisions based on float comparisons.</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="RegAllocGreedy_8cpp.html#a121070ba7388da52c72cbb1929ebd594">  595</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">float</span> <a class="code" href="RegAllocGreedy_8cpp.html#a121070ba7388da52c72cbb1929ebd594">Hysteresis</a> = (2007 / 2048.0f); <span class="comment">// 0.97998046875</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">  597</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a>* <a class="code" href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">llvm::createGreedyRegisterAllocator</a>() {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RAGreedy();</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;RAGreedy::RAGreedy(): <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">void</span> RAGreedy::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a>&gt;();</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a>&gt;();</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a>&gt;();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a>&gt;();</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1LiveStacks.html">LiveStacks</a>&gt;();</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1LiveStacks.html">LiveStacks</a>&gt;();</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&gt;();</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&gt;();</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>&gt;();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>&gt;();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1EdgeBundles.html">EdgeBundles</a>&gt;();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1SpillPlacement.html">SpillPlacement</a>&gt;();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitterPass.html">MachineOptimizationRemarkEmitterPass</a>&gt;();</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//                     LiveRangeEdit delegate methods</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keywordtype">bool</span> RAGreedy::LRE_CanEraseVirtReg(<span class="keywordtype">unsigned</span> VirtReg) {</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(VirtReg);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">if</span> (VRM-&gt;hasPhys(VirtReg)) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(LI);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    aboutToRemoveInterval(LI);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">// Unassigned virtreg is probably in the priority queue.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// RegAllocBase will erase it after dequeueing.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">// Nonetheless, clear the live-range so that the debug</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="comment">// dump will show the right state for that VirtReg.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  LI.<a class="code" href="classllvm_1_1LiveRange.html#aa1555194b9f176612b04fbd38f49b40d">clear</a>();</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="keywordtype">void</span> RAGreedy::LRE_WillShrinkVirtReg(<span class="keywordtype">unsigned</span> VirtReg) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">if</span> (!VRM-&gt;hasPhys(VirtReg))</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">// Register is assigned, put it back on the queue for reassignment.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(VirtReg);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(LI);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  enqueue(&amp;LI);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;}</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="keywordtype">void</span> RAGreedy::LRE_DidCloneVirtReg(<span class="keywordtype">unsigned</span> New, <span class="keywordtype">unsigned</span> Old) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="comment">// Cloning a register we haven&#39;t even heard about yet?  Just ignore it.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">if</span> (!ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(Old))</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">// LRE may clone a virtual register because dead code elimination causes it to</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// be split into connected components. The new components are much smaller</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// than the original, so they should get a new chance at being assigned.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">// same stage as the parent.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  ExtraRegInfo[Old].Stage = RS_Assign;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">grow</a>(New);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  ExtraRegInfo[New] = ExtraRegInfo[Old];</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="keywordtype">void</span> RAGreedy::releaseMemory() {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  SpillerInstance.reset();</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  GlobalCand.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;}</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="keywordtype">void</span> RAGreedy::enqueue(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI) { enqueue(Queue, LI); }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keywordtype">void</span> RAGreedy::enqueue(PQueue &amp;CurQueue, <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// Prioritize live ranges by size, assigning larger ranges first.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// The queue holds (size, reg) pairs.</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = LI-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a5d81038ff196d7a9495ff9f7266d667c">getSize</a>();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg = LI-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;         <span class="stringliteral">&quot;Can only enqueue virtual registers&quot;</span>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordtype">unsigned</span> Prio;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">grow</a>(Reg);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">if</span> (ExtraRegInfo[Reg].Stage == RS_New)</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    ExtraRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].Stage = RS_Assign;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">if</span> (ExtraRegInfo[Reg].Stage == RS_Split) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">// Unsplit ranges that couldn&#39;t be allocated immediately are deferred until</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">// everything else has been allocated.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    Prio = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ExtraRegInfo[Reg].Stage == RS_Memory) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// Memory operand should be considered last.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// Change the priority such that Memory operand are assigned in</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// the reverse order that they came in.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">// TODO: Make this a member variable and probably do something about hints.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> MemOp = 0;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    Prio = MemOp++;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">// Giant live ranges fall back to the global assignment heuristic, which</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">// prevents excessive spilling in pathological cases.</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordtype">bool</span> ReverseLocal = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">reverseLocalAssignment</a>();</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordtype">bool</span> ForceGlobal = !ReverseLocal &amp;&amp;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      (Size / <a class="code" href="classllvm_1_1SlotIndex.html#ab392ca53d3a327c45d7ed21f8fab9f4ca0d0c291488b64cffb191fda8a4e90ef0">SlotIndex::InstrDist</a>) &gt; (2 * RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>());</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">if</span> (ExtraRegInfo[Reg].Stage == RS_Assign &amp;&amp; !ForceGlobal &amp;&amp; !LI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>() &amp;&amp;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        LIS-&gt;intervalIsInOneMBB(*LI)) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="comment">// Allocate original local ranges in linear instruction order. Since they</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="comment">// are singly defined, this produces optimal coloring in the absence of</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="comment">// global interference and other constraints.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">if</span> (!ReverseLocal)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        Prio = LI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">beginIndex</a>().<a class="code" href="classllvm_1_1SlotIndex.html#acfe3485d66594a9138765d0a5b1067c4">getInstrDistance</a>(Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a08d65216af6fc79fe34347db3b9d8e75">getLastIndex</a>());</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="comment">// Allocating bottom up may allow many short LRGs to be assigned first</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="comment">// to one of the cheap registers. This could be much faster for very</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <span class="comment">// large blocks on targets with many physical registers.</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        Prio = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae87b945bbb68117e870cfca419e4c845">getZeroIndex</a>().<a class="code" href="classllvm_1_1SlotIndex.html#acfe3485d66594a9138765d0a5b1067c4">getInstrDistance</a>(LI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#aa1bc5510e870a77ebe055b1524d9fd26">endIndex</a>());</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      Prio |= RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a> &lt;&lt; 24;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">// Allocate global and split ranges in long-&gt;short order. Long ranges that</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="comment">// don&#39;t fit should be spilled (or split) ASAP so they don&#39;t create</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      <span class="comment">// interference.  Mark a bit to prioritize global above local ranges.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      Prio = (1u &lt;&lt; 29) + Size;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="comment">// Mark a higher bit to prioritize global and local above RS_Split.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    Prio |= (1u &lt;&lt; 31);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">// Boost ranges that have a physical register hint.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">if</span> (VRM-&gt;hasKnownPreference(Reg))</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      Prio |= (1u &lt;&lt; 30);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// The virtual register number is a tie breaker for same-sized ranges.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// Give lower vreg numbers higher priority to assign them first.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  CurQueue.push(std::make_pair(Prio, ~Reg));</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *RAGreedy::dequeue() { <span class="keywordflow">return</span> dequeue(Queue); }</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *RAGreedy::dequeue(PQueue &amp;CurQueue) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">if</span> (CurQueue.empty())</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI = &amp;LIS-&gt;getInterval(~CurQueue.top().second);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  CurQueue.pop();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">return</span> LI;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;}</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">//                            Direct Assignment</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/// tryAssign - Try to assign VirtReg to an available register.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryAssign(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                             <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs,</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                             <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordtype">unsigned</span> PhysReg;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">while</span> ((PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>()))</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkInterference(VirtReg, PhysReg))</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">if</span> (!PhysReg || Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a05ed74db9aaf7e001cf35aa33a07a356">isHint</a>())</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">// PhysReg is available, but there may be a better choice.</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">// If we missed a simple hint, try to cheaply evict interference from the</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// preferred register.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Hint = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getSimpleHint(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">if</span> (Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a05ed74db9aaf7e001cf35aa33a07a356">isHint</a>(Hint)) {</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;missed hint &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Hint, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      EvictionCost MaxCost;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      MaxCost.setBrokenHints(1);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="keywordflow">if</span> (canEvictInterference(VirtReg, Hint, <span class="keyword">true</span>, MaxCost, FixedRegisters)) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        evictInterference(VirtReg, Hint, NewVRegs);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <span class="keywordflow">return</span> Hint;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      }</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="comment">// Record the missed hint, we may be able to recover</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="comment">// at the end if the surrounding allocation changed.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      SetOfBrokenHints.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;VirtReg);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="comment">// Try to evict interference from a cheaper alternative.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordtype">unsigned</span> Cost = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(PhysReg);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="comment">// Most registers have 0 additional cost.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">if</span> (!Cost)</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot; is available at cost &quot;</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                    &lt;&lt; Cost &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordtype">unsigned</span> CheapReg = tryEvict(VirtReg, Order, NewVRegs, Cost, FixedRegisters);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">return</span> CheapReg ? CheapReg : PhysReg;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;}</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//                         Interference eviction</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::canReassign(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PrevReg) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> Order(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, *VRM, RegClassInfo, <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordtype">unsigned</span> PhysReg;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">while</span> ((PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>())) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">if</span> (PhysReg == PrevReg)</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">for</span> (; Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="comment">// Instantiate a &quot;subquery&quot;, not to be confused with the Queries array.</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> subQ(VirtReg, <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;getLiveUnions()[*Units]);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">if</span> (subQ.checkInterference())</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    }</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">// If no units have interference, break out with the current PhysReg.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">if</span> (!Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>())</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  }</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">if</span> (PhysReg)</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;can reassign: &quot;</span> &lt;&lt; VirtReg &lt;&lt; <span class="stringliteral">&quot; from &quot;</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PrevReg, TRI) &lt;&lt; <span class="stringliteral">&quot; to &quot;</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;}</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/// shouldEvict - determine if A should evict the assigned live range B. The</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/// eviction policy defined by this function together with the allocation order</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/// defined by enqueue() decides which registers ultimately end up being split</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/// and spilled.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/// Cascade numbers are used to prevent infinite loops if this function is a</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/// cyclic relation.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/// @param A          The live range to be assigned.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/// @param IsHint     True when A is about to be assigned to its preferred</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">///                   register.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/// @param B          The live range to be evicted.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/// @param BreaksHint True when B is already assigned to its preferred register.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::shouldEvict(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;A, <span class="keywordtype">bool</span> IsHint,</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                           <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;B, <span class="keywordtype">bool</span> BreaksHint) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordtype">bool</span> CanSplit = getStage(B) &lt; RS_Spill;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="comment">// Be fairly aggressive about following hints as long as the evictee can be</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="comment">// split.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">if</span> (CanSplit &amp;&amp; IsHint &amp;&amp; !BreaksHint)</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">if</span> (A.<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a> &gt; B.<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a>) {</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;should evict: &quot;</span> &lt;&lt; B &lt;&lt; <span class="stringliteral">&quot; w= &quot;</span> &lt;&lt; B.<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/// canEvictInterference - Return true if all interferences between VirtReg and</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/// PhysReg can be evicted.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/// @param VirtReg Live range that is about to be assigned.</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/// @param PhysReg Desired register for assignment.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/// @param IsHint  True when PhysReg is VirtReg&#39;s preferred register.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/// @param MaxCost Only look for cheaper candidates and update with new cost</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">///                when returning true.</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/// @returns True when interference can be evicted cheaper than MaxCost.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::canEvictInterference(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                    <span class="keywordtype">bool</span> IsHint, EvictionCost &amp;MaxCost,</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                    <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters) {</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="comment">// It is only possible to evict virtual register interference.</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkInterference(VirtReg, PhysReg) &gt; <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">LiveRegMatrix::IK_VirtReg</a>)</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordtype">bool</span> IsLocal = LIS-&gt;intervalIsInOneMBB(VirtReg);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">// Find VirtReg&#39;s cascade number. This will be unassigned if VirtReg was never</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="comment">// involved in an eviction before. If a cascade number was assigned, deny</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="comment">// evicting anything with the same or a newer cascade number. This prevents</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="comment">// infinite eviction loops.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">// This works out so a register without a cascade number is allowed to evict</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="comment">// anything, and it can be evicted by anything.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordtype">unsigned</span> Cascade = ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">if</span> (!Cascade)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    Cascade = NextCascade;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  EvictionCost Cost;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;Q = <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;query(VirtReg, *Units);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="comment">// If there is 10 or more interferences, chances are one is heavier.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a6f175b9d3af1912b28cefdc5821aa564">collectInterferingVRegs</a>(10) &gt;= 10)</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">// Check if any interfering live range is heavier than MaxWeight.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>().size(); i; --i) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *Intf = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>()[i - 1];</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;             <span class="stringliteral">&quot;Only expecting virtual register interference from query&quot;</span>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      <span class="comment">// Do not allow eviction of a virtual register if we are in the middle</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="comment">// of last-chance recoloring and this virtual register is one that we</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;      <span class="comment">// have scavenged a physical register for.</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <span class="keywordflow">if</span> (FixedRegisters.count(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      <span class="comment">// Never evict spill products. They cannot split or spill.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="keywordflow">if</span> (getStage(*Intf) == RS_Done)</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="comment">// Once a live range becomes small enough, it is urgent that we find a</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="comment">// register for it. This is indicated by an infinite spill weight. These</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <span class="comment">// urgent live ranges get to evict almost anything.</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <span class="comment">// Also allow urgent evictions of unspillable ranges from a strictly</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="comment">// larger allocation order.</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      <span class="keywordtype">bool</span> Urgent = !VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>() &amp;&amp;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        (Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>() ||</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;         RegClassInfo.getNumAllocatableRegs(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>)) &lt;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;         RegClassInfo.getNumAllocatableRegs(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>)));</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <span class="comment">// Only evict older cascades or live ranges without a cascade.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keywordtype">unsigned</span> IntfCascade = ExtraRegInfo[Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      <span class="keywordflow">if</span> (Cascade &lt;= IntfCascade) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        <span class="keywordflow">if</span> (!Urgent)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        <span class="comment">// We permit breaking cascades for urgent evictions. It should be the</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <span class="comment">// last resort, though, so make it really expensive.</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        Cost.BrokenHints += 10;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;      }</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      <span class="comment">// Would this break a satisfied hint?</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      <span class="keywordtype">bool</span> BreaksHint = VRM-&gt;hasPreferredPhys(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="comment">// Update eviction cost.</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      Cost.BrokenHints += BreaksHint;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      Cost.MaxWeight = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Cost.MaxWeight, Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a>);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      <span class="comment">// Abort if this would be too expensive.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      <span class="keywordflow">if</span> (!(Cost &lt; MaxCost))</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="keywordflow">if</span> (Urgent)</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="comment">// Apply the eviction policy for non-urgent evictions.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="keywordflow">if</span> (!shouldEvict(VirtReg, IsHint, *Intf, BreaksHint))</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="comment">// If !MaxCost.isMax(), then we&#39;re just looking for a cheap register.</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="comment">// Evicting another local live range in this case could lead to suboptimal</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      <span class="comment">// coloring.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      <span class="keywordflow">if</span> (!MaxCost.isMax() &amp;&amp; IsLocal &amp;&amp; LIS-&gt;intervalIsInOneMBB(*Intf) &amp;&amp;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          (!EnableLocalReassign || !canReassign(*Intf, PhysReg))) {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  MaxCost = Cost;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;}</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/// Return true if all interferences between VirtReg and PhysReg between</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/// Start and End can be evicted.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/// \param VirtReg Live range that is about to be assigned.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">/// \param PhysReg Desired register for assignment.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/// \param Start   Start of range to look for interferences.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/// \param End     End of range to look for interferences.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/// \param MaxCost Only look for cheaper candidates and update with new cost</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">///                when returning true.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/// \return True when interference can be evicted cheaper than MaxCost.</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::canEvictInterferenceInRange(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                           <span class="keywordtype">unsigned</span> PhysReg, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                           <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End,</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                           EvictionCost &amp;MaxCost) {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  EvictionCost Cost;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;Q = <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;query(VirtReg, *Units);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">// Check if any interfering live range is heavier than MaxWeight.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>().size(); i; --i) {</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *Intf = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>()[i - 1];</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      <span class="comment">// Check if interference overlast the segment in interest.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <span class="keywordflow">if</span> (!Intf-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a69ef19ea9e324373a8f6d2cadfd1dad3">overlaps</a>(Start, End))</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      <span class="comment">// Cannot evict non virtual reg interference.</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      <span class="comment">// Never evict spill products. They cannot split or spill.</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;      <span class="keywordflow">if</span> (getStage(*Intf) == RS_Done)</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      <span class="comment">// Would this break a satisfied hint?</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;      <span class="keywordtype">bool</span> BreaksHint = VRM-&gt;hasPreferredPhys(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      <span class="comment">// Update eviction cost.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      Cost.BrokenHints += BreaksHint;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      Cost.MaxWeight = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Cost.MaxWeight, Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <span class="comment">// Abort if this would be too expensive.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <span class="keywordflow">if</span> (!(Cost &lt; MaxCost))</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">if</span> (Cost.MaxWeight == 0)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  MaxCost = Cost;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;}</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">/// Return the physical register that will be best</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">/// candidate for eviction by a local split interval that will be created</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/// between Start and End.</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/// \param Order            The allocation order</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/// \param VirtReg          Live range that is about to be assigned.</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/// \param Start            Start of range to look for interferences</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/// \param End              End of range to look for interferences</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/// \param BestEvictweight  The eviction cost of that eviction</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/// \return The PhysReg which is the best candidate for eviction and the</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/// eviction cost in BestEvictweight</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::getCheapestEvicteeWeight(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                                            <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                                            <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End,</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                                            <span class="keywordtype">float</span> *BestEvictweight) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  EvictionCost BestEvictCost;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  BestEvictCost.setMax();</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  BestEvictCost.MaxWeight = VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordtype">unsigned</span> BestEvicteePhys = 0;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">// Go over all physical registers and find the best candidate for eviction</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> PhysReg : Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">getOrder</a>()) {</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">if</span> (!canEvictInterferenceInRange(VirtReg, PhysReg, Start, End,</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                     BestEvictCost))</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="comment">// Best so far.</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    BestEvicteePhys = PhysReg;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  }</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  *BestEvictweight = BestEvictCost.MaxWeight;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">return</span> BestEvicteePhys;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;}</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/// evictInterference - Evict any interferring registers that prevent VirtReg</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/// from being assigned to Physreg. This assumes that canEvictInterference</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/// returned true.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::evictInterference(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="comment">// Make sure that VirtReg has a cascade number, and assign that cascade</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="comment">// number to every evicted register. These live ranges than then only be</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="comment">// evicted by a newer cascade, preventing infinite loops.</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordtype">unsigned</span> Cascade = ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">if</span> (!Cascade)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    Cascade = ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade = NextCascade++;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;evicting &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI)</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; interference: Cascade &quot;</span> &lt;&lt; Cascade &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="comment">// Collect all interfering virtregs first.</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;LiveInterval*, 8&gt;</a> Intfs;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;Q = <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;query(VirtReg, *Units);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">// We usually have the interfering VRegs cached so collectInterferingVRegs()</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="comment">// should be fast, we may need to recalculate if when different physregs</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="comment">// overlap the same register unit so we had different SubRanges queried</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">// against it.</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a6f175b9d3af1912b28cefdc5821aa564">collectInterferingVRegs</a>();</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;LiveInterval*&gt;</a> IVR = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>();</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    Intfs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>(IVR.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(), IVR.<a class="code" href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">end</a>());</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">// Evict them second. This will invalidate the queries.</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Intfs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *Intf = Intfs[i];</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">// The same VirtReg may be present in multiple RegUnits. Skip duplicates.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">if</span> (!VRM-&gt;hasPhys(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    LastEvicted.addEviction(PhysReg, VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(*Intf);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ExtraRegInfo[Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade &lt; Cascade ||</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;            VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>() &lt; Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>()) &amp;&amp;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;           <span class="stringliteral">&quot;Cannot decrease cascade number, illegal eviction&quot;</span>);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    ExtraRegInfo[Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade = Cascade;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    ++NumEvicted;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  }</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/// Returns true if the given \p PhysReg is a callee saved register and has not</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/// been used for allocation yet.</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::isUnusedCalleeSavedReg(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordtype">unsigned</span> CSR = RegClassInfo.getLastCalleeSavedAlias(PhysReg);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">if</span> (CSR == 0)</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;isPhysRegUsed(PhysReg);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;}</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/// tryEvict - Try to evict all interferences for a physreg.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/// @param  VirtReg Currently unassigned virtual register.</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/// @param  Order   Physregs to try.</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/// @return         Physreg to assign VirtReg, or 0.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryEvict(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                            <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs,</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                            <span class="keywordtype">unsigned</span> CostPerUseLimit,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                            <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters) {</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(<span class="stringliteral">&quot;evict&quot;</span>, <span class="stringliteral">&quot;Evict&quot;</span>, TimerGroupName, TimerGroupDescription,</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                     <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="comment">// Keep track of the cheapest interference seen so far.</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  EvictionCost BestCost;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  BestCost.setMax();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordtype">unsigned</span> BestPhys = 0;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordtype">unsigned</span> OrderLimit = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">getOrder</a>().size();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">// When we are just looking for a reduced cost per use, don&#39;t break any</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="comment">// hints, and only evict smaller spill weights.</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">if</span> (CostPerUseLimit &lt; ~0u) {</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    BestCost.BrokenHints = 0;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    BestCost.MaxWeight = VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">weight</a>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="comment">// Check of any registers in RC are below CostPerUseLimit.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordtype">unsigned</span> MinCost = RegClassInfo.getMinCost(RC);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">if</span> (MinCost &gt;= CostPerUseLimit) {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RC) &lt;&lt; <span class="stringliteral">&quot; minimum cost = &quot;</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                        &lt;&lt; MinCost &lt;&lt; <span class="stringliteral">&quot;, no cheaper registers to be found.\n&quot;</span>);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    }</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="comment">// It is normal for register classes to have a long tail of registers with</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="comment">// the same cost. We don&#39;t need to look at them if they&#39;re too expensive.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">getOrder</a>().back()) &gt;= CostPerUseLimit) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      OrderLimit = RegClassInfo.getLastCostChange(RC);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Only trying the first &quot;</span> &lt;&lt; OrderLimit</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; regs.\n&quot;</span>);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    }</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  }</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a>();</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">while</span> (<span class="keywordtype">unsigned</span> PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>(OrderLimit)) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(PhysReg) &gt;= CostPerUseLimit)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="comment">// The first use of a callee-saved register in a function has cost 1.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="comment">// Don&#39;t start using a CSR when the CostPerUseLimit is low.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">if</span> (CostPerUseLimit == 1 &amp;&amp; isUnusedCalleeSavedReg(PhysReg)) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot; would clobber CSR &quot;</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                 &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(RegClassInfo.getLastCalleeSavedAlias(PhysReg), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    }</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">if</span> (!canEvictInterference(VirtReg, PhysReg, <span class="keyword">false</span>, BestCost,</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                              FixedRegisters))</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="comment">// Best so far.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    BestPhys = PhysReg;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="comment">// Stop if the hint can be used.</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">if</span> (Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a05ed74db9aaf7e001cf35aa33a07a356">isHint</a>())</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">if</span> (!BestPhys)</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  evictInterference(VirtReg, BestPhys, NewVRegs);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">return</span> BestPhys;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;}</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//                              Region Splitting</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/// addSplitConstraints - Fill out the SplitConstraints vector based on the</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/// interference pattern in Physreg and its aliases. Add the constraints to</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/// SpillPlacement and return the static cost of this split in Cost, assuming</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/// that all preferences in SplitConstraints are met.</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/// Return false if there are no bundles with positive bias.</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::addSplitConstraints(<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html">InterferenceCache::Cursor</a> Intf,</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                   <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> &amp;Cost) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SplitAnalysis::BlockInfo&gt;</a> UseBlocks = SA-&gt;getUseBlocks();</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="comment">// Reset interference dependent info.</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  SplitConstraints.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> StaticCost = 0;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = UseBlocks[i];</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html">SpillPlacement::BlockConstraint</a> &amp;BC = SplitConstraints[i];</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a> = BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>();</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a9983769d5d0bcab7fb0385864fc52621">moveToBlock</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> = BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a> ? <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c">SpillPlacement::PrefReg</a> : <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca49b6f21cf41c5b608cb5645bc70d36b8">SpillPlacement::DontCare</a>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">Exit</a> = (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a> &amp;&amp;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;               !LIS-&gt;getInstructionFromIndex(BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#abaae5e7f00635019260dd4d2506e2b58">LastInstr</a>)-&gt;isImplicitDef())</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                  ? <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c">SpillPlacement::PrefReg</a></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                  : <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca49b6f21cf41c5b608cb5645bc70d36b8">SpillPlacement::DontCare</a>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aa94bff6fdd53de69a5ca85f8ff69a37c">ChangesValue</a> = BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a2ef80e68e8ebc6f8e778d811cc48f67f">FirstDef</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>();</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">if</span> (!Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a898f7966b7db810dc1487ac6ca267fd2">hasInterference</a>())</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="comment">// Number of spill code instructions to insert.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = 0;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">// Interference for the live-in value.</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a>) {</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a00dd59b7037ee092a891c2ef1cd9e782">first</a>() &lt;= Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>)) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">SpillPlacement::MustSpill</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a00dd59b7037ee092a891c2ef1cd9e782">first</a>() &lt; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#afc1d576ff2321f8f3a604808be1b6f5b">FirstInstr</a>) {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">SpillPlacement::PrefSpill</a>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a00dd59b7037ee092a891c2ef1cd9e782">first</a>() &lt; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#abaae5e7f00635019260dd4d2506e2b58">LastInstr</a>) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      <span class="comment">// Abort if the spill cannot be inserted at the MBB&#39; start</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      <span class="keywordflow">if</span> (((BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> == <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">SpillPlacement::MustSpill</a>) ||</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;           (BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> == <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">SpillPlacement::PrefSpill</a>)) &amp;&amp;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;          <a class="code" href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">SlotIndex::isEarlierInstr</a>(BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#afc1d576ff2321f8f3a604808be1b6f5b">FirstInstr</a>,</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                                    SA-&gt;getFirstSplitPoint(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>)))</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="comment">// Interference for the live-out value.</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a>) {</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a0166e26fb57071dbbb9f99570865616b">last</a>() &gt;= SA-&gt;getLastSplitPoint(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>)) {</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">Exit</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">SpillPlacement::MustSpill</a>;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a0166e26fb57071dbbb9f99570865616b">last</a>() &gt; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#abaae5e7f00635019260dd4d2506e2b58">LastInstr</a>) {</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">Exit</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">SpillPlacement::PrefSpill</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a0166e26fb57071dbbb9f99570865616b">last</a>() &gt; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#afc1d576ff2321f8f3a604808be1b6f5b">FirstInstr</a>) {</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;        ++<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      }</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">// Accumulate the total frequency of inserted spill code.</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">while</span> (Ins--)</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      StaticCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  }</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  Cost = StaticCost;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="comment">// Add constraints for use-blocks. Note that these are the only constraints</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="comment">// that may add a positive bias, it is downhill from here.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a0d46b9b2cb2caf78e65bbd56644fc0f2">addConstraints</a>(SplitConstraints);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">return</span> SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a435b043e417bb3f4fc9ac0f6e0c6ebc8">scanActiveBundles</a>();</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/// addThroughConstraints - Add constraints and links to SpillPlacer from the</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/// live-through blocks in Blocks.</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::addThroughConstraints(<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html">InterferenceCache::Cursor</a> Intf,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Blocks) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> GroupSize = 8;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html">SpillPlacement::BlockConstraint</a> BCS[GroupSize];</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordtype">unsigned</span> TBS[GroupSize];</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordtype">unsigned</span> B = 0, <a class="code" href="classT.html">T</a> = 0;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Blocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a> = Blocks[i];</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a9983769d5d0bcab7fb0385864fc52621">moveToBlock</a>(Number);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">if</span> (!Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a898f7966b7db810dc1487ac6ca267fd2">hasInterference</a>()) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classT.html">T</a> &lt; GroupSize &amp;&amp; <span class="stringliteral">&quot;Array overflow&quot;</span>);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      TBS[<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>] = <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a>;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      <span class="keywordflow">if</span> (++<a class="code" href="classT.html">T</a> == GroupSize) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;        SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a80ed1a6b4e8e7a1eb342ac71a24e842b">addLinks</a>(<a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TBS, <a class="code" href="classT.html">T</a>));</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        <a class="code" href="classT.html">T</a> = 0;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      }</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    }</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(B &lt; GroupSize &amp;&amp; <span class="stringliteral">&quot;Array overflow&quot;</span>);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    BCS[<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>].<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a> = <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="comment">// Abort if the spill cannot be inserted at the MBB&#39; start</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a7b7667b9c90e0755a98fa55e0b86bf5c">getBlockNumbered</a>(Number);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>() &amp;&amp;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;        <a class="code" href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">SlotIndex::isEarlierInstr</a>(LIS-&gt;getInstructionIndex(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af649bbd13ab113aa88f7df6c918b6832">instr_front</a>()),</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;                                  SA-&gt;getFirstSplitPoint(Number)))</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="comment">// Interference for the live-in value.</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a00dd59b7037ee092a891c2ef1cd9e782">first</a>() &lt;= Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(Number))</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      BCS[B].<a class="code" href="structllvm_1_1Entry.html">Entry</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">SpillPlacement::MustSpill</a>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      BCS[<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>].<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">SpillPlacement::PrefSpill</a>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="comment">// Interference for the live-out value.</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">if</span> (Intf.<a class="code" href="classllvm_1_1InterferenceCache_1_1Cursor.html#a0166e26fb57071dbbb9f99570865616b">last</a>() &gt;= SA-&gt;getLastSplitPoint(Number))</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      BCS[B].Exit = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">SpillPlacement::MustSpill</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      BCS[<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>].<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">Exit</a> = <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">SpillPlacement::PrefSpill</a>;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">if</span> (++B == GroupSize) {</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;      SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a0d46b9b2cb2caf78e65bbd56644fc0f2">addConstraints</a>(<a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(BCS, B));</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      B = 0;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    }</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  }</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a0d46b9b2cb2caf78e65bbd56644fc0f2">addConstraints</a>(<a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(BCS, B));</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a80ed1a6b4e8e7a1eb342ac71a24e842b">addLinks</a>(<a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TBS, <a class="code" href="classT.html">T</a>));</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;}</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="keywordtype">bool</span> RAGreedy::growRegion(GlobalSplitCandidate &amp;Cand) {</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="comment">// Keep track of through blocks that have not been added to SpillPlacer.</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Todo = SA-&gt;getThroughBlocks();</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;ActiveBlocks = Cand.ActiveBlocks;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordtype">unsigned</span> AddedTo = 0;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordtype">unsigned</span> Visited = 0;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> NewBundles = SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a50035f4bfc897ff48d96e913022a0c74">getRecentPositive</a>();</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="comment">// Find new through blocks in the periphery of PrefRegBundles.</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NewBundles.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;      <span class="keywordtype">unsigned</span> Bundle = NewBundles[i];</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      <span class="comment">// Look at all blocks connected to Bundle in the full graph.</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Blocks = Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a7ab56f64eaf1bdd1911ec7ecf75bf78d">getBlocks</a>(Bundle);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Blocks.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Blocks.<a class="code" href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">end</a>();</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;        <span class="keywordtype">unsigned</span> Block = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        <span class="keywordflow">if</span> (!Todo.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Block))</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        Todo.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Block);</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        <span class="comment">// This is a new through block. Add it to SpillPlacer later.</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        ActiveBlocks.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Block);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        ++Visited;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    }</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="comment">// Any new blocks to add?</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordflow">if</span> (ActiveBlocks.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == AddedTo)</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="comment">// Compute through constraints from the interference, or assume that all</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="comment">// through blocks prefer spilling when forming compact regions.</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keyword">auto</span> NewBlocks = <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(ActiveBlocks).slice(AddedTo);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">if</span> (Cand.PhysReg) {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <span class="keywordflow">if</span> (!addThroughConstraints(Cand.Intf, NewBlocks))</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      <span class="comment">// Provide a strong negative bias on through blocks to prevent unwanted</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      <span class="comment">// liveness on loop backedges.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a2bd552babf3d34952ed159b653515b5e">addPrefSpill</a>(NewBlocks, <span class="comment">/* Strong= */</span> <span class="keyword">true</span>);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    AddedTo = ActiveBlocks.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="comment">// Perhaps iterating can enable more bundles?</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a8d70270c78d36ddb40a8b782e141b63a">iterate</a>();</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  }</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, v=&quot;</span> &lt;&lt; Visited);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;}</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/// calcCompactRegion - Compute the set of edge bundles that should be live</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">/// when splitting the current live range into compact regions.  Compact</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/// regions can be computed without looking at interference.  They are the</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/// regions formed by removing all the live-through blocks from the live range.</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/// Returns false if the current live range is already compact, or if the</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/// compact regions would form single block regions anyway.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::calcCompactRegion(GlobalSplitCandidate &amp;Cand) {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="comment">// Without any through blocks, the live range is already compact.</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">if</span> (!SA-&gt;getNumThroughBlocks())</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="comment">// Compact regions don&#39;t correspond to any physreg.</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  Cand.reset(IntfCache, 0);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Compact region bundles&quot;</span>);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="comment">// Use the spill placer to determine the live bundles. GrowRegion pretends</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="comment">// that all the through blocks have interference when PhysReg is unset.</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a329177b9cd260516a4aca8f55c199020">prepare</a>(Cand.LiveBundles);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="comment">// The static split cost will be zero since Cand.Intf reports no interference.</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Cost;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">if</span> (!addSplitConstraints(Cand.Intf, Cost)) {</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, none.\n&quot;</span>);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">if</span> (!growRegion(Cand)) {</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, cannot spill all interferences.\n&quot;</span>);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  }</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a2310373a95001e3677c0f0534cdfc0e1">finish</a>();</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">if</span> (!Cand.LiveBundles.any()) {</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, none.\n&quot;</span>);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  }</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i : Cand.LiveBundles.set_bits())</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; EB#&quot;</span> &lt;&lt; i;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  });</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;}</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/// calcSpillCost - Compute how expensive it would be to split the live range in</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/// SA around all use blocks instead of forming bundle regions.</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> RAGreedy::calcSpillCost() {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Cost = 0;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SplitAnalysis::BlockInfo&gt;</a> UseBlocks = SA-&gt;getUseBlocks();</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = UseBlocks[i];</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a> = BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>();</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="comment">// We normally only need one spill instruction - a load or a store.</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    Cost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="comment">// Unless the value is redefined in the block.</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a> &amp;&amp; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a> &amp;&amp; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a2ef80e68e8ebc6f8e778d811cc48f67f">FirstDef</a>)</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      Cost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  }</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">return</span> Cost;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;}</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/// Check if splitting Evictee will create a local split interval in</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">/// basic block number BBNumber that may cause a bad eviction chain. This is</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">/// intended to prevent bad eviction sequences like:</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">/// movl  %ebp, 8(%esp)           # 4-byte Spill</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/// movl  %ecx, %ebp</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/// movl  %ebx, %ecx</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/// movl  %edi, %ebx</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/// movl  %edx, %edi</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/// cltd</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">/// idivl %esi</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/// movl  %edi, %edx</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">/// movl  %ebx, %edi</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">/// movl  %ecx, %ebx</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/// movl  %ebp, %ecx</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">/// movl  16(%esp), %ebp          # 4 - byte Reload</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/// Such sequences are created in 2 scenarios:</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/// Scenario #1:</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">/// %0 is evicted from physreg0 by %1.</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/// Evictee %0 is intended for region splitting with split candidate</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">/// physreg0 (the reg %0 was evicted from).</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">/// Region splitting creates a local interval because of interference with the</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/// evictor %1 (normally region splitting creates 2 interval, the &quot;by reg&quot;</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/// and &quot;by stack&quot; intervals and local interval created when interference</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/// occurs).</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">/// One of the split intervals ends up evicting %2 from physreg1.</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">/// Evictee %2 is intended for region splitting with split candidate</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/// physreg1.</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/// One of the split intervals ends up evicting %3 from physreg2, etc.</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/// Scenario #2</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">/// %0 is evicted from physreg0 by %1.</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">/// %2 is evicted from physreg2 by %3 etc.</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">/// Evictee %0 is intended for region splitting with split candidate</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/// physreg1.</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/// Region splitting creates a local interval because of interference with the</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">/// evictor %1.</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/// One of the split intervals ends up evicting back original evictor %1</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">/// from physreg0 (the reg %0 was evicted from).</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">/// Another evictee %2 is intended for region splitting with split candidate</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">/// physreg1.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/// One of the split intervals ends up evicting %3 from physreg2, etc.</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">/// \param Evictee  The register considered to be split.</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/// \param Cand     The split candidate that determines the physical register</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">///                 we are splitting for and the interferences.</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">/// \param BBNumber The number of a BB for which the region split process will</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">///                 create a local split interval.</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/// \param Order    The physical registers that may get evicted by a split</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">///                 artifact of Evictee.</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/// \return True if splitting Evictee may cause a bad eviction chain, false</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/// otherwise.</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::splitCanCauseEvictionChain(<span class="keywordtype">unsigned</span> Evictee,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                                          GlobalSplitCandidate &amp;Cand,</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;                                          <span class="keywordtype">unsigned</span> BBNumber,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order) {</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  EvictionTrack::EvictorInfo VregEvictorInfo = LastEvicted.getEvictor(Evictee);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordtype">unsigned</span> Evictor = VregEvictorInfo.first;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordtype">unsigned</span> PhysReg = VregEvictorInfo.second;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="comment">// No actual evictor.</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">if</span> (!Evictor || !PhysReg)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordtype">float</span> MaxWeight = 0;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordtype">unsigned</span> FutureEvictedPhysReg =</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      getCheapestEvicteeWeight(Order, LIS-&gt;getInterval(Evictee),</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                               Cand.Intf.first(), Cand.Intf.last(), &amp;MaxWeight);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="comment">// The bad eviction chain occurs when either the split candidate is the</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="comment">// evicting reg or one of the split artifact will evict the evicting reg.</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">if</span> ((PhysReg != Cand.PhysReg) &amp;&amp; (PhysReg != FutureEvictedPhysReg))</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  Cand.Intf.moveToBlock(BBNumber);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="comment">// Check to see if the Evictor contains interference (with Evictee) in the</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="comment">// given BB. If so, this interference caused the eviction of Evictee from</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="comment">// PhysReg. This suggest that we will create a local interval during the</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="comment">// region split to avoid this interference This local interval may cause a bad</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="comment">// eviction chain.</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordflow">if</span> (!LIS-&gt;hasInterval(Evictor))</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;EvictorLI = LIS-&gt;getInterval(Evictor);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keywordflow">if</span> (EvictorLI.<a class="code" href="classllvm_1_1LiveRange.html#ae6eab1035db7ba328354fa739be090f0">FindSegmentContaining</a>(Cand.Intf.first()) == EvictorLI.<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>())</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="comment">// Now, check to see if the local interval we will create is going to be</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="comment">// expensive enough to evict somebody If so, this may cause a bad eviction</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="comment">// chain.</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <a class="code" href="classllvm_1_1VirtRegAuxInfo.html">VirtRegAuxInfo</a> VRAI(*MF, *LIS, VRM, getAnalysis&lt;MachineLoopInfo&gt;(), *MBFI);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="keywordtype">float</span> splitArtifactWeight =</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      VRAI.<a class="code" href="classllvm_1_1VirtRegAuxInfo.html#acac7336357620dccc32348608a95194a">futureWeight</a>(LIS-&gt;getInterval(Evictee),</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                        Cand.Intf.first().getPrevIndex(), Cand.Intf.last());</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">if</span> (splitArtifactWeight &gt;= 0 &amp;&amp; splitArtifactWeight &lt; MaxWeight)</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;}</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">/// Check if splitting VirtRegToSplit will create a local split interval</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/// in basic block number BBNumber that may cause a spill.</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">/// \param VirtRegToSplit The register considered to be split.</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/// \param Cand           The split candidate that determines the physical</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">///                       register we are splitting for and the interferences.</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/// \param BBNumber       The number of a BB for which the region split process</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">///                       will create a local split interval.</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">/// \param Order          The physical registers that may get evicted by a</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">///                       split artifact of VirtRegToSplit.</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">/// \return True if splitting VirtRegToSplit may cause a spill, false</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/// otherwise.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::splitCanCauseLocalSpill(<span class="keywordtype">unsigned</span> VirtRegToSplit,</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                       GlobalSplitCandidate &amp;Cand,</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                                       <span class="keywordtype">unsigned</span> BBNumber,</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order) {</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  Cand.Intf.moveToBlock(BBNumber);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="comment">// Check if the local interval will find a non interfereing assignment.</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> PhysReg : Order.<a class="code" href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">getOrder</a>()) {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkInterference(Cand.Intf.first().getPrevIndex(),</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;                                   Cand.Intf.last(), PhysReg))</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  }</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="comment">// Check if the local interval will evict a cheaper interval.</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordtype">float</span> CheapestEvictWeight = 0;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordtype">unsigned</span> FutureEvictedPhysReg = getCheapestEvicteeWeight(</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      Order, LIS-&gt;getInterval(VirtRegToSplit), Cand.Intf.first(),</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      Cand.Intf.last(), &amp;CheapestEvictWeight);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="comment">// Have we found an interval that can be evicted?</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keywordflow">if</span> (FutureEvictedPhysReg) {</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <a class="code" href="classllvm_1_1VirtRegAuxInfo.html">VirtRegAuxInfo</a> VRAI(*MF, *LIS, VRM, getAnalysis&lt;MachineLoopInfo&gt;(), *MBFI);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordtype">float</span> splitArtifactWeight =</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        VRAI.<a class="code" href="classllvm_1_1VirtRegAuxInfo.html#acac7336357620dccc32348608a95194a">futureWeight</a>(LIS-&gt;getInterval(VirtRegToSplit),</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                          Cand.Intf.first().getPrevIndex(), Cand.Intf.last());</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="comment">// Will the weight of the local interval be higher than the cheapest evictee</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="comment">// weight? If so it will evict it and will not cause a spill.</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">if</span> (splitArtifactWeight &gt;= 0 &amp;&amp; splitArtifactWeight &gt; CheapestEvictWeight)</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  }</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="comment">// The local interval is not able to find non interferencing assignment and</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="comment">// not able to evict a less worthy interval, therfore, it can cause a spill.</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;}</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/// calcGlobalSplitCost - Return the global split cost of following the split</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/// pattern in LiveBundles. This cost should be added to the local cost of the</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">/// interference pattern in SplitConstraints.</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> RAGreedy::calcGlobalSplitCost(GlobalSplitCandidate &amp;Cand,</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                                             <span class="keywordtype">bool</span> *CanCauseEvictionChain) {</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> GlobalCost = 0;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;LiveBundles = Cand.LiveBundles;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordtype">unsigned</span> VirtRegToSplit = SA-&gt;getParent().reg;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SplitAnalysis::BlockInfo&gt;</a> UseBlocks = SA-&gt;getUseBlocks();</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = UseBlocks[i];</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html">SpillPlacement::BlockConstraint</a> &amp;BC = SplitConstraints[i];</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keywordtype">bool</span> RegIn  = LiveBundles[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>, <span class="keyword">false</span>)];</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordtype">bool</span> RegOut = LiveBundles[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>, <span class="keyword">true</span>)];</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = 0;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    Cand.Intf.moveToBlock(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="comment">// Check wheather a local interval is going to be created during the region</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="comment">// split. Calculate adavanced spilt cost (cost of local intervals) if option</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="comment">// is enabled.</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">if</span> (EnableAdvancedRASplitCost &amp;&amp; Cand.Intf.hasInterference() &amp;&amp; BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a> &amp;&amp;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a> &amp;&amp; RegIn &amp;&amp; RegOut) {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="keywordflow">if</span> (CanCauseEvictionChain &amp;&amp;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;          splitCanCauseEvictionChain(VirtRegToSplit, Cand, BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>, Order)) {</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        <span class="comment">// This interference causes our eviction from this assignment, we might</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        <span class="comment">// evict somebody else and eventually someone will spill, add that cost.</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        <span class="comment">// See splitCanCauseEvictionChain for detailed description of scenarios.</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        *CanCauseEvictionChain = <span class="keyword">true</span>;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (splitCanCauseLocalSpill(VirtRegToSplit, Cand, BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>,</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                                         Order)) {</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <span class="comment">// This interference causes local interval to spill, add that cost.</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      }</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    }</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a>)</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      Ins += RegIn != (BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">Entry</a> == <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c">SpillPlacement::PrefReg</a>);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a>)</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      Ins += RegOut != (BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">Exit</a> == <a class="code" href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c">SpillPlacement::PrefReg</a>);</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="keywordflow">while</span> (Ins--)</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;      GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BC.<a class="code" href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">Number</a>);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  }</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Cand.ActiveBlocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a> = Cand.ActiveBlocks[i];</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="keywordtype">bool</span> RegIn  = LiveBundles[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">false</span>)];</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordtype">bool</span> RegOut = LiveBundles[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">true</span>)];</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    <span class="keywordflow">if</span> (!RegIn &amp;&amp; !RegOut)</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">if</span> (RegIn &amp;&amp; RegOut) {</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      <span class="comment">// We need double spill code if this block has interference.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      Cand.Intf.moveToBlock(Number);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      <span class="keywordflow">if</span> (Cand.Intf.hasInterference()) {</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;        GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        <span class="comment">// Check wheather a local interval is going to be created during the</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;        <span class="comment">// region split.</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;        <span class="keywordflow">if</span> (EnableAdvancedRASplitCost &amp;&amp; CanCauseEvictionChain &amp;&amp;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;            splitCanCauseEvictionChain(VirtRegToSplit, Cand, Number, Order)) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;          <span class="comment">// This interference cause our eviction from this assignment, we might</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;          <span class="comment">// evict somebody else, add that cost.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;          <span class="comment">// See splitCanCauseEvictionChain for detailed description of</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;          <span class="comment">// scenarios.</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;          GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;          GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;          *CanCauseEvictionChain = <span class="keyword">true</span>;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        }</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      }</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="comment">// live-in / stack-out or stack-in live-out.</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    GlobalCost += SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(Number);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">return</span> GlobalCost;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;}</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">/// splitAroundRegion - Split the current live range around the regions</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/// determined by BundleCand and GlobalCand.</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/// Before calling this function, GlobalCand and BundleCand must be initialized</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/// so each bundle is assigned to a valid candidate, or NoCand for the</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">/// stack-bound bundles.  The shared SA/SE SplitAnalysis and SplitEditor</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/// objects must be initialized for the current live range, and intervals</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">/// created for the used candidates.</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/// @param LREdit    The LiveRangeEdit object handling the current split.</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/// @param UsedCands List of used GlobalCand entries. Every BundleCand value</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">///                  must appear in this list.</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::splitAroundRegion(<a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> &amp;LREdit,</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> UsedCands) {</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="comment">// These are the intervals created for new global ranges. We may create more</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="comment">// intervals for local ranges.</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumGlobalIntvs = LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a2e56ee2f27a7c83b385e3c879fe4ee90">size</a>();</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;splitAroundRegion with &quot;</span> &lt;&lt; NumGlobalIntvs</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; globals.\n&quot;</span>);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumGlobalIntvs &amp;&amp; <span class="stringliteral">&quot;No global intervals configured&quot;</span>);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="comment">// Isolate even single instructions when dealing with a proper sub-class.</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="comment">// That guarantees register class inflation for the stack interval because it</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="comment">// is all copies.</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordtype">unsigned</span> Reg = SA-&gt;getParent().reg;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordtype">bool</span> SingleInstrs = RegClassInfo.isProperSubClass(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg));</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="comment">// First handle all the blocks with uses.</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SplitAnalysis::BlockInfo&gt;</a> UseBlocks = SA-&gt;getUseBlocks();</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = UseBlocks[i];</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a> = BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>();</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordtype">unsigned</span> IntvIn = 0, IntvOut = 0;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> IntfIn, IntfOut;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a>) {</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      <span class="keywordtype">unsigned</span> CandIn = BundleCand[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">false</span>)];</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      <span class="keywordflow">if</span> (CandIn != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;        GlobalSplitCandidate &amp;Cand = GlobalCand[CandIn];</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        IntvIn = Cand.IntvIdx;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;        Cand.Intf.moveToBlock(Number);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;        IntfIn = Cand.Intf.first();</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      }</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    }</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span> (BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a>) {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keywordtype">unsigned</span> CandOut = BundleCand[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">true</span>)];</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;      <span class="keywordflow">if</span> (CandOut != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;        GlobalSplitCandidate &amp;Cand = GlobalCand[CandOut];</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        IntvOut = Cand.IntvIdx;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;        Cand.Intf.moveToBlock(Number);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;        IntfOut = Cand.Intf.last();</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;      }</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    }</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="comment">// Create separate intervals for isolated blocks with multiple uses.</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">if</span> (!IntvIn &amp;&amp; !IntvOut) {</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>) &lt;&lt; <span class="stringliteral">&quot; isolated.\n&quot;</span>);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;      <span class="keywordflow">if</span> (SA-&gt;shouldSplitSingleBlock(BI, SingleInstrs))</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;        SE-&gt;splitSingleBlock(BI);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    }</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordflow">if</span> (IntvIn &amp;&amp; IntvOut)</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;      SE-&gt;splitLiveThroughBlock(Number, IntvIn, IntfIn, IntvOut, IntfOut);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IntvIn)</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      SE-&gt;splitRegInBlock(BI, IntvIn, IntfIn);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      SE-&gt;splitRegOutBlock(BI, IntvOut, IntfOut);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  }</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="comment">// Handle live-through blocks. The relevant live-through blocks are stored in</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="comment">// the ActiveBlocks list with each candidate. We need to filter out</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="comment">// duplicates.</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Todo = SA-&gt;getThroughBlocks();</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> c = 0; c != UsedCands.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++c) {</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Blocks = GlobalCand[UsedCands[c]].ActiveBlocks;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">Number</a> = Blocks[i];</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;      <span class="keywordflow">if</span> (!Todo.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Number))</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;      Todo.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Number);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keywordtype">unsigned</span> IntvIn = 0, IntvOut = 0;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> IntfIn, IntfOut;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;      <span class="keywordtype">unsigned</span> CandIn = BundleCand[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">false</span>)];</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="keywordflow">if</span> (CandIn != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        GlobalSplitCandidate &amp;Cand = GlobalCand[CandIn];</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        IntvIn = Cand.IntvIdx;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        Cand.Intf.moveToBlock(Number);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        IntfIn = Cand.Intf.first();</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;      }</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;      <span class="keywordtype">unsigned</span> CandOut = BundleCand[Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">getBundle</a>(Number, <span class="keyword">true</span>)];</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;      <span class="keywordflow">if</span> (CandOut != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;        GlobalSplitCandidate &amp;Cand = GlobalCand[CandOut];</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;        IntvOut = Cand.IntvIdx;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        Cand.Intf.moveToBlock(Number);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        IntfOut = Cand.Intf.last();</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;      }</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      <span class="keywordflow">if</span> (!IntvIn &amp;&amp; !IntvOut)</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;      SE-&gt;splitLiveThroughBlock(Number, IntvIn, IntfIn, IntvOut, IntfOut);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    }</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  }</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  ++NumGlobalSplits;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> IntvMap;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  SE-&gt;finish(&amp;IntvMap);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  DebugVars-&gt;<a class="code" href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">splitRegister</a>(Reg, LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">regs</a>(), *LIS);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <span class="keywordtype">unsigned</span> OrigBlocks = SA-&gt;getNumLiveBlocks();</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="comment">// Sort out the new intervals created by splitting. We get four kinds:</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="comment">// - Remainder intervals should not be split again.</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="comment">// - Candidate intervals can be assigned to Cand.PhysReg.</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="comment">// - Block-local splits are candidates for local splitting.</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="comment">// - DCE leftovers should go back on the queue.</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a2e56ee2f27a7c83b385e3c879fe4ee90">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;Reg = LIS-&gt;getInterval(LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ad624261daf2999bb44e257698a2a2929">get</a>(i));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="comment">// Ignore old intervals from DCE.</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">if</span> (getStage(Reg) != RS_New)</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="comment">// Remainder interval. Don&#39;t try splitting again, spill if it doesn&#39;t</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="comment">// allocate.</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <span class="keywordflow">if</span> (IntvMap[i] == 0) {</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;      setStage(Reg, RS_Spill);</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    }</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="comment">// Global intervals. Allow repeated splitting as long as the number of live</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="comment">// blocks is strictly decreasing.</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="keywordflow">if</span> (IntvMap[i] &lt; NumGlobalIntvs) {</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      <span class="keywordflow">if</span> (SA-&gt;countLiveBlocks(&amp;Reg) &gt;= OrigBlocks) {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Main interval covers the same &quot;</span> &lt;&lt; OrigBlocks</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; blocks as original.\n&quot;</span>);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        <span class="comment">// Don&#39;t allow repeated splitting as a safe guard against looping.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;        setStage(Reg, RS_Split2);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      }</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    }</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="comment">// Other intervals are treated as new. This includes local intervals created</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="comment">// for blocks with multiple uses, and anything created by DCE.</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  }</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">if</span> (VerifyEnabled)</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">verify</a>(<span class="keyword">this</span>, <span class="stringliteral">&quot;After splitting live range around region&quot;</span>);</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;}</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">// Global split has high compile time cost especially for large live range.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">// Return false for the case here where the potential benefit will never</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">// worth the cost.</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::isSplitBenefitWorthCost(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">if</span> (MI &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a93883c1c4baf2e852a2ef4f86c6cf039">isTriviallyReMaterializable</a>(*MI, AA) &amp;&amp;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      VirtReg.<a class="code" href="classllvm_1_1LiveRange.html#ac80c04546dae620bf4dca9d6137d6a61">size</a>() &gt; <a class="code" href="RegAllocGreedy_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a>)</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;}</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::tryRegionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">if</span> (!isSplitBenefitWorthCost(VirtReg))</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordtype">unsigned</span> NumCands = 0;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> SpillCost = calcSpillCost();</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> BestCost;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="comment">// Check if we can split this live range around a compact region.</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordtype">bool</span> HasCompact = calcCompactRegion(GlobalCand.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">front</a>());</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">if</span> (HasCompact) {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="comment">// Yes, keep GlobalCand[0] as the compact region candidate.</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    NumCands = 1;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    BestCost = <a class="code" href="classllvm_1_1BlockFrequency.html#abfa4567a98b37bee439fc06ba54042b2">BlockFrequency::getMaxFrequency</a>();</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="comment">// No benefit from the compact region, our fallback will be per-block</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <span class="comment">// splitting. Make sure we find a solution that is cheaper than spilling.</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    BestCost = SpillCost;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cost of isolating all blocks = &quot;</span>;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;               MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a8c4990bc31ac0bd1f2e3f2e4ebb81a14">printBlockFreq</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), BestCost) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keywordtype">bool</span> CanCauseEvictionChain = <span class="keyword">false</span>;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="keywordtype">unsigned</span> BestCand =</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      calculateRegionSplitCost(VirtReg, Order, BestCost, NumCands,</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                               <span class="keyword">false</span> <span class="comment">/*IgnoreCSR*/</span>, &amp;CanCauseEvictionChain);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="comment">// Split candidates with compact regions can cause a bad eviction sequence.</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="comment">// See splitCanCauseEvictionChain for detailed description of scenarios.</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="comment">// To avoid it, we need to comapre the cost with the spill cost and not the</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="comment">// current max frequency.</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <span class="keywordflow">if</span> (HasCompact &amp;&amp; (BestCost &gt; SpillCost) &amp;&amp; (BestCand != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) &amp;&amp;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    CanCauseEvictionChain) {</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  }</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <span class="comment">// No solutions found, fall back to single block splitting.</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <span class="keywordflow">if</span> (!HasCompact &amp;&amp; BestCand == <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>)</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">return</span> doRegionSplit(VirtReg, BestCand, HasCompact, NewVRegs);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;}</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::calculateRegionSplitCost(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;                                            <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                                            <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> &amp;BestCost,</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;NumCands, <span class="keywordtype">bool</span> IgnoreCSR,</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                                            <span class="keywordtype">bool</span> *CanCauseEvictionChain) {</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keywordtype">unsigned</span> BestCand = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a>();</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="keywordflow">while</span> (<span class="keywordtype">unsigned</span> PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>()) {</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keywordflow">if</span> (IgnoreCSR &amp;&amp; isUnusedCalleeSavedReg(PhysReg))</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="comment">// Discard bad candidates before we run out of interference cache cursors.</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <span class="comment">// This will only affect register classes with a lot of registers (&gt;32).</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">if</span> (NumCands == IntfCache.<a class="code" href="classllvm_1_1InterferenceCache.html#adcb6c6dcd66b4e7074aaa146f9e43476">getMaxCursors</a>()) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;      <span class="keywordtype">unsigned</span> WorstCount = ~0u;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      <span class="keywordtype">unsigned</span> Worst = 0;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumCands; ++i) {</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;        <span class="keywordflow">if</span> (i == BestCand || !GlobalCand[i].PhysReg)</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;        <span class="keywordtype">unsigned</span> Count = GlobalCand[i].LiveBundles.count();</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;        <span class="keywordflow">if</span> (Count &lt; WorstCount) {</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;          Worst = i;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;          WorstCount = Count;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;        }</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;      }</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      --NumCands;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;      GlobalCand[Worst] = GlobalCand[NumCands];</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      <span class="keywordflow">if</span> (BestCand == NumCands)</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;        BestCand = Worst;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    }</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    <span class="keywordflow">if</span> (GlobalCand.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt;= NumCands)</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;      GlobalCand.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(NumCands+1);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    GlobalSplitCandidate &amp;Cand = GlobalCand[NumCands];</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    Cand.reset(IntfCache, PhysReg);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a329177b9cd260516a4aca8f55c199020">prepare</a>(Cand.LiveBundles);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Cost;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keywordflow">if</span> (!addSplitConstraints(Cand.Intf, Cost)) {</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot;\tno positive bundles\n&quot;</span>);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    }</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot;\tstatic = &quot;</span>;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;               MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a8c4990bc31ac0bd1f2e3f2e4ebb81a14">printBlockFreq</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), Cost));</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="keywordflow">if</span> (Cost &gt;= BestCost) {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;        <span class="keywordflow">if</span> (BestCand == <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; worse than no bundles\n&quot;</span>;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; worse than &quot;</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;                 &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(GlobalCand[BestCand].PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      });</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    }</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">if</span> (!growRegion(Cand)) {</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, cannot spill all interferences.\n&quot;</span>);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    }</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#a2310373a95001e3677c0f0534cdfc0e1">finish</a>();</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    <span class="comment">// No live bundles, defer to splitSingleBlocks().</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordflow">if</span> (!Cand.LiveBundles.any()) {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; no bundles.\n&quot;</span>);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <span class="keywordtype">bool</span> HasEvictionChain = <span class="keyword">false</span>;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    Cost += calcGlobalSplitCost(Cand, Order, &amp;HasEvictionChain);</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, total = &quot;</span>;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a8c4990bc31ac0bd1f2e3f2e4ebb81a14">printBlockFreq</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), Cost) &lt;&lt; <span class="stringliteral">&quot; with bundles&quot;</span>;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i : Cand.LiveBundles.set_bits())</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; EB#&quot;</span> &lt;&lt; i;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    });</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="keywordflow">if</span> (Cost &lt; BestCost) {</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      BestCand = NumCands;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      BestCost = Cost;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;      <span class="comment">// See splitCanCauseEvictionChain for detailed description of bad</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;      <span class="comment">// eviction chain scenarios.</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <span class="keywordflow">if</span> (CanCauseEvictionChain)</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;        *CanCauseEvictionChain = HasEvictionChain;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    }</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    ++NumCands;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  }</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">if</span> (CanCauseEvictionChain &amp;&amp; BestCand != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="comment">// See splitCanCauseEvictionChain for detailed description of bad</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="comment">// eviction chain scenarios.</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Best split candidate of vreg &quot;</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, TRI) &lt;&lt; <span class="stringliteral">&quot;  may &quot;</span>);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    <span class="keywordflow">if</span> (!(*CanCauseEvictionChain))</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;not &quot;</span>);</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;cause bad eviction chain\n&quot;</span>);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  }</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordflow">return</span> BestCand;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;}</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::doRegionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> BestCand,</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                                 <span class="keywordtype">bool</span> HasCompact,</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> UsedCands;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <span class="comment">// Prepare split editor.</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, <span class="keyword">this</span>, &amp;DeadRemats);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  SE-&gt;reset(LREdit, <a class="code" href="RegAllocGreedy_8cpp.html#a8e4482a80f8961a2c38e3e8965f8d778">SplitSpillMode</a>);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="comment">// Assign all edge bundles to the preferred candidate, or NoCand.</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  BundleCand.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a4943d1e13963a8e89d9b1a7429e50a50">assign</a>(Bundles-&gt;<a class="code" href="classllvm_1_1EdgeBundles.html#a9622c5f8f20875b7770001a92a4bb32f">getNumBundles</a>(), <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>);</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="comment">// Assign bundles for the best candidate region.</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordflow">if</span> (BestCand != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    GlobalSplitCandidate &amp;Cand = GlobalCand[BestCand];</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> B = Cand.getBundles(BundleCand, BestCand)) {</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;      UsedCands.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BestCand);</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      Cand.IntvIdx = SE-&gt;openIntv();</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Split for &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Cand.PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot; in &quot;</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                        &lt;&lt; B &lt;&lt; <span class="stringliteral">&quot; bundles, intv &quot;</span> &lt;&lt; Cand.IntvIdx &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;      (void)B;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    }</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  }</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="comment">// Assign bundles for the compact region.</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="keywordflow">if</span> (HasCompact) {</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    GlobalSplitCandidate &amp;Cand = GlobalCand.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">front</a>();</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Cand.PhysReg &amp;&amp; <span class="stringliteral">&quot;Compact region has no physreg&quot;</span>);</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> B = Cand.getBundles(BundleCand, 0)) {</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;      UsedCands.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(0);</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;      Cand.IntvIdx = SE-&gt;openIntv();</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Split for compact region in &quot;</span> &lt;&lt; B</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; bundles, intv &quot;</span> &lt;&lt; Cand.IntvIdx &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;      (void)B;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    }</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  }</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  splitAroundRegion(LREdit, UsedCands);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">//                            Per-Block Splitting</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">/// tryBlockSplit - Split a global live range around every block with uses. This</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">/// creates a lot of local live ranges, that will be split by tryLocalSplit if</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">/// they don&#39;t allocate.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryBlockSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;SA-&gt;getParent() == &amp;VirtReg &amp;&amp; <span class="stringliteral">&quot;Live range wasn&#39;t analyzed&quot;</span>);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="keywordtype">unsigned</span> Reg = VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <span class="keywordtype">bool</span> SingleInstrs = RegClassInfo.isProperSubClass(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg));</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, <span class="keyword">this</span>, &amp;DeadRemats);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  SE-&gt;reset(LREdit, <a class="code" href="RegAllocGreedy_8cpp.html#a8e4482a80f8961a2c38e3e8965f8d778">SplitSpillMode</a>);</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SplitAnalysis::BlockInfo&gt;</a> UseBlocks = SA-&gt;getUseBlocks();</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseBlocks.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = UseBlocks[i];</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="keywordflow">if</span> (SA-&gt;shouldSplitSingleBlock(BI, SingleInstrs))</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;      SE-&gt;splitSingleBlock(BI);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="comment">// No blocks were split.</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordflow">if</span> (LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a1de6c78789e3f41a5721e581ec3e981b">empty</a>())</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="comment">// We did split for some blocks.</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> IntvMap;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  SE-&gt;finish(&amp;IntvMap);</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="comment">// Tell LiveDebugVariables about the new ranges.</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  DebugVars-&gt;<a class="code" href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">splitRegister</a>(Reg, LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">regs</a>(), *LIS);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <span class="comment">// Sort out the new intervals created by splitting. The remainder interval</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <span class="comment">// goes straight to spilling, the new local ranges get to stay RS_New.</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a2e56ee2f27a7c83b385e3c879fe4ee90">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ad624261daf2999bb44e257698a2a2929">get</a>(i));</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    <span class="keywordflow">if</span> (getStage(LI) == RS_New &amp;&amp; IntvMap[i] == 0)</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;      setStage(LI, RS_Spill);</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  }</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordflow">if</span> (VerifyEnabled)</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">verify</a>(<span class="keyword">this</span>, <span class="stringliteral">&quot;After splitting live range around basic blocks&quot;</span>);</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;}</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">//                         Per-Instruction Splitting</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/// Get the number of allocatable registers that match the constraints of \p Reg</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/// on \p MI and that are also in \p SuperRC.</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="RegAllocGreedy_8cpp.html#ac0467f606f0b0e11a2eaeac5f0d9d991"> 2064</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="RegAllocGreedy_8cpp.html#ac0467f606f0b0e11a2eaeac5f0d9d991">getNumAllocatableRegsForConstraints</a>(</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI) {</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuperRC &amp;&amp; <span class="stringliteral">&quot;Invalid register class&quot;</span>);</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ConstrainedRC =</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3b3fa67a3a5da00dd6bc096cfbacd3a4">getRegClassConstraintEffectForVReg</a>(Reg, SuperRC, TII, TRI,</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;                                             <span class="comment">/* ExploreBundle */</span> <span class="keyword">true</span>);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="keywordflow">if</span> (!ConstrainedRC)</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <span class="keywordflow">return</span> RCI.<a class="code" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(ConstrainedRC);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;}</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/// tryInstructionSplit - Split a live range around individual instructions.</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/// This is normally not worthwhile since the spiller is doing essentially the</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/// same thing. However, when the live range is in a constrained register</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">/// class, it may help to insert copies such that parts of the live range can</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">/// be moved to a larger register class.</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">/// This is similar to spilling to a larger register class.</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;RAGreedy::tryInstructionSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *CurRC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="comment">// There is no point to this if there are no larger sub-classes.</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keywordflow">if</span> (!RegClassInfo.isProperSubClass(CurRC))</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="comment">// Always enable split spill mode, since we&#39;re effectively spilling to a</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, <span class="keyword">this</span>, &amp;DeadRemats);</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  SE-&gt;reset(LREdit, <a class="code" href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7ade36d2a249a7f767c968e8667190bc11">SplitEditor::SM_Size</a>);</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SlotIndex&gt;</a> Uses = SA-&gt;getUseSlots();</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keywordflow">if</span> (Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 1)</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Split around &quot;</span> &lt;&lt; Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; individual instrs.\n&quot;</span>);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC =</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a>(CurRC, *MF);</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordtype">unsigned</span> SuperRCNumAllocatableRegs = RCI.<a class="code" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(SuperRC);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="comment">// Split around every non-copy instruction if this split will relax</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="comment">// the constraints on the virtual register.</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <span class="comment">// Otherwise, splitting just inserts uncoalescable copies that do not help</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <span class="comment">// the allocation.</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#abd4f451bd383e6ec8ba22245f04d855d">getInstructionFromIndex</a>(Uses[i]))</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isFullCopy() ||</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;          SuperRCNumAllocatableRegs ==</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;              <a class="code" href="RegAllocGreedy_8cpp.html#ac0467f606f0b0e11a2eaeac5f0d9d991">getNumAllocatableRegsForConstraints</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, SuperRC, TII,</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;                                                  TRI, RCI)) {</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    skip:\t&quot;</span> &lt;&lt; Uses[i] &lt;&lt; <span class="charliteral">&#39;\t&#39;</span> &lt;&lt; *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;      }</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    SE-&gt;openIntv();</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SegStart = SE-&gt;enterIntvBefore(Uses[i]);</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SegStop  = SE-&gt;leaveIntvAfter(Uses[i]);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    SE-&gt;useIntv(SegStart, SegStop);</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  }</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="keywordflow">if</span> (LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a1de6c78789e3f41a5721e581ec3e981b">empty</a>()) {</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;All uses were copies.\n&quot;</span>);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  }</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> IntvMap;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  SE-&gt;finish(&amp;IntvMap);</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  DebugVars-&gt;<a class="code" href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">splitRegister</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">regs</a>(), *LIS);</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="comment">// Assign all new registers to RS_Spill. This was the last chance.</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  setStage(LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ab26bf8b8e73249be10568c470c320d0f">begin</a>(), LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ab0a080c77cf5c8c9d4bc738289d9d34b">end</a>(), RS_Spill);</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;}</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">//                             Local Splitting</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">/// calcGapWeights - Compute the maximum spill weight that needs to be evicted</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">/// in order to use PhysReg between two entries in SA-&gt;UseSlots.</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/// GapWeight[i] represents the gap between UseSlots[i] and UseSlots[i+1].</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::calcGapWeights(<span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;float&gt;</a> &amp;GapWeight) {</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SA-&gt;getUseBlocks().size() == 1 &amp;&amp; <span class="stringliteral">&quot;Not a local interval&quot;</span>);</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = SA-&gt;getUseBlocks().front();</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SlotIndex&gt;</a> Uses = SA-&gt;getUseSlots();</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumGaps = Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()-1;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <span class="comment">// Start and end points for the interference check.</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> StartIdx =</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    BI.LiveIn ? BI.FirstInstr.<a class="code" href="classllvm_1_1SlotIndex.html#aa94e57689dd16c1c4de909511f1b2ea8">getBaseIndex</a>() : BI.FirstInstr;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> StopIdx =</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    BI.LiveOut ? BI.LastInstr.<a class="code" href="classllvm_1_1SlotIndex.html#a9ee9e2030e830feecf0a2c27c6f3c09f">getBoundaryIndex</a>() : BI.LastInstr;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  GapWeight.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a4943d1e13963a8e89d9b1a7429e50a50">assign</a>(NumGaps, 0.0f);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="comment">// Add interference from each overlapping register.</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;query(const_cast&lt;LiveInterval&amp;&gt;(SA-&gt;getParent()), *Units)</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;          .checkInterference())</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">// We know that VirtReg is a continuous interval from FirstInstr to</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <span class="comment">// LastInstr, so we don&#39;t need InterferenceQuery.</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <span class="comment">// Interference that overlaps an instruction is counted in both gaps</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="comment">// surrounding the instruction. The exception is interference before</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="comment">// StartIdx and after StopIdx.</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <a class="code" href="classllvm_1_1IntervalMap_1_1iterator.html">LiveIntervalUnion::SegmentIter</a> IntI =</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;getLiveUnions()[*Units] .find(StartIdx);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Gap = 0; IntI.<a class="code" href="classllvm_1_1IntervalMap_1_1const__iterator.html#a548db093f880ebc0c1706229e898c2f2">valid</a>() &amp;&amp; IntI.<a class="code" href="classllvm_1_1IntervalMap_1_1const__iterator.html#aa8c7059a2591f8ab5e1799c351f06063">start</a>() &lt; StopIdx; ++IntI) {</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <span class="comment">// Skip the gaps before IntI.</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;      <span class="keywordflow">while</span> (Uses[Gap+1].getBoundaryIndex() &lt; IntI.<a class="code" href="classllvm_1_1IntervalMap_1_1const__iterator.html#aa8c7059a2591f8ab5e1799c351f06063">start</a>())</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        <span class="keywordflow">if</span> (++Gap == NumGaps)</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <span class="keywordflow">if</span> (Gap == NumGaps)</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;      <span class="comment">// Update the gaps covered by IntI.</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">float</span> weight = IntI.<a class="code" href="classllvm_1_1IntervalMap_1_1const__iterator.html#a9aa78feb2023136d197198fa0b9639c2">value</a>()-&gt;weight;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      <span class="keywordflow">for</span> (; Gap != NumGaps; ++Gap) {</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        GapWeight[Gap] = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(GapWeight[Gap], weight);</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        <span class="keywordflow">if</span> (Uses[Gap+1].getBaseIndex() &gt;= IntI.<a class="code" href="classllvm_1_1IntervalMap_1_1const__iterator.html#a9829e382fb423fc30f2620e84bc0b68b">stop</a>())</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;      }</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;      <span class="keywordflow">if</span> (Gap == NumGaps)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    }</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  }</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  <span class="comment">// Add fixed interference.</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR = LIS-&gt;getRegUnit(*Units);</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <a class="code" href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">LiveRange::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LR.<a class="code" href="classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">find</a>(StartIdx);</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <a class="code" href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">LiveRange::const_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LR.<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>();</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    <span class="comment">// Same loop as above. Mark any overlapped gaps as HUGE_VALF.</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Gap = 0; I != E &amp;&amp; I-&gt;start &lt; StopIdx; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      <span class="keywordflow">while</span> (Uses[Gap+1].getBoundaryIndex() &lt; I-&gt;start)</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;        <span class="keywordflow">if</span> (++Gap == NumGaps)</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      <span class="keywordflow">if</span> (Gap == NumGaps)</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;      <span class="keywordflow">for</span> (; Gap != NumGaps; ++Gap) {</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        GapWeight[Gap] = <a class="code" href="namespacellvm.html#aa3bc1efc2622aa9bf1e0d05b3d9600de">huge_valf</a>;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;        <span class="keywordflow">if</span> (Uses[Gap+1].getBaseIndex() &gt;= I-&gt;<a class="code" href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">end</a>)</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;      }</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;      <span class="keywordflow">if</span> (Gap == NumGaps)</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    }</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  }</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;}</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/// tryLocalSplit - Try to split VirtReg into smaller intervals inside its only</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">/// basic block.</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryLocalSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <span class="comment">// TODO: the function currently only handles a single UseBlock; it should be</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="comment">// possible to generalize.</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="keywordflow">if</span> (SA-&gt;getUseBlocks().size() != 1)</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">SplitAnalysis::BlockInfo</a> &amp;BI = SA-&gt;getUseBlocks().front();</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="comment">// Note that it is possible to have an interval that is live-in or live-out</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="comment">// while only covering a single block - A phi-def can use undef values from</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  <span class="comment">// predecessors, and the block could be a single-block loop.</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="comment">// We don&#39;t bother doing anything clever about such a case, we simply assume</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="comment">// that the interval is continuous from FirstInstr to LastInstr. We should</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="comment">// make sure that we don&#39;t do anything illegal to such an interval, though.</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SlotIndex&gt;</a> Uses = SA-&gt;getUseSlots();</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">if</span> (Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 2)</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumGaps = Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()-1;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;tryLocalSplit: &quot;</span>;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; Uses[i];</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  });</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">// If VirtReg is live across any register mask operands, compute a list of</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <span class="comment">// gaps with register masks.</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> RegMaskGaps;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkRegMaskInterference(VirtReg)) {</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="comment">// Get regmask slots for the whole block.</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SlotIndex&gt;</a> RMS = LIS-&gt;getRegMaskSlotsInBlock(BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>());</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; RMS.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;&lt; <span class="stringliteral">&quot; regmasks in block:&quot;</span>);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <span class="comment">// Constrain to VirtReg&#39;s live range.</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    <span class="keywordtype">unsigned</span> ri =</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        <a class="code" href="namespacellvm.html#a129b2a239482c3627a10701876672165">llvm::lower_bound</a>(RMS, Uses.<a class="code" href="classllvm_1_1ArrayRef.html#a6bc2b53fce3b1d8975eea027d8a8eb90">front</a>().<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>()) - RMS.<a class="code" href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">begin</a>();</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <span class="keywordtype">unsigned</span> re = RMS.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumGaps &amp;&amp; ri != re; ++i) {</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;      <span class="comment">// Look for Uses[i] &lt;= RMS &lt;= Uses[i+1].</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">SlotIndex::isEarlierInstr</a>(RMS[ri], Uses[i]));</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">SlotIndex::isEarlierInstr</a>(Uses[i+1], RMS[ri]))</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;      <span class="comment">// Skip a regmask on the same instruction as the last use. It doesn&#39;t</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;      <span class="comment">// overlap the live range.</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">SlotIndex::isSameInstr</a>(Uses[i+1], RMS[ri]) &amp;&amp; i+1 == NumGaps)</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; RMS[ri] &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; Uses[i] &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;                        &lt;&lt; Uses[i + 1]);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      RegMaskGaps.push_back(i);</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;      <span class="comment">// Advance ri to the next gap. A regmask on one of the uses counts in</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <span class="comment">// both gaps.</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;      <span class="keywordflow">while</span> (ri != re &amp;&amp; <a class="code" href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">SlotIndex::isEarlierInstr</a>(RMS[ri], Uses[i+1]))</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;        ++ri;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    }</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  }</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="comment">// Since we allow local split results to be split again, there is a risk of</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="comment">// creating infinite loops. It is tempting to require that the new live</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="comment">// ranges have less instructions than the original. That would guarantee</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="comment">// convergence, but it is too strict. A live range with 3 instructions can be</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="comment">// split 2+3 (including the COPY), and we want to allow that.</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="comment">// Instead we use these rules:</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="comment">// 1. Allow any split for ranges with getStage() &lt; RS_Split2. (Except for the</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="comment">//    noop split, of course).</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="comment">// 2. Require progress be made for ranges with getStage() == RS_Split2. All</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="comment">//    the new ranges must have fewer instructions than before the split.</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <span class="comment">// 3. New ranges with the same number of instructions are marked RS_Split2,</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="comment">//    smaller ranges are marked RS_New.</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="comment">// These rules allow a 3 -&gt; 2+3 split once, which we need. They also prevent</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="comment">// excessive splitting and infinite loops.</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordtype">bool</span> ProgressRequired = getStage(VirtReg) &gt;= RS_Split2;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">// Best split candidate.</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordtype">unsigned</span> BestBefore = NumGaps;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordtype">unsigned</span> BestAfter = 0;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  <span class="keywordtype">float</span> BestDiff = 0;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">float</span> blockFreq =</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    SpillPlacer-&gt;<a class="code" href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">getBlockFrequency</a>(BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>()).getFrequency() *</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    (1.0f / MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a94d6e925ba8c5dd5bdf4fa1ad44ba5c0">getEntryFreq</a>());</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;float, 8&gt;</a> GapWeight;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a>();</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="keywordflow">while</span> (<span class="keywordtype">unsigned</span> PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>()) {</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <span class="comment">// Keep track of the largest spill weight that would need to be evicted in</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <span class="comment">// order to make use of PhysReg between UseSlots[i] and UseSlots[i+1].</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    calcGapWeights(PhysReg, GapWeight);</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="comment">// Remove any gaps with regmask clobbers.</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkRegMaskInterference(VirtReg, PhysReg))</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = RegMaskGaps.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;        GapWeight[RegMaskGaps[i]] = <a class="code" href="namespacellvm.html#aa3bc1efc2622aa9bf1e0d05b3d9600de">huge_valf</a>;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="comment">// Try to find the best sequence of gaps to close.</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <span class="comment">// The new spill weight must be larger than any gap interference.</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="comment">// We will split before Uses[SplitBefore] and after Uses[SplitAfter].</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="keywordtype">unsigned</span> SplitBefore = 0, SplitAfter = 1;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="comment">// MaxGap should always be max(GapWeight[SplitBefore..SplitAfter-1]).</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="comment">// It is the spill weight that needs to be evicted.</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    <span class="keywordtype">float</span> MaxGap = GapWeight[0];</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;      <span class="comment">// Live before/after split?</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> LiveBefore = SplitBefore != 0 || BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a>;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> LiveAfter = SplitAfter != NumGaps || BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a>;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; Uses[SplitBefore]</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;                        &lt;&lt; <span class="charliteral">&#39;-&#39;</span> &lt;&lt; Uses[SplitAfter] &lt;&lt; <span class="stringliteral">&quot; i=&quot;</span> &lt;&lt; MaxGap);</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;      <span class="comment">// Stop before the interval gets so big we wouldn&#39;t be making progress.</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      <span class="keywordflow">if</span> (!LiveBefore &amp;&amp; !LiveAfter) {</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; all\n&quot;</span>);</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;      }</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;      <span class="comment">// Should the interval be extended or shrunk?</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;      <span class="keywordtype">bool</span> Shrink = <span class="keyword">true</span>;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;      <span class="comment">// How many gaps would the new range have?</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      <span class="keywordtype">unsigned</span> NewGaps = LiveBefore + SplitAfter - SplitBefore + LiveAfter;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <span class="comment">// Legally, without causing looping?</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">Legal</a> = !ProgressRequired || NewGaps &lt; NumGaps;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;      <span class="keywordflow">if</span> (Legal &amp;&amp; MaxGap &lt; <a class="code" href="namespacellvm.html#aa3bc1efc2622aa9bf1e0d05b3d9600de">huge_valf</a>) {</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;        <span class="comment">// Estimate the new spill weight. Each instruction reads or writes the</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;        <span class="comment">// register. Conservatively assume there are no read-modify-write</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;        <span class="comment">// instructions.</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;        <span class="comment">// Try to guess the size of the new interval.</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">float</span> EstWeight = <a class="code" href="namespacellvm.html#aea0a52847ac687ee3f8d144b248ebae0">normalizeSpillWeight</a>(</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;            blockFreq * (NewGaps + 1),</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;            Uses[SplitBefore].distance(Uses[SplitAfter]) +</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                (LiveBefore + LiveAfter) * <a class="code" href="classllvm_1_1SlotIndex.html#ab392ca53d3a327c45d7ed21f8fab9f4ca0d0c291488b64cffb191fda8a4e90ef0">SlotIndex::InstrDist</a>,</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;            1);</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        <span class="comment">// Would this split be possible to allocate?</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <span class="comment">// Never allocate all gaps, we wouldn&#39;t be making progress.</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; w=&quot;</span> &lt;&lt; EstWeight);</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        <span class="keywordflow">if</span> (EstWeight * Hysteresis &gt;= MaxGap) {</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;          Shrink = <span class="keyword">false</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;          <span class="keywordtype">float</span> Diff = EstWeight - MaxGap;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;          <span class="keywordflow">if</span> (Diff &gt; BestDiff) {</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; (best)&quot;</span>);</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;            BestDiff = Hysteresis * Diff;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;            BestBefore = SplitBefore;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;            BestAfter = SplitAfter;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;          }</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;        }</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;      }</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;      <span class="comment">// Try to shrink.</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;      <span class="keywordflow">if</span> (Shrink) {</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;        <span class="keywordflow">if</span> (++SplitBefore &lt; SplitAfter) {</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; shrink\n&quot;</span>);</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;          <span class="comment">// Recompute the max when necessary.</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;          <span class="keywordflow">if</span> (GapWeight[SplitBefore - 1] &gt;= MaxGap) {</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            MaxGap = GapWeight[SplitBefore];</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = SplitBefore + 1; i != SplitAfter; ++i)</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;              MaxGap = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxGap, GapWeight[i]);</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;          }</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;        }</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;        MaxGap = 0;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      }</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;      <span class="comment">// Try to extend the interval.</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;      <span class="keywordflow">if</span> (SplitAfter &gt;= NumGaps) {</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; end\n&quot;</span>);</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;      }</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; extend\n&quot;</span>);</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;      MaxGap = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxGap, GapWeight[SplitAfter++]);</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    }</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  }</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">// Didn&#39;t find any candidates?</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="keywordflow">if</span> (BestBefore == NumGaps)</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Best local split range: &quot;</span> &lt;&lt; Uses[BestBefore] &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                    &lt;&lt; Uses[BestAfter] &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; BestDiff &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;                    &lt;&lt; (BestAfter - BestBefore + 1) &lt;&lt; <span class="stringliteral">&quot; instrs\n&quot;</span>);</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, <span class="keyword">this</span>, &amp;DeadRemats);</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  SE-&gt;reset(LREdit);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  SE-&gt;openIntv();</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SegStart = SE-&gt;enterIntvBefore(Uses[BestBefore]);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SegStop  = SE-&gt;leaveIntvAfter(Uses[BestAfter]);</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  SE-&gt;useIntv(SegStart, SegStop);</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> IntvMap;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  SE-&gt;finish(&amp;IntvMap);</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  DebugVars-&gt;<a class="code" href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">splitRegister</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">regs</a>(), *LIS);</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="comment">// If the new range has the same number of instructions as before, mark it as</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <span class="comment">// RS_Split2 so the next split will be forced to make progress. Otherwise,</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="comment">// leave the new intervals as RS_New so they can compete.</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keywordtype">bool</span> LiveBefore = BestBefore != 0 || BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">LiveIn</a>;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  <span class="keywordtype">bool</span> LiveAfter = BestAfter != NumGaps || BI.<a class="code" href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">LiveOut</a>;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <span class="keywordtype">unsigned</span> NewGaps = LiveBefore + BestAfter - BestBefore + LiveAfter;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">if</span> (NewGaps &gt;= NumGaps) {</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Tagging non-progress ranges: &quot;</span>);</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ProgressRequired &amp;&amp; <span class="stringliteral">&quot;Didn&#39;t make progress when it was required.&quot;</span>);</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = IntvMap.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;      <span class="keywordflow">if</span> (IntvMap[i] == 1) {</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        setStage(LIS-&gt;getInterval(LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ad624261daf2999bb44e257698a2a2929">get</a>(i)), RS_Split2);</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(LREdit.<a class="code" href="classllvm_1_1LiveRangeEdit.html#ad624261daf2999bb44e257698a2a2929">get</a>(i)));</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;      }</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  }</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  ++NumLocalSplits;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;}</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">//                          Live Range Splitting</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/// trySplit - Try to split VirtReg or one of its interferences, making it</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">/// assignable.</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">/// @return Physreg when VirtReg may be assigned and/or new NewVRegs.</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::trySplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a>&amp;NewVRegs,</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;                            <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters) {</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <span class="comment">// Ranges must be Split2 or less.</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <span class="keywordflow">if</span> (getStage(VirtReg) &gt;= RS_Spill)</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="comment">// Local intervals are handled separately.</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  <span class="keywordflow">if</span> (LIS-&gt;intervalIsInOneMBB(VirtReg)) {</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(<span class="stringliteral">&quot;local_split&quot;</span>, <span class="stringliteral">&quot;Local Splitting&quot;</span>, TimerGroupName,</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;                       TimerGroupDescription, <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    SA-&gt;analyze(&amp;VirtReg);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg = tryLocalSplit(VirtReg, Order, NewVRegs);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <span class="keywordflow">if</span> (PhysReg || !NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <span class="keywordflow">return</span> tryInstructionSplit(VirtReg, Order, NewVRegs);</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  }</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(<span class="stringliteral">&quot;global_split&quot;</span>, <span class="stringliteral">&quot;Global Splitting&quot;</span>, TimerGroupName,</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                     TimerGroupDescription, <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  SA-&gt;analyze(&amp;VirtReg);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="comment">// FIXME: SplitAnalysis may repair broken live ranges coming from the</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <span class="comment">// coalescer. That may cause the range to become allocatable which means that</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <span class="comment">// tryRegionSplit won&#39;t be making progress. This check should be replaced with</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <span class="comment">// an assertion when the coalescer is fixed.</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <span class="keywordflow">if</span> (SA-&gt;didRepairRange()) {</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="comment">// VirtReg has changed, so all cached queries are invalid.</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;invalidateVirtRegs();</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> PhysReg = tryAssign(VirtReg, Order, NewVRegs, FixedRegisters))</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  }</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="comment">// First try to split around a region spanning multiple blocks. RS_Split2</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <span class="comment">// ranges already made dubious progress with region splitting, so they go</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <span class="comment">// straight to single block splitting.</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  <span class="keywordflow">if</span> (getStage(VirtReg) &lt; RS_Split2) {</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg = tryRegionSplit(VirtReg, Order, NewVRegs);</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;    <span class="keywordflow">if</span> (PhysReg || !NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  }</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <span class="comment">// Then isolate blocks.</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  <span class="keywordflow">return</span> tryBlockSplit(VirtReg, Order, NewVRegs);</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;}</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">//                          Last Chance Recoloring</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/// Return true if \p reg has any tied def operand.</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="RegAllocGreedy_8cpp.html#a52a80d854cd5cff3ba2b98e4323eb125"> 2512</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="RegAllocGreedy_8cpp.html#a52a80d854cd5cff3ba2b98e4323eb125">hasTiedDef</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> reg) {</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">def_operands</a>(reg))</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    <span class="keywordflow">if</span> (MO.isTied())</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;}</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">/// mayRecolorAllInterferences - Check if the virtual registers that</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">/// interfere with \p VirtReg on \p PhysReg (or one of its aliases) may be</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">/// recolored to free \p PhysReg.</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">/// When true is returned, \p RecoloringCandidates has been augmented with all</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">/// the live intervals that need to be recolored in order to free \p PhysReg</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">/// for \p VirtReg.</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">/// \p FixedRegisters contains all the virtual registers that cannot be</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">/// recolored.</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;RAGreedy::mayRecolorAllInterferences(<span class="keywordtype">unsigned</span> PhysReg, <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;                                     SmallLISet &amp;RecoloringCandidates,</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;                                     <span class="keyword">const</span> SmallVirtRegSet &amp;FixedRegisters) {</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *CurRC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;Q = <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;query(VirtReg, *Units);</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    <span class="comment">// If there is LastChanceRecoloringMaxInterference or more interferences,</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="comment">// chances are one would not be recolorable.</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a6f175b9d3af1912b28cefdc5821aa564">collectInterferingVRegs</a>(<a class="code" href="RegAllocGreedy_8cpp.html#a009ddf86af210ec83ea172bca6c75001">LastChanceRecoloringMaxInterference</a>) &gt;=</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;        <a class="code" href="RegAllocGreedy_8cpp.html#a009ddf86af210ec83ea172bca6c75001">LastChanceRecoloringMaxInterference</a> &amp;&amp; !<a class="code" href="RegAllocGreedy_8cpp.html#a94edde32a7f9f43070bfd9248d4e82c6">ExhaustiveSearch</a>) {</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Early abort: too many interferences.\n&quot;</span>);</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;      CutOffInfo |= CO_Interf;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    }</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>().size(); i; --i) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *Intf = Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">interferingVRegs</a>()[i - 1];</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;      <span class="comment">// If Intf is done and sit on the same register class as VirtReg,</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;      <span class="comment">// it would not be recolorable as it is in the same state as VirtReg.</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;      <span class="comment">// However, if VirtReg has tied defs and Intf doesn&#39;t, then</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;      <span class="comment">// there is still a point in examining if it can be recolorable.</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;      <span class="keywordflow">if</span> (((getStage(*Intf) == RS_Done &amp;&amp;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;            <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) == CurRC) &amp;&amp;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;           !(<a class="code" href="RegAllocGreedy_8cpp.html#a52a80d854cd5cff3ba2b98e4323eb125">hasTiedDef</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp; !<a class="code" href="RegAllocGreedy_8cpp.html#a52a80d854cd5cff3ba2b98e4323eb125">hasTiedDef</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))) ||</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;          FixedRegisters.count(Intf-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>)) {</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Early abort: the interference is not recolorable.\n&quot;</span>);</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;      }</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;      RecoloringCandidates.insert(Intf);</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    }</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  }</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;}</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/// tryLastChanceRecoloring - Try to assign a color to \p VirtReg by recoloring</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">/// its interferences.</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/// Last chance recoloring chooses a color for \p VirtReg and recolors every</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/// virtual register that was using it. The recoloring process may recursively</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/// use the last chance recoloring. Therefore, when a virtual register has been</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">/// assigned a color by this mechanism, it is marked as Fixed, i.e., it cannot</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">/// be last-chance-recolored again during this recoloring &quot;session&quot;.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">/// E.g.,</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">/// Let</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/// vA can use {R1, R2    }</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/// vB can use {    R2, R3}</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">/// vC can use {R1        }</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/// Where vA, vB, and vC cannot be split anymore (they are reloads for</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/// instance) and they all interfere.</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/// vA is assigned R1</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/// vB is assigned R2</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/// vC tries to evict vA but vA is already done.</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/// Regular register allocation fails.</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/// Last chance recoloring kicks in:</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">/// vC does as if vA was evicted =&gt; vC uses R1.</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/// vC is marked as fixed.</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/// vA needs to find a color.</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">/// None are available.</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">/// vA cannot evict vC: vC is a fixed virtual register now.</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">/// vA does as if vB was evicted =&gt; vA uses R2.</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">/// vB needs to find a color.</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">/// R3 is available.</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">/// Recoloring =&gt; vC = R1, vA = R2, vB = R3</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/// \p Order defines the preferred allocation order for \p VirtReg.</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">/// \p NewRegs will contain any new virtual register that have been created</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/// (split, spill) during the process and that must be assigned.</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">/// \p FixedRegisters contains all the virtual registers that cannot be</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">/// recolored.</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">/// \p Depth gives the current depth of the last chance recoloring.</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">/// \return a physical register that can be used for VirtReg or ~0u if none</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">/// exists.</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryLastChanceRecoloring(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;                                           <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs,</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;                                           SmallVirtRegSet &amp;FixedRegisters,</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Try last chance recoloring for &quot;</span> &lt;&lt; VirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="comment">// Ranges must be Done.</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((getStage(VirtReg) &gt;= RS_Done || !VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>()) &amp;&amp;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;         <span class="stringliteral">&quot;Last chance recoloring should really be last chance&quot;</span>);</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="comment">// Set the max depth to LastChanceRecoloringMaxDepth.</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="comment">// We may want to reconsider that if we end up with a too large search space</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  <span class="comment">// for target with hundreds of registers.</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="comment">// Indeed, in that case we may want to cut the search space earlier.</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">if</span> (Depth &gt;= <a class="code" href="RegAllocGreedy_8cpp.html#aef2351da7506689fbca03a6ea2cf11de">LastChanceRecoloringMaxDepth</a> &amp;&amp; !<a class="code" href="RegAllocGreedy_8cpp.html#a94edde32a7f9f43070bfd9248d4e82c6">ExhaustiveSearch</a>) {</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Abort because max depth has been reached.\n&quot;</span>);</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    CutOffInfo |= CO_Depth;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    <span class="keywordflow">return</span> ~0u;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  }</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="comment">// Set of Live intervals that will need to be recolored.</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  SmallLISet RecoloringCandidates;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="comment">// Record the original mapping virtual register to physical register in case</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">// the recoloring fails.</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> VirtRegToPhysReg;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="comment">// Mark VirtReg as fixed, i.e., it will not be recolored pass this point in</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="comment">// this recoloring &quot;session&quot;.</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FixedRegisters.count(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>));</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  FixedRegisters.insert(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> CurrentNewVRegs;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a>();</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <span class="keywordflow">while</span> (<span class="keywordtype">unsigned</span> PhysReg = Order.<a class="code" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a>()) {</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Try to assign: &quot;</span> &lt;&lt; VirtReg &lt;&lt; <span class="stringliteral">&quot; to &quot;</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    RecoloringCandidates.clear();</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    VirtRegToPhysReg.<a class="code" href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">clear</a>();</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    CurrentNewVRegs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <span class="comment">// It is only possible to recolor virtual register interference.</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkInterference(VirtReg, PhysReg) &gt;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;        <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">LiveRegMatrix::IK_VirtReg</a>) {</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Some interferences are not with virtual registers.\n&quot;</span>);</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    }</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <span class="comment">// Early give up on this PhysReg if it is obvious we cannot recolor all</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    <span class="comment">// the interferences.</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    <span class="keywordflow">if</span> (!mayRecolorAllInterferences(PhysReg, VirtReg, RecoloringCandidates,</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;                                    FixedRegisters)) {</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Some interferences cannot be recolored.\n&quot;</span>);</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    }</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="comment">// RecoloringCandidates contains all the virtual registers that interfer</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;    <span class="comment">// with VirtReg on PhysReg (or one of its aliases).</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <span class="comment">// Enqueue them for recoloring and perform the actual recoloring.</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    PQueue RecoloringQueue;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="keywordflow">for</span> (SmallLISet::iterator It = RecoloringCandidates.begin(),</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;                              EndIt = RecoloringCandidates.end();</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;         It != EndIt; ++It) {</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;      <span class="keywordtype">unsigned</span> ItVirtReg = (*It)-&gt;reg;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;      enqueue(RecoloringQueue, *It);</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRM-&gt;hasPhys(ItVirtReg) &amp;&amp;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;             <span class="stringliteral">&quot;Interferences are supposed to be with allocated variables&quot;</span>);</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;      <span class="comment">// Record the current allocation.</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;      VirtRegToPhysReg[ItVirtReg] = VRM-&gt;getPhys(ItVirtReg);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;      <span class="comment">// unset the related struct.</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(**It);</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    }</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <span class="comment">// Do as if VirtReg was assigned to PhysReg so that the underlying</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="comment">// recoloring has the right information about the interferes and</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="comment">// available colors.</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;assign(VirtReg, PhysReg);</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="comment">// Save the current recoloring state.</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    <span class="comment">// If we cannot recolor all the interferences, we will have to start again</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    <span class="comment">// at this point for the next physical register.</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    SmallVirtRegSet SaveFixedRegisters(FixedRegisters);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <span class="keywordflow">if</span> (tryRecoloringCandidates(RecoloringQueue, CurrentNewVRegs,</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                                FixedRegisters, Depth)) {</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;      <span class="comment">// Push the queued vregs into the main queue.</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> NewVReg : CurrentNewVRegs)</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;        NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(NewVReg);</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;      <span class="comment">// Do not mess up with the global assignment process.</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;      <span class="comment">// I.e., VirtReg must be unassigned.</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(VirtReg);</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    }</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fail to assign: &quot;</span> &lt;&lt; VirtReg &lt;&lt; <span class="stringliteral">&quot; to &quot;</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;                      &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <span class="comment">// The recoloring attempt failed, undo the changes.</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    FixedRegisters = SaveFixedRegisters;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(VirtReg);</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="comment">// For a newly created vreg which is also in RecoloringCandidates,</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="comment">// don&#39;t add it to NewVRegs because its physical register will be restored</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="comment">// below. Other vregs in CurrentNewVRegs are created by calling</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    <span class="comment">// selectOrSplit and should be added into NewVRegs.</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;::iterator</a> Next = CurrentNewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(),</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;                                             End = CurrentNewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>();</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;         Next != End; ++Next) {</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      <span class="keywordflow">if</span> (RecoloringCandidates.count(&amp;LIS-&gt;getInterval(*Next)))</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;      NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*Next);</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    }</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordflow">for</span> (SmallLISet::iterator It = RecoloringCandidates.begin(),</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;                              EndIt = RecoloringCandidates.end();</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;         It != EndIt; ++It) {</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      <span class="keywordtype">unsigned</span> ItVirtReg = (*It)-&gt;reg;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;      <span class="keywordflow">if</span> (VRM-&gt;hasPhys(ItVirtReg))</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;        <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(**It);</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;      <span class="keywordtype">unsigned</span> ItPhysReg = VirtRegToPhysReg[ItVirtReg];</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;assign(**It, ItPhysReg);</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    }</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  }</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="comment">// Last chance recoloring did not worked either, give up.</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="keywordflow">return</span> ~0u;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;}</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/// tryRecoloringCandidates - Try to assign a new color to every register</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">/// in \RecoloringQueue.</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">/// \p NewRegs will contain any new virtual register created during the</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">/// recoloring process.</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">/// \p FixedRegisters[in/out] contains all the registers that have been</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">/// recolored.</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/// \return true if all virtual registers in RecoloringQueue were successfully</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">/// recolored, false otherwise.</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> RAGreedy::tryRecoloringCandidates(PQueue &amp;RecoloringQueue,</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs,</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;                                       SmallVirtRegSet &amp;FixedRegisters,</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;                                       <span class="keywordtype">unsigned</span> Depth) {</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <span class="keywordflow">while</span> (!RecoloringQueue.empty()) {</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI = dequeue(RecoloringQueue);</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Try to recolor: &quot;</span> &lt;&lt; *LI &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    PhysReg = selectOrSplitImpl(*LI, NewVRegs, FixedRegisters, Depth + 1);</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    <span class="comment">// When splitting happens, the live-range may actually be empty.</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;    <span class="comment">// In that case, this is okay to continue the recoloring even</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <span class="comment">// if we did not find an alternative color for it. Indeed,</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="comment">// there will not be anything to color for LI in the end.</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <span class="keywordflow">if</span> (PhysReg == ~0u || (!PhysReg &amp;&amp; !LI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>()))</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <span class="keywordflow">if</span> (!PhysReg) {</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Only empty live-range do not require a register&quot;</span>);</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Recoloring of &quot;</span> &lt;&lt; *LI</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; succeeded. Empty LI.\n&quot;</span>);</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    }</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Recoloring of &quot;</span> &lt;&lt; *LI</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; succeeded with: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;assign(*LI, PhysReg);</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    FixedRegisters.insert(LI-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  }</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;}</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">//                            Main Entry Point</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::selectOrSplit(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  CutOffInfo = CO_None;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  SmallVirtRegSet FixedRegisters;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <span class="keywordtype">unsigned</span> Reg = selectOrSplitImpl(VirtReg, NewVRegs, FixedRegisters);</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="keywordflow">if</span> (Reg == ~0U &amp;&amp; (CutOffInfo != CO_None)) {</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    uint8_t CutOffEncountered = CutOffInfo &amp; (CO_Depth | CO_Interf);</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    <span class="keywordflow">if</span> (CutOffEncountered == CO_Depth)</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;register allocation failed: maximum depth for recoloring &quot;</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;                    <span class="stringliteral">&quot;reached. Use -fexhaustive-register-search to skip &quot;</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;                    <span class="stringliteral">&quot;cutoffs&quot;</span>);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CutOffEncountered == CO_Interf)</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;register allocation failed: maximum interference for &quot;</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;                    <span class="stringliteral">&quot;recoloring reached. Use -fexhaustive-register-search &quot;</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;                    <span class="stringliteral">&quot;to skip cutoffs&quot;</span>);</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CutOffEncountered == (CO_Depth | CO_Interf))</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;register allocation failed: maximum interference and &quot;</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;                    <span class="stringliteral">&quot;depth for recoloring reached. Use &quot;</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;                    <span class="stringliteral">&quot;-fexhaustive-register-search to skip cutoffs&quot;</span>);</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  }</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;}</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">/// Using a CSR for the first time has a cost because it causes push|pop</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/// to be added to prologue|epilogue. Splitting a cold section of the live</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/// range can have lower cost than using the CSR for the first time;</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/// Spilling a live range in the cold path can have lower cost than using</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/// the CSR for the first time. Returns the physical register if we decide</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">/// to use the CSR; otherwise return 0.</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> RAGreedy::tryAssignCSRFirstTime(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;                                         <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> &amp;Order,</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;                                         <span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;CostPerUseLimit,</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;                                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs) {</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="keywordflow">if</span> (getStage(VirtReg) == RS_Spill &amp;&amp; VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>()) {</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <span class="comment">// We choose spill over using the CSR for the first time if the spill cost</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="comment">// is lower than CSRCost.</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    SA-&gt;analyze(&amp;VirtReg);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <span class="keywordflow">if</span> (calcSpillCost() &gt;= CSRCost)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="comment">// We are going to spill, set CostPerUseLimit to 1 to make sure that</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;    <span class="comment">// we will not use a callee-saved register in tryEvict.</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    CostPerUseLimit = 1;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  }</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keywordflow">if</span> (getStage(VirtReg) &lt; RS_Split) {</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    <span class="comment">// We choose pre-splitting over using the CSR for the first time if</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <span class="comment">// the cost of splitting is lower than CSRCost.</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    SA-&gt;analyze(&amp;VirtReg);</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keywordtype">unsigned</span> NumCands = 0;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> BestCost = CSRCost; <span class="comment">// Don&#39;t modify CSRCost.</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    <span class="keywordtype">unsigned</span> BestCand = calculateRegionSplitCost(VirtReg, Order, BestCost,</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;                                                 NumCands, <span class="keyword">true</span> <span class="comment">/*IgnoreCSR*/</span>);</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    <span class="keywordflow">if</span> (BestCand == <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>)</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;      <span class="comment">// Use the CSR if we can&#39;t find a region split below CSRCost.</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;    <span class="comment">// Perform the actual pre-splitting.</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    doRegionSplit(VirtReg, BestCand, <span class="keyword">false</span><span class="comment">/*HasCompact*/</span>, NewVRegs);</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;  }</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;  <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;}</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="keywordtype">void</span> RAGreedy::aboutToRemoveInterval(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI) {</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;  <span class="comment">// Do not keep invalid information around.</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;  SetOfBrokenHints.<a class="code" href="classllvm_1_1SetVector.html#a6357ff5654c7cbe5fed8516dc8328eb4">remove</a>(&amp;LI);</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;}</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="keywordtype">void</span> RAGreedy::initializeCSRCost() {</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <span class="comment">// We use the larger one out of the command-line option and the value report</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="comment">// by TRI.</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  CSRCost = <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a>(</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;      <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>((<span class="keywordtype">unsigned</span>)<a class="code" href="RegAllocGreedy_8cpp.html#a5e8e2e3e2d10cf57797626584ae01d51">CSRFirstTimeCost</a>, TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">getCSRFirstUseCost</a>()));</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  <span class="keywordflow">if</span> (!CSRCost.<a class="code" href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">getFrequency</a>())</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <span class="comment">// Raw cost is relative to Entry == 2^14; scale it appropriately.</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  uint64_t ActualEntry = MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a94d6e925ba8c5dd5bdf4fa1ad44ba5c0">getEntryFreq</a>();</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="keywordflow">if</span> (!ActualEntry) {</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    CSRCost = 0;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  }</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  uint64_t FixedEntry = 1 &lt;&lt; 14;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  <span class="keywordflow">if</span> (ActualEntry &lt; FixedEntry)</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    CSRCost *= <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a>(ActualEntry, FixedEntry);</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ActualEntry &lt;= UINT32_MAX)</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="comment">// Invert the fraction and divide.</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    CSRCost /= <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a>(FixedEntry, ActualEntry);</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="comment">// Can&#39;t use BranchProbability in general, since it takes 32-bit numbers.</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;    CSRCost = CSRCost.<a class="code" href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">getFrequency</a>() * (ActualEntry / FixedEntry);</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;}</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">/// Collect the hint info for \p Reg.</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/// The results are stored into \p Out.</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/// \p Out is not cleared before being populated.</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::collectHintInfo(<span class="keywordtype">unsigned</span> Reg, HintsInfo &amp;Out) {</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;reg_nodbg_instructions(Reg)) {</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="keywordflow">if</span> (!Instr.isFullCopy())</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;    <span class="comment">// Look for the other end of the copy.</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OtherReg = Instr.getOperand(0).getReg();</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    <span class="keywordflow">if</span> (OtherReg == Reg) {</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;      OtherReg = Instr.getOperand(1).getReg();</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;      <span class="keywordflow">if</span> (OtherReg == Reg)</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    }</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="comment">// Get the current assignment.</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OtherPhysReg = <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(OtherReg)</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;                                ? OtherReg</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;                                : VRM-&gt;getPhys(OtherReg);</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    <span class="comment">// Push the collected information.</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    Out.push_back(HintInfo(MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a7dd7fa8c0a91118934b08b516b6e9d37">getBlockFreq</a>(Instr.getParent()), OtherReg,</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;                           OtherPhysReg));</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  }</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;}</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">/// Using the given \p List, compute the cost of the broken hints if</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/// \p PhysReg was used.</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/// \return The cost of \p List for \p PhysReg.</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> RAGreedy::getBrokenHintFreq(<span class="keyword">const</span> HintsInfo &amp;<a class="code" href="RDFGraph_8cpp.html#a361dad1df3e6d9b5610d40dcf49204c5">List</a>,</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;                                           <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> Cost = 0;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> HintInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> : List) {</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.PhysReg != PhysReg)</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;      Cost += <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Freq;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;  }</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  <span class="keywordflow">return</span> Cost;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;}</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/// Using the register assigned to \p VirtReg, try to recolor</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">/// all the live ranges that are copy-related with \p VirtReg.</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">/// The recoloring is then propagated to all the live-ranges that have</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">/// been recolored and so on, until no more copies can be coalesced or</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">/// it is not profitable.</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/// For a given live range, profitability is determined by the sum of the</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/// frequencies of the non-identity copies it would introduce with the old</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/// and new register.</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::tryHintRecoloring(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) {</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <span class="comment">// We have a broken hint, check if it is possible to fix it by</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="comment">// reusing PhysReg for the copy-related live-ranges. Indeed, we evicted</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  <span class="comment">// some register and PhysReg may be available for the other live-ranges.</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> Visited;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 2&gt;</a> RecoloringCandidates;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  HintsInfo <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keywordtype">unsigned</span> Reg = VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg = VRM-&gt;getPhys(Reg);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="comment">// Start the recoloring algorithm from the input live-interval, then</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="comment">// it will propagate to the ones that are copy-related with it.</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  Visited.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Reg);</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  RecoloringCandidates.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying to reconcile hints for: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI)</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;                    &lt;&lt; <span class="charliteral">&#39;(&#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    Reg = RecoloringCandidates.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>();</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    <span class="comment">// We cannot recolor physical register.</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRM-&gt;hasPhys(Reg) &amp;&amp; <span class="stringliteral">&quot;We have unallocated variable!!&quot;</span>);</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;    <span class="comment">// Get the live interval mapped with this virtual register to be able</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;    <span class="comment">// to check for the interference with the new color.</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(Reg);</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CurrPhys = VRM-&gt;getPhys(Reg);</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <span class="comment">// Check that the new color matches the register class constraints and</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    <span class="comment">// that it is free for this live range.</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    <span class="keywordflow">if</span> (CurrPhys != PhysReg &amp;&amp; (!<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg)-&gt;contains(PhysReg) ||</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;                                <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;checkInterference(LI, PhysReg)))</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="charliteral">&#39;(&#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(CurrPhys, TRI)</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;) is recolorable.\n&quot;</span>);</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    <span class="comment">// Gather the hint info.</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    Info.clear();</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    collectHintInfo(Reg, Info);</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    <span class="comment">// Check if recoloring the live-range will increase the cost of the</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    <span class="comment">// non-identity copies.</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <span class="keywordflow">if</span> (CurrPhys != PhysReg) {</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Checking profitability:\n&quot;</span>);</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> OldCopiesCost = getBrokenHintFreq(Info, CurrPhys);</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;      <a class="code" href="classllvm_1_1BlockFrequency.html">BlockFrequency</a> NewCopiesCost = getBrokenHintFreq(Info, PhysReg);</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Old Cost: &quot;</span> &lt;&lt; OldCopiesCost.<a class="code" href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">getFrequency</a>()</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\nNew Cost: &quot;</span> &lt;&lt; NewCopiesCost.<a class="code" href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">getFrequency</a>()</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;                        &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;      <span class="keywordflow">if</span> (OldCopiesCost &lt; NewCopiesCost) {</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;=&gt; Not profitable.\n&quot;</span>);</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;      }</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;      <span class="comment">// At this point, the cost is either cheaper or equal. If it is</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;      <span class="comment">// equal, we consider this is profitable because it may expose</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;      <span class="comment">// more recoloring opportunities.</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;=&gt; Profitable.\n&quot;</span>);</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;      <span class="comment">// Recolor the live-range.</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;unassign(LI);</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;      <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;assign(LI, PhysReg);</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    }</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <span class="comment">// Push all copy-related live-ranges to keep reconciling the broken</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    <span class="comment">// hints.</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> HintInfo &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">HI</a> : Info) {</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;      <span class="keywordflow">if</span> (Visited.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">HI</a>.Reg).second)</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;        RecoloringCandidates.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">HI</a>.Reg);</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    }</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  } <span class="keywordflow">while</span> (!RecoloringCandidates.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>());</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;}</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">/// Try to recolor broken hints.</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/// Broken hints may be repaired by recoloring when an evicted variable</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/// freed up a register for a larger live-range.</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">/// Consider the following example:</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/// BB1:</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">///   a =</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">///   b =</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/// BB2:</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">///   ...</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">///   = b</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment">///   = a</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">/// Let us assume b gets split:</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">/// BB1:</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">///   a =</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">///   b =</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">/// BB2:</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">///   c = b</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">///   ...</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">///   d = c</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">///   = d</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">///   = a</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">/// Because of how the allocation work, b, c, and d may be assigned different</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment">/// colors. Now, if a gets evicted later:</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">/// BB1:</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">///   a =</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">///   st a, SpillSlot</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">///   b =</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">/// BB2:</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">///   c = b</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">///   ...</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">///   d = c</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">///   = d</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">///   e = ld SpillSlot</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment">///   = e</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">/// This is likely that we can assign the same register for b, c, and d,</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">/// getting rid of 2 copies.</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> RAGreedy::tryHintsRecoloring() {</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI : SetOfBrokenHints) {</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(LI-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;           <span class="stringliteral">&quot;Recoloring is possible only for virtual registers&quot;</span>);</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    <span class="comment">// Some dead defs may be around (e.g., because of debug uses).</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    <span class="comment">// Ignore those.</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;    <span class="keywordflow">if</span> (!VRM-&gt;hasPhys(LI-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>))</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;    tryHintRecoloring(*LI);</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  }</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;}</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="keywordtype">unsigned</span> RAGreedy::selectOrSplitImpl(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NewVRegs,</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;                                     SmallVirtRegSet &amp;FixedRegisters,</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;                                     <span class="keywordtype">unsigned</span> Depth) {</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;  <span class="keywordtype">unsigned</span> CostPerUseLimit = ~0u;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <span class="comment">// First try assigning a free register.</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <a class="code" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> Order(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, *VRM, RegClassInfo, <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>);</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> PhysReg = tryAssign(VirtReg, Order, NewVRegs, FixedRegisters)) {</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <span class="comment">// If VirtReg got an assignment, the eviction info is no longre relevant.</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;    LastEvicted.clearEvicteeInfo(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;    <span class="comment">// When NewVRegs is not empty, we may have made decisions such as evicting</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    <span class="comment">// a virtual register, go with the earlier decisions and use the physical</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="comment">// register.</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    <span class="keywordflow">if</span> (CSRCost.<a class="code" href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">getFrequency</a>() &amp;&amp; isUnusedCalleeSavedReg(PhysReg) &amp;&amp;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;        NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;      <span class="keywordtype">unsigned</span> CSRReg = tryAssignCSRFirstTime(VirtReg, Order, PhysReg,</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;                                              CostPerUseLimit, NewVRegs);</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;      <span class="keywordflow">if</span> (CSRReg || !NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;        <span class="comment">// Return now if we decide to use a CSR or create new vregs due to</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;        <span class="comment">// pre-splitting.</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;        <span class="keywordflow">return</span> CSRReg;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  }</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;  LiveRangeStage Stage = getStage(VirtReg);</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; StageName[Stage] &lt;&lt; <span class="stringliteral">&quot; Cascade &quot;</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;                    &lt;&lt; ExtraRegInfo[VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>].Cascade &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="comment">// Try to evict a less worthy live range, but only for ranges from the primary</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  <span class="comment">// queue. The RS_Split ranges already failed to do this, and they should not</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <span class="comment">// get a second chance until they have been split.</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">if</span> (Stage != RS_Split)</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> PhysReg =</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;            tryEvict(VirtReg, Order, NewVRegs, CostPerUseLimit,</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;                     FixedRegisters)) {</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;      <span class="keywordtype">unsigned</span> Hint = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getSimpleHint(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;      <span class="comment">// If VirtReg has a hint and that hint is broken record this</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;      <span class="comment">// virtual register as a recoloring candidate for broken hint.</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="comment">// Indeed, since we evicted a variable in its neighborhood it is</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;      <span class="comment">// likely we can at least partially recolor some of the</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;      <span class="comment">// copy-related live-ranges.</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;      <span class="keywordflow">if</span> (Hint &amp;&amp; Hint != PhysReg)</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;        SetOfBrokenHints.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;VirtReg);</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;      <span class="comment">// If VirtReg eviction someone, the eviction info for it as an evictee is</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;      <span class="comment">// no longre relevant.</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;      LastEvicted.clearEvicteeInfo(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    }</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) &amp;&amp; <span class="stringliteral">&quot;Cannot append to existing NewVRegs&quot;</span>);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <span class="comment">// The first time we see a live range, don&#39;t try to split or spill.</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  <span class="comment">// Wait until the second time, when all smaller ranges have been allocated.</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  <span class="comment">// This gives a better picture of the interference to split around.</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <span class="keywordflow">if</span> (Stage &lt; RS_Split) {</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    setStage(VirtReg, RS_Split);</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;wait for second round\n&quot;</span>);</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;    NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;  }</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  <span class="keywordflow">if</span> (Stage &lt; RS_Spill) {</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    <span class="comment">// Try splitting VirtReg or interferences.</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="keywordtype">unsigned</span> NewVRegSizeBefore = NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg = trySplit(VirtReg, Order, NewVRegs, FixedRegisters);</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    <span class="keywordflow">if</span> (PhysReg || (NewVRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() - NewVRegSizeBefore)) {</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <span class="comment">// If VirtReg got split, the eviction info is no longre relevant.</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;      LastEvicted.clearEvicteeInfo(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;      <span class="keywordflow">return</span> PhysReg;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;    }</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  }</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  <span class="comment">// If we couldn&#39;t allocate a register from spilling, there is probably some</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <span class="comment">// invalid inline assembly. The base class will report it.</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="keywordflow">if</span> (Stage &gt;= RS_Done || !VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">isSpillable</a>())</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <span class="keywordflow">return</span> tryLastChanceRecoloring(VirtReg, Order, NewVRegs, FixedRegisters,</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;                                   Depth);</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <span class="comment">// Finally spill VirtReg itself.</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RegAllocGreedy_8cpp.html#a9cff73946bef9e74df9c4ae19f065144">EnableDeferredSpilling</a> &amp;&amp; getStage(VirtReg) &lt; RS_Memory) {</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <span class="comment">// TODO: This is experimental and in particular, we do not model</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <span class="comment">// the live range splitting done by spilling correctly.</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="comment">// We would need a deep integration with the spiller to do the</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <span class="comment">// right thing here. Anyway, that is still good for early testing.</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    setStage(VirtReg, RS_Memory);</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Do as if this register is in memory\n&quot;</span>);</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;    <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(<span class="stringliteral">&quot;spill&quot;</span>, <span class="stringliteral">&quot;Spiller&quot;</span>, TimerGroupName,</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;                       TimerGroupDescription, <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;    <a class="code" href="classllvm_1_1LiveRangeEdit.html">LiveRangeEdit</a> LRE(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, <span class="keyword">this</span>, &amp;DeadRemats);</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    spiller().spill(LRE);</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    setStage(NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), NewVRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), RS_Done);</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    <span class="comment">// Tell LiveDebugVariables about the new ranges. Ranges not being covered by</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="comment">// the new regs are kept in LDV (still mapping to the old register), until</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;    <span class="comment">// we rewrite spilled locations in LDV at a later stage.</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    DebugVars-&gt;<a class="code" href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">splitRegister</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, LRE.<a class="code" href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">regs</a>(), *LIS);</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;    <span class="keywordflow">if</span> (VerifyEnabled)</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">verify</a>(<span class="keyword">this</span>, <span class="stringliteral">&quot;After spilling&quot;</span>);</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  }</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  <span class="comment">// The live virtual register requesting allocation was spilled, so tell</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <span class="comment">// the caller not to allocate anything during this round.</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;}</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="keywordtype">void</span> RAGreedy::reportNumberOfSplillsReloads(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *L, <span class="keywordtype">unsigned</span> &amp;Reloads,</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;FoldedReloads,</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;Spills,</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;FoldedSpills) {</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  Reloads = 0;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  FoldedReloads = 0;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  Spills = 0;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  FoldedSpills = 0;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="comment">// Sum up the spill and reloads in subloops.</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *SubLoop : *L) {</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;    <span class="keywordtype">unsigned</span> SubReloads;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordtype">unsigned</span> SubFoldedReloads;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;    <span class="keywordtype">unsigned</span> SubSpills;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    <span class="keywordtype">unsigned</span> SubFoldedSpills;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    reportNumberOfSplillsReloads(SubLoop, SubReloads, SubFoldedReloads,</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;                                 SubSpills, SubFoldedSpills);</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    Reloads += SubReloads;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;    FoldedReloads += SubFoldedReloads;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    Spills += SubSpills;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    FoldedSpills += SubFoldedSpills;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;  }</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;  <span class="keywordtype">int</span> FI;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB : L-&gt;getBlocks())</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    <span class="comment">// Handle blocks that were not included in subloops.</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <span class="keywordflow">if</span> (Loops-&gt;<a class="code" href="classllvm_1_1MachineLoopInfo.html#aa62155b3e041c8a6c1742e1552c99649">getLoopFor</a>(MBB) == L)</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : *MBB) {</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;        <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const MachineMemOperand *, 2&gt;</a> Accesses;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;        <span class="keyword">auto</span> isSpillSlotAccess = [&amp;MFI](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *A) {</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;          <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;              cast&lt;FixedStackPseudoSourceValue&gt;(A-&gt;getPseudoValue())</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;                  -&gt;getFrameIndex());</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        };</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;        <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI) &amp;&amp; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(FI))</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;          ++Reloads;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a78d19dd66e391c2d459e17b41c56fb33">hasLoadFromStackSlot</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Accesses) &amp;&amp;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;                 <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(Accesses, isSpillSlotAccess))</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;          ++FoldedReloads;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI) &amp;&amp;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;                 MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(FI))</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;          ++Spills;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#adef46335721262b2584cc9eac8a06396">hasStoreToStackSlot</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Accesses) &amp;&amp;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;                 <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(Accesses, isSpillSlotAccess))</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;          ++FoldedSpills;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      }</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <span class="keywordflow">if</span> (Reloads || FoldedReloads || Spills || FoldedSpills) {</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    <span class="keyword">using namespace </span>ore;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    ORE-&gt;<a class="code" href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a22cabb597d4f9e140fa9184491f7a33f">emit</a>([&amp;]() {</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;      <a class="code" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> R(<a class="code" href="RegAllocGreedy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, <span class="stringliteral">&quot;LoopSpillReload&quot;</span>,</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;                                        L-&gt;getStartLoc(), L-&gt;getHeader());</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;      <span class="keywordflow">if</span> (Spills)</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;        R &lt;&lt; <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>(<span class="stringliteral">&quot;NumSpills&quot;</span>, Spills) &lt;&lt; <span class="stringliteral">&quot; spills &quot;</span>;</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;      <span class="keywordflow">if</span> (FoldedSpills)</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;        R &lt;&lt; <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>(<span class="stringliteral">&quot;NumFoldedSpills&quot;</span>, FoldedSpills) &lt;&lt; <span class="stringliteral">&quot; folded spills &quot;</span>;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      <span class="keywordflow">if</span> (Reloads)</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;        R &lt;&lt; <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>(<span class="stringliteral">&quot;NumReloads&quot;</span>, Reloads) &lt;&lt; <span class="stringliteral">&quot; reloads &quot;</span>;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;      <span class="keywordflow">if</span> (FoldedReloads)</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;        R &lt;&lt; <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>(<span class="stringliteral">&quot;NumFoldedReloads&quot;</span>, FoldedReloads) &lt;&lt; <span class="stringliteral">&quot; folded reloads &quot;</span>;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;      R &lt;&lt; <span class="stringliteral">&quot;generated in loop&quot;</span>;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;      <span class="keywordflow">return</span> R;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    });</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  }</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;}</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="keywordtype">bool</span> RAGreedy::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** GREEDY REGISTER ALLOCATION **********\n&quot;</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;********** Function: &quot;</span> &lt;&lt; mf.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  MF = &amp;mf;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  TRI = MF-&gt;getSubtarget().getRegisterInfo();</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  TII = MF-&gt;getSubtarget().getInstrInfo();</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  RCI.<a class="code" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a>(mf);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  EnableLocalReassign = <a class="code" href="RegAllocGreedy_8cpp.html#aecb00c100b628d303422bd5c8bd2188a">EnableLocalReassignment</a> ||</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;                        MF-&gt;getSubtarget().enableRALocalReassignment(</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;                            MF-&gt;getTarget().getOptLevel());</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  EnableAdvancedRASplitCost =</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <a class="code" href="RegAllocGreedy_8cpp.html#adc30fdf46d2a7474b8ef3c3f2bacbef0">ConsiderLocalIntervalCost</a>.getNumOccurrences()</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;          ? <a class="code" href="RegAllocGreedy_8cpp.html#adc30fdf46d2a7474b8ef3c3f2bacbef0">ConsiderLocalIntervalCost</a></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;          : MF-&gt;getSubtarget().enableAdvancedRASplitCost();</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <span class="keywordflow">if</span> (VerifyEnabled)</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    MF-&gt;verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;Before greedy register allocator&quot;</span>);</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">RegAllocBase::init</a>(getAnalysis&lt;VirtRegMap&gt;(),</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;                     getAnalysis&lt;LiveIntervals&gt;(),</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;                     getAnalysis&lt;LiveRegMatrix&gt;());</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  Indexes = &amp;getAnalysis&lt;SlotIndexes&gt;();</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  MBFI = &amp;getAnalysis&lt;MachineBlockFrequencyInfo&gt;();</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  DomTree = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  ORE = &amp;getAnalysis&lt;MachineOptimizationRemarkEmitterPass&gt;().getORE();</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  SpillerInstance.reset(<a class="code" href="namespacellvm.html#abc755629d1844132f222498e5c454d9b">createInlineSpiller</a>(*<span class="keyword">this</span>, *MF, *VRM));</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  Loops = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  Bundles = &amp;getAnalysis&lt;EdgeBundles&gt;();</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  SpillPlacer = &amp;getAnalysis&lt;SpillPlacement&gt;();</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  DebugVars = &amp;getAnalysis&lt;LiveDebugVariables&gt;();</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  AA = &amp;getAnalysis&lt;AAResultsWrapperPass&gt;().getAAResults();</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  initializeCSRCost();</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <a class="code" href="namespacellvm.html#a2126563f368679e20a4d879569faba62">calculateSpillWeightsAndHints</a>(*LIS, mf, VRM, *Loops, *MBFI);</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(LIS-&gt;dump());</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  SA.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1SplitAnalysis.html">SplitAnalysis</a>(*VRM, *LIS, *Loops));</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  SE.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1SplitEditor.html">SplitEditor</a>(*SA, *AA, *LIS, *VRM, *DomTree, *MBFI));</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  ExtraRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">resize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getNumVirtRegs());</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  NextCascade = 1;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  IntfCache.<a class="code" href="classllvm_1_1InterferenceCache.html#ab38709b6381c94c86009803845a1012d">init</a>(MF, <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;getLiveUnions(), Indexes, LIS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  GlobalCand.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(32);  <span class="comment">// This will grow as needed.</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  SetOfBrokenHints.<a class="code" href="classllvm_1_1SetVector.html#a96bda22e654a59fec0620767b56dd53f">clear</a>();</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  LastEvicted.clear();</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  allocatePhysRegs();</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  tryHintsRecoloring();</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  postOptimization();</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  reportNumberOfSplillsReloads();</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  releaseMemory();</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;}</div><div class="ttc" id="classllvm_1_1AllocationOrder_html_a05ed74db9aaf7e001cf35aa33a07a356"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html#a05ed74db9aaf7e001cf35aa33a07a356">llvm::AllocationOrder::isHint</a></div><div class="ttdeci">bool isHint() const</div><div class="ttdoc">Return true if the last register returned from next() was a preferred register. </div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00087">AllocationOrder.h:87</a></div></div>
<div class="ttc" id="namespacellvm_html_a129b2a239482c3627a10701876672165"><div class="ttname"><a href="namespacellvm.html#a129b2a239482c3627a10701876672165">llvm::lower_bound</a></div><div class="ttdeci">auto lower_bound(R &amp;&amp;Range, T &amp;&amp;Value) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::lower_bound which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01278">STLExtras.h:1278</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a6bc2b53fce3b1d8975eea027d8a8eb90"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a6bc2b53fce3b1d8975eea027d8a8eb90">llvm::ArrayRef::front</a></div><div class="ttdeci">const T &amp; front() const</div><div class="ttdoc">front - Get the first element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00161">ArrayRef.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ab392ca53d3a327c45d7ed21f8fab9f4ca0d0c291488b64cffb191fda8a4e90ef0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ab392ca53d3a327c45d7ed21f8fab9f4ca0d0c291488b64cffb191fda8a4e90ef0">llvm::SlotIndex::InstrDist</a></div><div class="ttdoc">The default distance between instructions as returned by distance(). </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00137">SlotIndexes.h:137</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a66ff664a97cd3c30de7e873335a0c075"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">llvm::LiveRange::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00373">LiveInterval.h:373</a></div></div>
<div class="ttc" id="MapVector_8h_html"><div class="ttname"><a href="MapVector_8h.html">MapVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html_a04d65cd676f91684c4babb8388e752f7"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html#a04d65cd676f91684c4babb8388e752f7">llvm::InterferenceCache::Cursor::setPhysReg</a></div><div class="ttdeci">void setPhysReg(InterferenceCache &amp;Cache, unsigned PhysReg)</div><div class="ttdoc">setPhysReg - Point this cursor to PhysReg&amp;#39;s interference. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00212">InterferenceCache.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegAuxInfo_html"><div class="ttname"><a href="classllvm_1_1VirtRegAuxInfo.html">llvm::VirtRegAuxInfo</a></div><div class="ttdoc">Calculate auxiliary information for a virtual register such as its spill weight and allocation hint...</div><div class="ttdef"><b>Definition:</b> <a href="CalcSpillWeights_8h_source.html#l00046">CalcSpillWeights.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a4ec9ddf8db4481c798f557e8af82693f"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">llvm::LiveInterval::reg</a></div><div class="ttdeci">const unsigned reg</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00708">LiveInterval.h:708</a></div></div>
<div class="ttc" id="namespacellvm_1_1ore_html_a8f5533240c6722d987a2443cba42019d"><div class="ttname"><a href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">llvm::ore::NV</a></div><div class="ttdeci">DiagnosticInfoOptimizationBase::Argument NV</div><div class="ttdef"><b>Definition:</b> <a href="OptimizationRemarkEmitter_8h_source.html#l00126">OptimizationRemarkEmitter.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1EdgeBundles_html_a82ab46612904a1a2bbacf62facbfc306"><div class="ttname"><a href="classllvm_1_1EdgeBundles.html#a82ab46612904a1a2bbacf62facbfc306">llvm::EdgeBundles::getBundle</a></div><div class="ttdeci">unsigned getBundle(unsigned N, bool Out) const</div><div class="ttdoc">getBundle - Return the ingoing (Out = false) or outgoing (Out = true) bundle number for basic block N...</div><div class="ttdef"><b>Definition:</b> <a href="EdgeBundles_8h_source.html#l00042">EdgeBundles.h:42</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_aa94e57689dd16c1c4de909511f1b2ea8"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#aa94e57689dd16c1c4de909511f1b2ea8">llvm::SlotIndex::getBaseIndex</a></div><div class="ttdeci">SlotIndex getBaseIndex() const</div><div class="ttdoc">Returns the base index for associated with this index. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00241">SlotIndexes.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00244">AArch64BaseInfo.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1AllocationOrder_html_ab421e1f5c9e90bb8dd6ad25b13f35ac7"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">llvm::AllocationOrder::rewind</a></div><div class="ttdeci">void rewind()</div><div class="ttdoc">Start over from the beginning. </div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00084">AllocationOrder.h:84</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a140a96e49ab5e53e99c3233291d98eb4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00075">TargetRegisterInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_aab36927882fbfdcbb860d87fd9c30da8"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab36927882fbfdcbb860d87fd9c30da8">llvm::ArrayRef::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00146">ArrayRef.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af649bbd13ab113aa88f7df6c918b6832"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af649bbd13ab113aa88f7df6c918b6832">llvm::MachineBasicBlock::instr_front</a></div><div class="ttdeci">MachineInstr &amp; instr_front()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00190">MachineBasicBlock.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca043a091e52f465df92623f5f17477837">llvm::SpillPlacement::MustSpill</a></div><div class="ttdoc">A register is impossible, variable must be spilled. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00085">SpillPlacement.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a58dc840fc84420b7f0b773794b8101c1"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">llvm::SmallVectorTemplateCommon&lt; T &gt;::front</a></div><div class="ttdeci">reference front()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00157">SmallVector.h:157</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_af1353a17773a288b8267a56a787233df"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#af1353a17773a288b8267a56a787233df">greedy</a></div><div class="ttdeci">greedy</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00578">RegAllocGreedy.cpp:578</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_adc30fdf46d2a7474b8ef3c3f2bacbef0"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#adc30fdf46d2a7474b8ef3c3f2bacbef0">ConsiderLocalIntervalCost</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ConsiderLocalIntervalCost(&quot;consider-local-interval-cost&quot;, cl::Hidden, cl::desc(&quot;Consider the cost of local intervals created by a split &quot; &quot;candidate when choosing the best split candidate.&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1SplitEditor_html_ad485b75a455867847a669a3f942cbcb7a7bfb05c8742572ff98fd4f226bb0aede"><div class="ttname"><a href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7a7bfb05c8742572ff98fd4f226bb0aede">llvm::SplitEditor::SM_Speed</a></div><div class="ttdoc">SM_Speed - Overlap intervals to minimize the expected execution frequency of the inserted copies...</div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00292">SplitKit.h:292</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4c0decb9e6541782856afe10031ec764"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">llvm::TargetRegisterInfo::getCostPerUse</a></div><div class="ttdeci">unsigned getCostPerUse(unsigned RegNo) const</div><div class="ttdoc">Return the additional cost of using this register instead of other registers in its class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00327">TargetRegisterInfo.h:327</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1Spiller_html"><div class="ttname"><a href="classllvm_1_1Spiller.html">llvm::Spiller</a></div><div class="ttdoc">Spiller interface. </div><div class="ttdef"><b>Definition:</b> <a href="Spiller_8h_source.html#l00023">Spiller.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1BlockFrequency_html_a8e9ed6b20c2503f66f1fd0725297aedc"><div class="ttname"><a href="classllvm_1_1BlockFrequency.html#a8e9ed6b20c2503f66f1fd0725297aedc">llvm::BlockFrequency::getFrequency</a></div><div class="ttdeci">uint64_t getFrequency() const</div><div class="ttdoc">Returns the frequency as a fixpoint number scaled by the entry frequency. </div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequency_8h_source.html#l00035">BlockFrequency.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_a2ef80e68e8ebc6f8e778d811cc48f67f"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a2ef80e68e8ebc6f8e778d811cc48f67f">llvm::SplitAnalysis::BlockInfo::FirstDef</a></div><div class="ttdeci">SlotIndex FirstDef</div><div class="ttdoc">First non-phi valno-&gt;def, or SlotIndex(). </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00124">SplitKit.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html">llvm::MachineBlockFrequencyInfo</a></div><div class="ttdoc">MachineBlockFrequencyInfo pass uses BlockFrequencyInfoImpl implementation to estimate machine basic b...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8h_source.html#l00033">MachineBlockFrequencyInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a730899298a72e0d39ec402dd5d11c099"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">llvm::TargetRegisterInfo::reverseLocalAssignment</a></div><div class="ttdeci">virtual bool reverseLocalAssignment() const</div><div class="ttdoc">Allow the target to reverse allocation order of local live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00807">TargetRegisterInfo.h:807</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1AllocationOrder_html_ac593b0cc4a826344cec32ebd8818ef4a"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">llvm::AllocationOrder::next</a></div><div class="ttdeci">unsigned next(unsigned Limit=0)</div><div class="ttdoc">Return the next physical register in the allocation order, or 0. </div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00054">AllocationOrder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LiveDebugVariables_html"><div class="ttname"><a href="classllvm_1_1LiveDebugVariables.html">llvm::LiveDebugVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveDebugVariables_8h_source.html#l00032">LiveDebugVariables.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00151">SlotIndexes.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_a91e369c69114956a3ca7a235416b7c1f"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#a91e369c69114956a3ca7a235416b7c1f">llvm::LiveRangeEdit::regs</a></div><div class="ttdeci">ArrayRef&lt; unsigned &gt; regs() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00175">LiveRangeEdit.h:175</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1IntervalMap_1_1const__iterator_html_a548db093f880ebc0c1706229e898c2f2"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html#a548db093f880ebc0c1706229e898c2f2">llvm::IntervalMap::const_iterator::valid</a></div><div class="ttdeci">bool valid() const</div><div class="ttdoc">valid - Return true if the current position is valid, false for end(). </div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01358">IntervalMap.h:1358</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="namespacellvm_html_a49f025daa41e4dd7e1c60bc89fbfd070"><div class="ttname"><a href="namespacellvm.html#a49f025daa41e4dd7e1c60bc89fbfd070">llvm::RAGreedyID</a></div><div class="ttdeci">char &amp; RAGreedyID</div><div class="ttdoc">Greedy register allocator. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00561">RegAllocGreedy.cpp:561</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="LiveIntervalUnion_8h_html"><div class="ttname"><a href="LiveIntervalUnion_8h.html">LiveIntervalUnion.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_1_1Delegate_html"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit_1_1Delegate.html">llvm::LiveRangeEdit::Delegate</a></div><div class="ttdoc">Callback methods for LiveRangeEdit owners. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00048">LiveRangeEdit.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="SpillPlacement_8h_html"><div class="ttname"><a href="SpillPlacement_8h.html">SpillPlacement.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a9cff73946bef9e74df9c4ae19f065144"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a9cff73946bef9e74df9c4ae19f065144">EnableDeferredSpilling</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableDeferredSpilling(&quot;enable-deferred-spilling&quot;, cl::Hidden, cl::desc(&quot;Instead of spilling a variable right away, defer the actual &quot; &quot;code insertion to the end of the allocation. That way the &quot; &quot;allocator might still find a suitable coloring for this &quot; &quot;variable because of other evicted variables.&quot;), cl::init(false))</div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00082">RegAllocGreedy.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1EdgeBundles_html_a7ab56f64eaf1bdd1911ec7ecf75bf78d"><div class="ttname"><a href="classllvm_1_1EdgeBundles.html#a7ab56f64eaf1bdd1911ec7ecf75bf78d">llvm::EdgeBundles::getBlocks</a></div><div class="ttdeci">ArrayRef&lt; unsigned &gt; getBlocks(unsigned Bundle) const</div><div class="ttdoc">getBlocks - Return an array of blocks that are connected to Bundle. </div><div class="ttdef"><b>Definition:</b> <a href="EdgeBundles_8h_source.html#l00048">EdgeBundles.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a19695ead28a0fbdcea66c6253aebc44f"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a19695ead28a0fbdcea66c6253aebc44f">llvm::SlotIndex::isEarlierInstr</a></div><div class="ttdeci">static bool isEarlierInstr(SlotIndex A, SlotIndex B)</div><div class="ttdoc">isEarlierInstr - Return true if A refers to an instruction earlier than B. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00203">SlotIndexes.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_a08d65216af6fc79fe34347db3b9d8e75"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a08d65216af6fc79fe34347db3b9d8e75">llvm::SlotIndexes::getLastIndex</a></div><div class="ttdeci">SlotIndex getLastIndex()</div><div class="ttdoc">Returns the base index of the last slot in this analysis. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00374">SlotIndexes.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitter_html_a22cabb597d4f9e140fa9184491f7a33f"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitter.html#a22cabb597d4f9e140fa9184491f7a33f">llvm::MachineOptimizationRemarkEmitter::emit</a></div><div class="ttdeci">void emit(DiagnosticInfoOptimizationBase &amp;OptDiag)</div><div class="ttdoc">Emit an optimization remark. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8cpp_source.html#l00049">MachineOptimizationRemarkEmitter.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="HexagonHardwareLoops_8cpp_html_ada7c1594a393ede3ce32602d64d7ddb2"><div class="ttname"><a href="HexagonHardwareLoops_8cpp.html#ada7c1594a393ede3ce32602d64d7ddb2">Loops</a></div><div class="ttdeci">Hexagon Hardware Loops</div><div class="ttdef"><b>Definition:</b> <a href="HexagonHardwareLoops_8cpp_source.html#l00371">HexagonHardwareLoops.cpp:371</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a121070ba7388da52c72cbb1929ebd594"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a121070ba7388da52c72cbb1929ebd594">Hysteresis</a></div><div class="ttdeci">const float Hysteresis</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00595">RegAllocGreedy.cpp:595</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a35bbc237e4a675c5332103ac6e7dcce1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">llvm::BitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Removes all bits from the bitvector. Does not change capacity. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00366">BitVector.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_aa1555194b9f176612b04fbd38f49b40d"><div class="ttname"><a href="classllvm_1_1LiveRange.html#aa1555194b9f176612b04fbd38f49b40d">llvm::LiveRange::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00291">LiveInterval.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html">llvm::LiveIntervalUnion::Query</a></div><div class="ttdoc">Query interferences between a single live virtual register and a live interval union. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00109">LiveIntervalUnion.h:109</a></div></div>
<div class="ttc" id="RegAllocRegistry_8h_html"><div class="ttname"><a href="RegAllocRegistry_8h.html">RegAllocRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a2bd552babf3d34952ed159b653515b5e"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a2bd552babf3d34952ed159b653515b5e">llvm::SpillPlacement::addPrefSpill</a></div><div class="ttdeci">void addPrefSpill(ArrayRef&lt; unsigned &gt; Blocks, bool Strong)</div><div class="ttdoc">addPrefSpill - Add PrefSpill constraints to all blocks listed. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00286">SpillPlacement.cpp:286</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a759e72b25878315071a34bf7f3f0e8af"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; HugeSizeForSplit(&quot;huge-size-for-split&quot;, cl::Hidden, cl::desc(&quot;A threshold of live range size which may cause &quot; &quot;high compile time cost in global splitting.&quot;), cl::init(5000))</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_aef2351da7506689fbca03a6ea2cf11de"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#aef2351da7506689fbca03a6ea2cf11de">LastChanceRecoloringMaxDepth</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; LastChanceRecoloringMaxDepth(&quot;lcr-max-depth&quot;, cl::Hidden, cl::desc(&quot;Last chance recoloring max depth&quot;), cl::init(5))</div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a435b043e417bb3f4fc9ac0f6e0c6ebc8"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a435b043e417bb3f4fc9ac0f6e0c6ebc8">llvm::SpillPlacement::scanActiveBundles</a></div><div class="ttdeci">bool scanActiveBundles()</div><div class="ttdoc">scanActiveBundles - Perform an initial scan of all bundles activated by addConstraints and addLinks...</div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00319">SpillPlacement.cpp:319</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_html_ab38709b6381c94c86009803845a1012d"><div class="ttname"><a href="classllvm_1_1InterferenceCache.html#ab38709b6381c94c86009803845a1012d">llvm::InterferenceCache::init</a></div><div class="ttdeci">void init(MachineFunction *mf, LiveIntervalUnion *liuarray, SlotIndexes *indexes, LiveIntervals *lis, const TargetRegisterInfo *tri)</div><div class="ttdoc">init - Prepare cache for a new function. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8cpp_source.html#l00054">InterferenceCache.cpp:54</a></div></div>
<div class="ttc" id="structllvm_1_1NamedRegionTimer_html"><div class="ttname"><a href="structllvm_1_1NamedRegionTimer.html">llvm::NamedRegionTimer</a></div><div class="ttdoc">This class is basically a combination of TimeRegion and Timer. </div><div class="ttdef"><b>Definition:</b> <a href="Timer_8h_source.html#l00160">Timer.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a50035f4bfc897ff48d96e913022a0c74"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a50035f4bfc897ff48d96e913022a0c74">llvm::SpillPlacement::getRecentPositive</a></div><div class="ttdeci">ArrayRef&lt; unsigned &gt; getRecentPositive()</div><div class="ttdoc">getRecentPositive - Return an array of bundles that became positive during the previous call to scanA...</div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00139">SpillPlacement.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a757fd6afba0f531db70e78e057d147c6"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">llvm::LiveRange::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00215">LiveInterval.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1AllocationOrder_html"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html">llvm::AllocationOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00029">AllocationOrder.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_aecb00c100b628d303422bd5c8bd2188a"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#aecb00c100b628d303422bd5c8bd2188a">EnableLocalReassignment</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLocalReassignment(&quot;enable-local-reassign&quot;, cl::Hidden, cl::desc(&quot;Local reassignment can yield better allocation decisions, but &quot; &quot;may be compile time intensive&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a8d70270c78d36ddb40a8b782e141b63a"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a8d70270c78d36ddb40a8b782e141b63a">llvm::SpillPlacement::iterate</a></div><div class="ttdeci">void iterate()</div><div class="ttdoc">iterate - Update the network iteratively until convergence, or new bundles are found. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00342">SpillPlacement.cpp:342</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab0998c7fe61b171f56085f5e70c42b0c"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab0998c7fe61b171f56085f5e70c42b0c">llvm::cl::NotHidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00147">CommandLine.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1IntervalMap_1_1iterator_html"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1iterator.html">llvm::IntervalMap::iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01520">IntervalMap.h:1520</a></div></div>
<div class="ttc" id="LiveStacks_8h_html"><div class="ttname"><a href="LiveStacks_8h.html">LiveStacks.h</a></div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a6357ff5654c7cbe5fed8516dc8328eb4"><div class="ttname"><a href="classllvm_1_1SetVector.html#a6357ff5654c7cbe5fed8516dc8328eb4">llvm::SetVector&lt; T, SmallVector&lt; T, N &gt;, SmallDenseSet&lt; T, N &gt; &gt;::remove</a></div><div class="ttdeci">bool remove(const value_type &amp;X)</div><div class="ttdoc">Remove an item from the set vector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00157">SetVector.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html">llvm::RegAllocBase</a></div><div class="ttdoc">RegAllocBase provides the register allocation driver and interface that can be extended to add intere...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00060">RegAllocBase.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00029">IndexedMap.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1SpillPlacement_1_1BlockConstraint_html_a1e36bf5c748d62c8fa43ff7827f94684"><div class="ttname"><a href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#a1e36bf5c748d62c8fa43ff7827f94684">llvm::SpillPlacement::BlockConstraint::Exit</a></div><div class="ttdeci">BorderConstraint Exit</div><div class="ttdoc">Constraint on block exit. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00092">SpillPlacement.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a4943d1e13963a8e89d9b1a7429e50a50"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a4943d1e13963a8e89d9b1a7429e50a50">llvm::SmallVectorImpl::assign</a></div><div class="ttdeci">void assign(size_type NumElts, const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00412">SmallVector.h:412</a></div></div>
<div class="ttc" id="Timer_8h_html"><div class="ttname"><a href="Timer_8h.html">Timer.h</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_a6d25ab70a5fda1310dad85ddb8ecaa22"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a6d25ab70a5fda1310dad85ddb8ecaa22">llvm::SplitAnalysis::BlockInfo::MBB</a></div><div class="ttdeci">MachineBasicBlock * MBB</div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00121">SplitKit.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdoc">emitError - Emit an error message to the currently installed error handler with optional location inf...</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00238">LLVMContext.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3b3fa67a3a5da00dd6bc096cfbacd3a4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3b3fa67a3a5da00dd6bc096cfbacd3a4">llvm::MachineInstr::getRegClassConstraintEffectForVReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraintEffectForVReg(Register Reg, const TargetRegisterClass *CurRC, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI, bool ExploreBundle=false) const</div><div class="ttdoc">Applies the constraints (def/use) implied by this MI on Reg to the given CurRC. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00870">MachineInstr.cpp:870</a></div></div>
<div class="ttc" id="classllvm_1_1EdgeBundles_html"><div class="ttname"><a href="classllvm_1_1EdgeBundles.html">llvm::EdgeBundles</a></div><div class="ttdef"><b>Definition:</b> <a href="EdgeBundles_8h_source.html#l00025">EdgeBundles.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a72d928b7fc2c5f2d56c6ac0265fd9c6e"><div class="ttname"><a href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">llvm::SetVector&lt; T, SmallVector&lt; T, N &gt;, SmallDenseSet&lt; T, N &gt; &gt;::insert</a></div><div class="ttdeci">bool insert(const value_type &amp;X)</div><div class="ttdoc">Insert a new element into the SetVector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00141">SetVector.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00314">SlotIndexes.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html_afa997933ee1910656064bf2653b06963"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html#afa997933ee1910656064bf2653b06963">llvm::LiveIntervalUnion::Query::interferingVRegs</a></div><div class="ttdeci">const SmallVectorImpl&lt; LiveInterval * &gt; &amp; interferingVRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00163">LiveIntervalUnion.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SplitEditor_html"><div class="ttname"><a href="classllvm_1_1SplitEditor.html">llvm::SplitEditor</a></div><div class="ttdoc">SplitEditor - Edit machine code and LiveIntervals for live range splitting. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00257">SplitKit.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a496c6cc53735fa707c7e3d40d8596bc7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">llvm::MachineRegisterInfo::def_operands</a></div><div class="ttdeci">iterator_range&lt; def_iterator &gt; def_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a3432e3b6c401a63f0a4669eea84041cb"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a3432e3b6c401a63f0a4669eea84041cb">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(RAGreedy, &quot;greedy&quot;, &quot;Greedy Register Allocator&quot;, false, false) INITIALIZE_PASS_END(RAGreedy</div></div>
<div class="ttc" id="SmallPtrSet_8h_html"><div class="ttname"><a href="SmallPtrSet_8h.html">SmallPtrSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c">llvm::MachineFunctionProperties::Property::NoPHIs</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a08d09ea531eabac67df6417ecfd7981e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct store to a stack slot, return the virtual or physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00286">TargetInstrInfo.h:286</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3bc1efc2622aa9bf1e0d05b3d9600de"><div class="ttname"><a href="namespacellvm.html#aa3bc1efc2622aa9bf1e0d05b3d9600de">llvm::huge_valf</a></div><div class="ttdeci">const float huge_valf</div><div class="ttdoc">Use this rather than HUGE_VALF; the latter causes warnings on MSVC. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8cpp_source.html#l00028">MathExtras.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07f41ff85bf1059ff0144b61cb4e35d1"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00709">TargetRegisterInfo.h:709</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3aa22d521bd6a7e6b9f35545dc7b0f1e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">llvm::MachineBasicBlock::getNumber</a></div><div class="ttdeci">int getNumber() const</div><div class="ttdoc">MachineBasicBlocks are uniquely numbered at the function level, unless they&amp;#39;re not in a MachineFuncti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00800">MachineBasicBlock.h:800</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterRegAlloc_html"><div class="ttname"><a href="classllvm_1_1RegisterRegAlloc.html">llvm::RegisterRegAlloc</a></div><div class="ttdef"><b>Definition:</b> <a href="RegAllocRegistry_8h_source.html#l00060">RegAllocRegistry.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="structllvm_1_1SpillPlacement_1_1BlockConstraint_html"><div class="ttname"><a href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html">llvm::SpillPlacement::BlockConstraint</a></div><div class="ttdoc">BlockConstraint - Entry and exit constraints for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00089">SpillPlacement.h:89</a></div></div>
<div class="ttc" id="BranchProbability_8h_html"><div class="ttname"><a href="BranchProbability_8h.html">BranchProbability.h</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_ac80c04546dae620bf4dca9d6137d6a61"><div class="ttname"><a href="classllvm_1_1LiveRange.html#ac80c04546dae620bf4dca9d6137d6a61">llvm::LiveRange::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00296">LiveInterval.h:296</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_add00e0965c4505d133b41bb4223e10e6"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#add00e0965c4505d133b41bb4223e10e6">llvm::IndexedMap::inBounds</a></div><div class="ttdeci">bool inBounds(IndexT n) const</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00073">IndexedMap.h:73</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_abaae5e7f00635019260dd4d2506e2b58"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#abaae5e7f00635019260dd4d2506e2b58">llvm::SplitAnalysis::BlockInfo::LastInstr</a></div><div class="ttdeci">SlotIndex LastInstr</div><div class="ttdoc">Last instr accessing current reg. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00123">SplitKit.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegAuxInfo_html_acac7336357620dccc32348608a95194a"><div class="ttname"><a href="classllvm_1_1VirtRegAuxInfo.html#acac7336357620dccc32348608a95194a">llvm::VirtRegAuxInfo::futureWeight</a></div><div class="ttdeci">float futureWeight(LiveInterval &amp;li, SlotIndex start, SlotIndex end)</div><div class="ttdoc">Compute future expected spill weight of a split artifact of li that will span between start and end s...</div><div class="ttdef"><b>Definition:</b> <a href="CalcSpillWeights_8cpp_source.html#l00146">CalcSpillWeights.cpp:146</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a5e8e2e3e2d10cf57797626584ae01d51"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a5e8e2e3e2d10cf57797626584ae01d51">CSRFirstTimeCost</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; CSRFirstTimeCost(&quot;regalloc-csr-first-time-cost&quot;, cl::desc(&quot;Cost for first time use of callee-saved register.&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a80ed1a6b4e8e7a1eb342ac71a24e842b"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a80ed1a6b4e8e7a1eb342ac71a24e842b">llvm::SpillPlacement::addLinks</a></div><div class="ttdeci">void addLinks(ArrayRef&lt; unsigned &gt; Links)</div><div class="ttdoc">addLinks - Add transparent blocks with the given numbers. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00301">SpillPlacement.cpp:301</a></div></div>
<div class="ttc" id="MachineOptimizationRemarkEmitter_8h_html"><div class="ttname"><a href="MachineOptimizationRemarkEmitter_8h.html">MachineOptimizationRemarkEmitter.h</a></div><div class="ttdoc">===- MachineOptimizationRemarkEmitter.h - Opt Diagnostics -*- C++ -*-===// </div></div>
<div class="ttc" id="MachineBlockFrequencyInfo_8h_html"><div class="ttname"><a href="MachineBlockFrequencyInfo_8h.html">MachineBlockFrequencyInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html_a6f175b9d3af1912b28cefdc5821aa564"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a6f175b9d3af1912b28cefdc5821aa564">llvm::LiveIntervalUnion::Query::collectInterferingVRegs</a></div><div class="ttdeci">unsigned collectInterferingVRegs(unsigned MaxInterferingRegs=std::numeric_limits&lt; unsigned &gt;::max())</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8cpp_source.html#l00118">LiveIntervalUnion.cpp:118</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html_a0166e26fb57071dbbb9f99570865616b"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html#a0166e26fb57071dbbb9f99570865616b">llvm::InterferenceCache::Cursor::last</a></div><div class="ttdeci">SlotIndex last()</div><div class="ttdoc">last - Return the ending index of the last interfering range in the current block. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00238">InterferenceCache.h:238</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_abd4f451bd383e6ec8ba22245f04d855d"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#abd4f451bd383e6ec8ba22245f04d855d">llvm::SlotIndexes::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction for the given index, or null if the given index has no instruction associated...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00401">SlotIndexes.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_aa1bc5510e870a77ebe055b1524d9fd26"><div class="ttname"><a href="classllvm_1_1LiveRange.html#aa1bc5510e870a77ebe055b1524d9fd26">llvm::LiveRange::endIndex</a></div><div class="ttdeci">SlotIndex endIndex() const</div><div class="ttdoc">endNumber - return the maximum point of the range of the whole, exclusive. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00383">LiveInterval.h:383</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad33e9f6afa3710617ba9cc7396209f4b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">llvm::TargetRegisterClass::AllocationPriority</a></div><div class="ttdeci">const uint8_t AllocationPriority</div><div class="ttdoc">Classes with a higher priority value are assigned first by register allocators using a greedy heurist...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00057">TargetRegisterInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a7b7667b9c90e0755a98fa55e0b86bf5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7b7667b9c90e0755a98fa55e0b86bf5c">llvm::MachineFunction::getBlockNumbered</a></div><div class="ttdeci">MachineBasicBlock * getBlockNumbered(unsigned N) const</div><div class="ttdoc">getBlockNumbered - MachineBasicBlocks are automatically numbered when they are inserted into the mach...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00586">MachineFunction.h:586</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_ab09623fee8a653165a7cc624b8eaaa8ca49b6f21cf41c5b608cb5645bc70d36b8"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8ca49b6f21cf41c5b608cb5645bc70d36b8">llvm::SpillPlacement::DontCare</a></div><div class="ttdoc">Block doesn&amp;#39;t care / variable not live. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00081">SpillPlacement.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_ae2b2fc73ca35a622fa5eaf62a048d508"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#ae2b2fc73ca35a622fa5eaf62a048d508">llvm::SpillPlacement::getBlockFrequency</a></div><div class="ttdeci">BlockFrequency getBlockFrequency(unsigned Number) const</div><div class="ttdoc">getBlockFrequency - Return the estimated block execution frequency per function invocation. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00152">SpillPlacement.h:152</a></div></div>
<div class="ttc" id="CalcSpillWeights_8h_html"><div class="ttname"><a href="CalcSpillWeights_8h.html">CalcSpillWeights.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html">llvm::InterferenceCache::Cursor</a></div><div class="ttdoc">Cursor - The primary query interface for the block interference cache. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00180">InterferenceCache.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f"><div class="ttname"><a href="namespacellvm.html#af83da56920f4f1059b02e07966f9fccfab2ee912b91d69b435159c7c3f6df7f5f">llvm::IntegerStyle::Number</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a8fa743aa76b6902028f8a643dfb87171"><div class="ttname"><a href="namespacellvm_1_1cl.html#a8fa743aa76b6902028f8a643dfb87171">llvm::cl::values</a></div><div class="ttdeci">ValuesClass values(OptsTy... Options)</div><div class="ttdoc">Helper to build a ValuesClass by forwarding a variable number of arguments as an initializer list to ...</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00692">CommandLine.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1SplitEditor_html_ad485b75a455867847a669a3f942cbcb7a5cd5c6b9f5402366a8e7a28a55925720"><div class="ttname"><a href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7a5cd5c6b9f5402366a8e7a28a55925720">llvm::SplitEditor::SM_Partition</a></div><div class="ttdoc">SM_Partition(Default) - Try to create the complement interval so it doesn&amp;#39;t overlap any other interva...</div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00280">SplitKit.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AllocationOrder_html_a7dcc73f27f421493a8ffc14d9e2cd4f9"><div class="ttname"><a href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">llvm::AllocationOrder::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder() const</div><div class="ttdoc">Get the allocation order without reordered hints. </div><div class="ttdef"><b>Definition:</b> <a href="AllocationOrder_8h_source.html#l00049">AllocationOrder.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1IntervalMap_1_1const__iterator_html_aa8c7059a2591f8ab5e1799c351f06063"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html#aa8c7059a2591f8ab5e1799c351f06063">llvm::IntervalMap::const_iterator::start</a></div><div class="ttdeci">const KeyT &amp; start() const</div><div class="ttdoc">start - Return the beginning of the current interval. </div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01364">IntervalMap.h:1364</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SplitEditor_html_ad485b75a455867847a669a3f942cbcb7ade36d2a249a7f767c968e8667190bc11"><div class="ttname"><a href="classllvm_1_1SplitEditor.html#ad485b75a455867847a669a3f942cbcb7ade36d2a249a7f767c968e8667190bc11">llvm::SplitEditor::SM_Size</a></div><div class="ttdoc">SM_Size - Overlap intervals to minimize the number of inserted COPY instructions. ...</div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00287">SplitKit.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html_a7dd7fa8c0a91118934b08b516b6e9d37"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html#a7dd7fa8c0a91118934b08b516b6e9d37">llvm::MachineBlockFrequencyInfo::getBlockFreq</a></div><div class="ttdeci">BlockFrequency getBlockFreq(const MachineBasicBlock *MBB) const</div><div class="ttdoc">getblockFreq - Return block frequency. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8cpp_source.html#l00228">MachineBlockFrequencyInfo.cpp:228</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_a2e56ee2f27a7c83b385e3c879fe4ee90"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#a2e56ee2f27a7c83b385e3c879fe4ee90">llvm::LiveRangeEdit::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00161">LiveRangeEdit.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html_a8c4990bc31ac0bd1f2e3f2e4ebb81a14"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html#a8c4990bc31ac0bd1f2e3f2e4ebb81a14">llvm::MachineBlockFrequencyInfo::printBlockFreq</a></div><div class="ttdeci">raw_ostream &amp; printBlockFreq(raw_ostream &amp;OS, const BlockFrequency Freq) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8cpp_source.html#l00259">MachineBlockFrequencyInfo.cpp:259</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_aaf0c07cc1cdb9c78c6dfdfdd5913420a"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">llvm::SlotIndexes::getMBBStartIdx</a></div><div class="ttdeci">SlotIndex getMBBStartIdx(unsigned Num) const</div><div class="ttdoc">Returns the first index in the given basic block number. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00464">SlotIndexes.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_aabaaca723bb6dc86cbaa2e81993a92f2"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#aabaaca723bb6dc86cbaa2e81993a92f2">Allocator</a></div><div class="ttdeci">Greedy Register Allocator</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00578">RegAllocGreedy.cpp:578</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_ac0467f606f0b0e11a2eaeac5f0d9d991"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#ac0467f606f0b0e11a2eaeac5f0d9d991">getNumAllocatableRegsForConstraints</a></div><div class="ttdeci">static unsigned getNumAllocatableRegsForConstraints(const MachineInstr *MI, unsigned Reg, const TargetRegisterClass *SuperRC, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI, const RegisterClassInfo &amp;RCI)</div><div class="ttdoc">Get the number of allocatable registers that match the constraints of Reg on MI and that are also in ...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l02064">RegAllocGreedy.cpp:2064</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_acfe3485d66594a9138765d0a5b1067c4"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#acfe3485d66594a9138765d0a5b1067c4">llvm::SlotIndex::getInstrDistance</a></div><div class="ttdeci">int getInstrDistance(SlotIndex other) const</div><div class="ttdoc">Return the scaled distance from this index to the given one, where all slots on the same instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00220">SlotIndexes.h:220</a></div></div>
<div class="ttc" id="structllvm_1_1SpillPlacement_1_1BlockConstraint_html_addcae7ef74d3f00004c6dfcc5775c1e3"><div class="ttname"><a href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#addcae7ef74d3f00004c6dfcc5775c1e3">llvm::SpillPlacement::BlockConstraint::Number</a></div><div class="ttdeci">unsigned Number</div><div class="ttdoc">Basic block number (from MBB::getNumber()). </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00090">SpillPlacement.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_ae87b945bbb68117e870cfca419e4c845"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#ae87b945bbb68117e870cfca419e4c845">llvm::SlotIndexes::getZeroIndex</a></div><div class="ttdeci">SlotIndex getZeroIndex()</div><div class="ttdoc">Returns the zero index for this analysis. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00368">SlotIndexes.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a111ef7f4e0b778519ee17c52fdbd2583"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a111ef7f4e0b778519ee17c52fdbd2583">llvm::IndexedMap::resize</a></div><div class="ttdeci">void resize(typename StorageT::size_type s)</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00059">IndexedMap.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_a564b41bec163c7661e29ee3a0773ca6a"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">llvm::RegisterClassInfo::getNumAllocatableRegs</a></div><div class="ttdeci">unsigned getNumAllocatableRegs(const TargetRegisterClass *RC) const</div><div class="ttdoc">getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current fun...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00089">RegisterClassInfo.h:89</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a8e4482a80f8961a2c38e3e8965f8d778"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a8e4482a80f8961a2c38e3e8965f8d778">SplitSpillMode</a></div><div class="ttdeci">static cl::opt&lt; SplitEditor::ComplementSpillMode &gt; SplitSpillMode(&quot;split-spill-mode&quot;, cl::Hidden, cl::desc(&quot;Spill mode for splitting live ranges&quot;), cl::values(clEnumValN(SplitEditor::SM_Partition, &quot;default&quot;, &quot;Default&quot;), clEnumValN(SplitEditor::SM_Size, &quot;size&quot;, &quot;Optimize for size&quot;), clEnumValN(SplitEditor::SM_Speed, &quot;speed&quot;, &quot;Optimize for speed&quot;)), cl::init(SplitEditor::SM_Speed))</div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdoc">runOnFunction - Prepare to answer questions about MF. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00043">RegisterClassInfo.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a2e9547b9bc56b02aad18e54488c8059b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">llvm::RegAllocBase::init</a></div><div class="ttdeci">void init(VirtRegMap &amp;vrm, LiveIntervals &amp;lis, LiveRegMatrix &amp;mat)</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00057">RegAllocBase.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3e9f63406a7c3e8742881301f1e386c9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">llvm::TargetRegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">virtual unsigned getCSRFirstUseCost() const</div><div class="ttdoc">Allow the target to override the cost of using a callee-saved register for the first time...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00812">TargetRegisterInfo.h:812</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_a1de6c78789e3f41a5721e581ec3e981b"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#a1de6c78789e3f41a5721e581ec3e981b">llvm::LiveRangeEdit::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00162">LiveRangeEdit.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="AllocationOrder_8h_html"><div class="ttname"><a href="AllocationOrder_8h.html">AllocationOrder.h</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1SpillPlacement_1_1BlockConstraint_html_aab2805f3c0c929660eb309b0fe9e9ee3"><div class="ttname"><a href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aab2805f3c0c929660eb309b0fe9e9ee3">llvm::SpillPlacement::BlockConstraint::Entry</a></div><div class="ttdeci">BorderConstraint Entry</div><div class="ttdoc">Constraint on block entry. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00091">SpillPlacement.h:91</a></div></div>
<div class="ttc" id="EdgeBundles_8h_html"><div class="ttname"><a href="EdgeBundles_8h.html">EdgeBundles.h</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a2310373a95001e3677c0f0534cdfc0e1"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a2310373a95001e3677c0f0534cdfc0e1">llvm::SpillPlacement::finish</a></div><div class="ttdeci">bool finish()</div><div class="ttdoc">finish - Compute the optimal spill code placement given the constraints. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00371">SpillPlacement.cpp:371</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caca6da2dad218232636b80854d81a6e1c">llvm::SpillPlacement::PrefReg</a></div><div class="ttdoc">Block entry/exit prefers a register. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00082">SpillPlacement.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a0d46b9b2cb2caf78e65bbd56644fc0f2"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a0d46b9b2cb2caf78e65bbd56644fc0f2">llvm::SpillPlacement::addConstraints</a></div><div class="ttdeci">void addConstraints(ArrayRef&lt; BlockConstraint &gt; LiveBlocks)</div><div class="ttdoc">addConstraints - Add constraints and biases. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00264">SpillPlacement.cpp:264</a></div></div>
<div class="ttc" id="LiveRangeEdit_8h_html"><div class="ttname"><a href="LiveRangeEdit_8h.html">LiveRangeEdit.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveStacks_html"><div class="ttname"><a href="classllvm_1_1LiveStacks.html">llvm::LiveStacks</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveStacks_8h_source.html#l00031">LiveStacks.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_afeb00b9049a2391c990df15692caef63"><div class="ttname"><a href="classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">llvm::LiveRange::find</a></div><div class="ttdeci">iterator find(SlotIndex Pos)</div><div class="ttdoc">find - Return an iterator pointing to the first segment that ends after Pos, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00350">LiveInterval.cpp:350</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a52a80d854cd5cff3ba2b98e4323eb125"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a52a80d854cd5cff3ba2b98e4323eb125">hasTiedDef</a></div><div class="ttdeci">static bool hasTiedDef(MachineRegisterInfo *MRI, unsigned reg)</div><div class="ttdoc">Return true if reg has any tied def operand. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l02512">RegAllocGreedy.cpp:2512</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html">llvm::SpillPlacement</a></div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00043">SpillPlacement.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a99eec2c4ba894baca5b197e940b095f6"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a99eec2c4ba894baca5b197e940b095f6">llvm::LiveInterval::weight</a></div><div class="ttdeci">float weight</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00709">LiveInterval.h:709</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_html"><div class="ttname"><a href="classllvm_1_1InterferenceCache.html">llvm::InterferenceCache</a></div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00032">InterferenceCache.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a78d19dd66e391c2d459e17b41c56fb33"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a78d19dd66e391c2d459e17b41c56fb33">llvm::TargetInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">virtual bool hasLoadFromStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand *&gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a load from a stack slot, return true along with the FrameIn...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00351">TargetInstrInfo.cpp:351</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSetVector_html"><div class="ttname"><a href="classllvm_1_1SmallSetVector.html">llvm::SmallSetVector</a></div><div class="ttdoc">A SetVector that performs no allocations if smaller than a certain size. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00297">SetVector.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="namespacellvm_html_a2126563f368679e20a4d879569faba62"><div class="ttname"><a href="namespacellvm.html#a2126563f368679e20a4d879569faba62">llvm::calculateSpillWeightsAndHints</a></div><div class="ttdeci">void calculateSpillWeightsAndHints(LiveIntervals &amp;LIS, MachineFunction &amp;MF, VirtRegMap *VRM, const MachineLoopInfo &amp;MLI, const MachineBlockFrequencyInfo &amp;MBFI, VirtRegAuxInfo::NormalizingFn norm=normalizeSpillWeight)</div><div class="ttdoc">Compute spill weights and allocation hints for all virtual register live intervals. </div><div class="ttdef"><b>Definition:</b> <a href="CalcSpillWeights_8cpp_source.html#l00031">CalcSpillWeights.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a0b73244049319d841fd11a238f35b5d1"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">llvm::SlotIndex::isSameInstr</a></div><div class="ttdeci">static bool isSameInstr(SlotIndex A, SlotIndex B)</div><div class="ttdoc">isSameInstr - Return true if A and B refer to the same instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00197">SlotIndexes.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1LiveDebugVariables_html_a3305b6b5faf0cc1ae46eba960c657560"><div class="ttname"><a href="classllvm_1_1LiveDebugVariables.html#a3305b6b5faf0cc1ae46eba960c657560">llvm::LiveDebugVariables::splitRegister</a></div><div class="ttdeci">void splitRegister(unsigned OldReg, ArrayRef&lt; unsigned &gt; NewRegs, LiveIntervals &amp;LIS)</div><div class="ttdoc">splitRegister - Move any user variables in OldReg to the live ranges in NewRegs where they are live...</div><div class="ttdef"><b>Definition:</b> <a href="LiveDebugVariables_8cpp_source.html#l01167">LiveDebugVariables.cpp:1167</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a3fc869c7f6d53c3fbb4e572b7821dd05"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">llvm::LiveRange::const_iterator</a></div><div class="ttdeci">Segments::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00212">LiveInterval.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#ab09623fee8a653165a7cc624b8eaaa8caf5efe10871d66719c8668d09d768e740">llvm::SpillPlacement::PrefSpill</a></div><div class="ttdoc">Block entry/exit prefers a stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00083">SpillPlacement.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitter_html"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitter.html">llvm::MachineOptimizationRemarkEmitter</a></div><div class="ttdoc">The optimization diagnostic interface. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00144">MachineOptimizationRemarkEmitter.h:144</a></div></div>
<div class="ttc" id="OptimizationRemarkEmitter_8h_html"><div class="ttname"><a href="OptimizationRemarkEmitter_8h.html">OptimizationRemarkEmitter.h</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_afc1d576ff2321f8f3a604808be1b6f5b"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#afc1d576ff2321f8f3a604808be1b6f5b">llvm::SplitAnalysis::BlockInfo::FirstInstr</a></div><div class="ttdeci">SlotIndex FirstInstr</div><div class="ttdoc">First instr accessing current reg. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00122">SplitKit.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a7ca5197533a9c1fb8a2bd30587fcec6b"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">llvm::ArrayRef::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00147">ArrayRef.h:147</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html">llvm::SplitAnalysis::BlockInfo</a></div><div class="ttdoc">Additional information about basic blocks where the current variable is live. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00120">SplitKit.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1SplitAnalysis_html"><div class="ttname"><a href="classllvm_1_1SplitAnalysis.html">llvm::SplitAnalysis</a></div><div class="ttdoc">SplitAnalysis - Analyze a LiveInterval, looking for live range splitting opportunities. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00095">SplitKit.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a07e23ae504e2b8c72fd055f93ded8899"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00374">SmallVector.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1SpillPlacement_html_a329177b9cd260516a4aca8f55c199020"><div class="ttname"><a href="classllvm_1_1SpillPlacement.html#a329177b9cd260516a4aca8f55c199020">llvm::SpillPlacement::prepare</a></div><div class="ttdeci">void prepare(BitVector &amp;RegBundles)</div><div class="ttdoc">prepare - Reset state and prepare for a new spill placement computation. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8cpp_source.html#l00361">SpillPlacement.cpp:361</a></div></div>
<div class="ttc" id="LiveDebugVariables_8h_html"><div class="ttname"><a href="LiveDebugVariables_8h.html">LiveDebugVariables.h</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="LiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html_a898f7966b7db810dc1487ac6ca267fd2"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html#a898f7966b7db810dc1487ac6ca267fd2">llvm::InterferenceCache::Cursor::hasInterference</a></div><div class="ttdeci">bool hasInterference()</div><div class="ttdoc">hasInterference - Return true if the current block has any interference. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00226">InterferenceCache.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a5d81038ff196d7a9495ff9f7266d667c"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a5d81038ff196d7a9495ff9f7266d667c">llvm::LiveInterval::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">getSize - Returns the sum of sizes of all the LiveRange&amp;#39;s. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00969">LiveInterval.cpp:969</a></div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a96bda22e654a59fec0620767b56dd53f"><div class="ttname"><a href="classllvm_1_1SetVector.html#a96bda22e654a59fec0620767b56dd53f">llvm::SetVector&lt; T, SmallVector&lt; T, N &gt;, SmallDenseSet&lt; T, N &gt; &gt;::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">Completely clear the SetVector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00215">SetVector.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1IntervalMap_1_1const__iterator_html_a9aa78feb2023136d197198fa0b9639c2"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html#a9aa78feb2023136d197198fa0b9639c2">llvm::IntervalMap::const_iterator::value</a></div><div class="ttdeci">const ValT &amp; value() const</div><div class="ttdoc">value - Return the mapped value at the current interval. </div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01370">IntervalMap.h:1370</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_a42e9b38c4f9bc0c0aca6f0c8c5cd1f80"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a42e9b38c4f9bc0c0aca6f0c8c5cd1f80">llvm::SplitAnalysis::BlockInfo::LiveOut</a></div><div class="ttdeci">bool LiveOut</div><div class="ttdoc">Current reg is live out. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00126">SplitKit.h:126</a></div></div>
<div class="ttc" id="Coroutines_8cpp_html_ac781ce96aa25ba7f6fd38f72de665450"><div class="ttname"><a href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a></div><div class="ttdeci">static void clear(coro::Shape &amp;Shape)</div><div class="ttdef"><b>Definition:</b> <a href="Coroutines_8cpp_source.html#l00226">Coroutines.cpp:226</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1EdgeBundles_html_a9622c5f8f20875b7770001a92a4bb32f"><div class="ttname"><a href="classllvm_1_1EdgeBundles.html#a9622c5f8f20875b7770001a92a4bb32f">llvm::EdgeBundles::getNumBundles</a></div><div class="ttdeci">unsigned getNumBundles() const</div><div class="ttdoc">getNumBundles - Return the total number of bundles in the CFG. </div><div class="ttdef"><b>Definition:</b> <a href="EdgeBundles_8h_source.html#l00045">EdgeBundles.h:45</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html_a9983769d5d0bcab7fb0385864fc52621"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html#a9983769d5d0bcab7fb0385864fc52621">llvm::InterferenceCache::Cursor::moveToBlock</a></div><div class="ttdeci">void moveToBlock(unsigned MBBNum)</div><div class="ttdoc">moveTo - Move cursor to basic block MBBNum. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00221">InterferenceCache.h:221</a></div></div>
<div class="ttc" id="CommandLine_8h_html_a187fd767976b311c09dff5e05ac0c1bc"><div class="ttname"><a href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a></div><div class="ttdeci">#define clEnumValN(ENUMVAL, FLAGNAME, DESC)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00667">CommandLine.h:667</a></div></div>
<div class="ttc" id="classllvm_1_1IntervalMap_1_1const__iterator_html_a9829e382fb423fc30f2620e84bc0b68b"><div class="ttname"><a href="classllvm_1_1IntervalMap_1_1const__iterator.html#a9829e382fb423fc30f2620e84bc0b68b">llvm::IntervalMap::const_iterator::stop</a></div><div class="ttdeci">const KeyT &amp; stop() const</div><div class="ttdoc">stop - Return the end of the current interval. </div><div class="ttdef"><b>Definition:</b> <a href="IntervalMap_8h_source.html#l01367">IntervalMap.h:1367</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a009ddf86af210ec83ea172bca6c75001"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a009ddf86af210ec83ea172bca6c75001">LastChanceRecoloringMaxInterference</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; LastChanceRecoloringMaxInterference(&quot;lcr-max-interf&quot;, cl::Hidden, cl::desc(&quot;Last chance recoloring maximum number of considered&quot; &quot; interference at a time&quot;), cl::init(8))</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aa0f2b6097642894ce79ff3e15c896206"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="namespacellvm_html_abc755629d1844132f222498e5c454d9b"><div class="ttname"><a href="namespacellvm.html#abc755629d1844132f222498e5c454d9b">llvm::createInlineSpiller</a></div><div class="ttdeci">Spiller * createInlineSpiller(MachineFunctionPass &amp;pass, MachineFunction &amp;mf, VirtRegMap &amp;vrm)</div><div class="ttdoc">Create and return a spiller that will insert spill code directly instead of deferring though VirtRegM...</div><div class="ttdef"><b>Definition:</b> <a href="InlineSpiller_8cpp_source.html#l00241">InlineSpiller.cpp:241</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adef46335721262b2584cc9eac8a06396"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adef46335721262b2584cc9eac8a06396">llvm::TargetInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">virtual bool hasStoreToStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand *&gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a store to a stack slot, return true along with the FrameInd...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00365">TargetInstrInfo.cpp:365</a></div></div>
<div class="ttc" id="classllvm_1_1BlockFrequency_html_abfa4567a98b37bee439fc06ba54042b2"><div class="ttname"><a href="classllvm_1_1BlockFrequency.html#abfa4567a98b37bee439fc06ba54042b2">llvm::BlockFrequency::getMaxFrequency</a></div><div class="ttdeci">static uint64_t getMaxFrequency()</div><div class="ttdoc">Returns the maximum possible frequency, the saturation value. </div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequency_8h_source.html#l00031">BlockFrequency.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a69ef19ea9e324373a8f6d2cadfd1dad3"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a69ef19ea9e324373a8f6d2cadfd1dad3">llvm::LiveRange::overlaps</a></div><div class="ttdeci">bool overlaps(const LiveRange &amp;other) const</div><div class="ttdoc">overlaps - Return true if the intersection of the two live ranges is not empty. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00439">LiveInterval.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acbbbca8e55fe4daa61ede8c0f7b4dd5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">llvm::MachineFunction::verify</a></div><div class="ttdeci">bool verify(Pass *p=nullptr, const char *Banner=nullptr, bool AbortOnError=true) const</div><div class="ttdoc">Run the current MachineFunction through the machine code verifier, useful for debugger use...</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00329">MachineVerifier.cpp:329</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_ab26bf8b8e73249be10568c470c320d0f"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#ab26bf8b8e73249be10568c470c320d0f">llvm::LiveRangeEdit::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00159">LiveRangeEdit.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1111c2420d822ebd77ccfa34d6dd6ff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct load from a stack slot, return the virtual or physic...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00248">TargetInstrInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_adf4e7878fc0b3b8dcde545178564190d"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">llvm::DenseMapBase::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00110">DenseMap.h:110</a></div></div>
<div class="ttc" id="SplitKit_8h_html"><div class="ttname"><a href="SplitKit_8h.html">SplitKit.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1e408e746db9cae453eb2799eedc64ce"><div class="ttname"><a href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">llvm::createGreedyRegisterAllocator</a></div><div class="ttdeci">FunctionPass * createGreedyRegisterAllocator()</div><div class="ttdoc">Greedy register allocation pass - This pass implements a global register allocator for optimized buil...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocGreedy_8cpp_source.html#l00597">RegAllocGreedy.cpp:597</a></div></div>
<div class="ttc" id="RDFGraph_8cpp_html_a361dad1df3e6d9b5610d40dcf49204c5"><div class="ttname"><a href="RDFGraph_8cpp.html#a361dad1df3e6d9b5610d40dcf49204c5">List</a></div><div class="ttdeci">const NodeList &amp; List</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00201">RDFGraph.cpp:201</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a94edde32a7f9f43070bfd9248d4e82c6"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a94edde32a7f9f43070bfd9248d4e82c6">ExhaustiveSearch</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ExhaustiveSearch(&quot;exhaustive-register-search&quot;, cl::NotHidden, cl::desc(&quot;Exhaustive Search for registers bypassing the depth &quot; &quot;and interference cutoffs of last chance recoloring&quot;), cl::Hidden)</div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="RegAllocGreedy_8cpp_html_a7fd4aa349601dc5d1be6a846cd0626b2"><div class="ttname"><a href="RegAllocGreedy_8cpp.html#a7fd4aa349601dc5d1be6a846cd0626b2">greedyRegAlloc</a></div><div class="ttdeci">static RegisterRegAlloc greedyRegAlloc(&quot;greedy&quot;, &quot;greedy register allocator&quot;, createGreedyRegisterAllocator)</div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html">llvm::LiveRangeEdit</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00045">LiveRangeEdit.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html_a94d6e925ba8c5dd5bdf4fa1ad44ba5c0"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html#a94d6e925ba8c5dd5bdf4fa1ad44ba5c0">llvm::MachineBlockFrequencyInfo::getEntryFreq</a></div><div class="ttdeci">uint64_t getEntryFreq() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8cpp_source.html#l00270">MachineBlockFrequencyInfo.cpp:270</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkMissed_html"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkMissed.html">llvm::MachineOptimizationRemarkMissed</a></div><div class="ttdoc">Diagnostic information for missed-optimization remarks. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00082">MachineOptimizationRemarkEmitter.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_ab0a080c77cf5c8c9d4bc738289d9d34b"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#ab0a080c77cf5c8c9d4bc738289d9d34b">llvm::LiveRangeEdit::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00160">LiveRangeEdit.h:160</a></div></div>
<div class="ttc" id="InterferenceCache_8h_html"><div class="ttname"><a href="InterferenceCache_8h.html">InterferenceCache.h</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a5e822b0690502a04b87125e63dbc8316"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">llvm::IndexedMap::grow</a></div><div class="ttdeci">void grow(IndexT n)</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00067">IndexedMap.h:67</a></div></div>
<div class="ttc" id="SetVector_8h_html"><div class="ttname"><a href="SetVector_8h.html">SetVector.h</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="Spiller_8h_html"><div class="ttname"><a href="Spiller_8h.html">Spiller.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aea0a52847ac687ee3f8d144b248ebae0"><div class="ttname"><a href="namespacellvm.html#aea0a52847ac687ee3f8d144b248ebae0">llvm::normalizeSpillWeight</a></div><div class="ttdeci">static float normalizeSpillWeight(float UseDefFreq, unsigned Size, unsigned NumInstr)</div><div class="ttdoc">Normalize the spill weight of a live interval. </div><div class="ttdef"><b>Definition:</b> <a href="CalcSpillWeights_8h_source.html#l00034">CalcSpillWeights.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a061b224a1a3c3486fd854e5009a858c9"><div class="ttname"><a href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">llvm::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(int64_t V1, const APSInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00343">APSInt.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a1a07a284547e2997c90a6a1be428cd47"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1a07a284547e2997c90a6a1be428cd47">llvm::LiveInterval::isSpillable</a></div><div class="ttdeci">bool isSpillable() const</div><div class="ttdoc">isSpillable - Can this interval be spilled? </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00808">LiveInterval.h:808</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9b4b2c1bb443279588bd6582ad6a86b2"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">llvm::LiveRange::beginIndex</a></div><div class="ttdeci">SlotIndex beginIndex() const</div><div class="ttdoc">beginIndex - Return the lowest numbered slot covered. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00376">LiveInterval.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1aa4357710f3fd6e616e13b5c16dc0d8"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">llvm::BitVector::set_bits</a></div><div class="ttdeci">iterator_range&lt; const_set_bits_iterator &gt; set_bits() const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00129">BitVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html_aa62155b3e041c8a6c1742e1552c99649"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html#aa62155b3e041c8a6c1742e1552c99649">llvm::MachineLoopInfo::getLoopFor</a></div><div class="ttdeci">MachineLoop * getLoopFor(const MachineBasicBlock *BB) const</div><div class="ttdoc">Return the innermost loop that BB lives in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00118">MachineLoopInfo.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a93883c1c4baf2e852a2ef4f86c6cf039"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a93883c1c4baf2e852a2ef4f86c6cf039">llvm::TargetInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA=nullptr) const</div><div class="ttdoc">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00116">TargetInstrInfo.h:116</a></div></div>
<div class="ttc" id="BlockFrequency_8h_html"><div class="ttname"><a href="BlockFrequency_8h.html">BlockFrequency.h</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOptimizationRemarkEmitterPass_html"><div class="ttname"><a href="classllvm_1_1MachineOptimizationRemarkEmitterPass.html">llvm::MachineOptimizationRemarkEmitterPass</a></div><div class="ttdoc">The analysis pass. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOptimizationRemarkEmitter_8h_source.html#l00212">MachineOptimizationRemarkEmitter.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="RegAllocBase_8h_html"><div class="ttname"><a href="RegAllocBase_8h.html">RegAllocBase.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_ae6eab1035db7ba328354fa739be090f0"><div class="ttname"><a href="classllvm_1_1LiveRange.html#ae6eab1035db7ba328354fa739be090f0">llvm::LiveRange::FindSegmentContaining</a></div><div class="ttdeci">iterator FindSegmentContaining(SlotIndex Idx)</div><div class="ttdoc">Return an iterator to the segment that contains the specified index, or end() if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00427">LiveInterval.h:427</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1BlockFrequency_html"><div class="ttname"><a href="classllvm_1_1BlockFrequency.html">llvm::BlockFrequency</a></div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequency_8h_source.html#l00024">BlockFrequency.h:24</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1AAResultsWrapperPass_html"><div class="ttname"><a href="classllvm_1_1AAResultsWrapperPass.html">llvm::AAResultsWrapperPass</a></div><div class="ttdoc">A wrapper pass to provide the legacy pass manager access to a suitably prepared AAResults object...</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l01157">AliasAnalysis.h:1157</a></div></div>
<div class="ttc" id="namespacellvm_html_a44e2fc6ce783a1ca396d473139a0ae76"><div class="ttname"><a href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">llvm::TimePassesIsEnabled</a></div><div class="ttdeci">bool TimePassesIsEnabled</div><div class="ttdoc">If the user specifies the -time-passes argument on an LLVM tool command line then the value of this b...</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00309">Pass.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00084">MachineLoopInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00063">IndexedMap.h:63</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1SplitAnalysis_1_1BlockInfo_html_a4c7b9375634dd9b55f130ae4c428475c"><div class="ttname"><a href="structllvm_1_1SplitAnalysis_1_1BlockInfo.html#a4c7b9375634dd9b55f130ae4c428475c">llvm::SplitAnalysis::BlockInfo::LiveIn</a></div><div class="ttdeci">bool LiveIn</div><div class="ttdoc">Current reg is live in. </div><div class="ttdef"><b>Definition:</b> <a href="SplitKit_8h_source.html#l00125">SplitKit.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_html_adcb6c6dcd66b4e7074aaa146f9e43476"><div class="ttname"><a href="classllvm_1_1InterferenceCache.html#adcb6c6dcd66b4e7074aaa146f9e43476">llvm::InterferenceCache::getMaxCursors</a></div><div class="ttdeci">unsigned getMaxCursors() const</div><div class="ttdoc">getMaxCursors - Return the maximum number of concurrent cursors that can be supported. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00177">InterferenceCache.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">llvm::LiveRegMatrix::IK_VirtReg</a></div><div class="ttdoc">Virtual register interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00090">LiveRegMatrix.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeActions_html_a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107"><div class="ttname"><a href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">llvm::LegalizeActions::Legal</a></div><div class="ttdoc">The operation is expected to be selectable directly by the target, and no transformation is necessary...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00048">LegalizerInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1InterferenceCache_1_1Cursor_html_a00dd59b7037ee092a891c2ef1cd9e782"><div class="ttname"><a href="classllvm_1_1InterferenceCache_1_1Cursor.html#a00dd59b7037ee092a891c2ef1cd9e782">llvm::InterferenceCache::Cursor::first</a></div><div class="ttdeci">SlotIndex first()</div><div class="ttdoc">first - Return the starting index of the first interfering range in the current block. </div><div class="ttdef"><b>Definition:</b> <a href="InterferenceCache_8h_source.html#l00232">InterferenceCache.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeEdit_html_ad624261daf2999bb44e257698a2a2929"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#ad624261daf2999bb44e257698a2a2929">llvm::LiveRangeEdit::get</a></div><div class="ttdeci">unsigned get(unsigned idx) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00163">LiveRangeEdit.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a9ee9e2030e830feecf0a2c27c6f3c09f"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a9ee9e2030e830feecf0a2c27c6f3c09f">llvm::SlotIndex::getBoundaryIndex</a></div><div class="ttdeci">SlotIndex getBoundaryIndex() const</div><div class="ttdoc">Returns the boundary index for associated with this index. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00248">SlotIndexes.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a91b0115deec3489d7e082a4a13f022ff"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">llvm::MachineFrameInfo::isSpillSlotObjectIndex</a></div><div class="ttdeci">bool isSpillSlotObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a spill slot. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00687">MachineFrameInfo.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html">llvm::MachineFunctionProperties</a></div><div class="ttdoc">Properties which a MachineFunction may have at a given point in time. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00110">MachineFunction.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
<div class="ttc" id="structllvm_1_1SpillPlacement_1_1BlockConstraint_html_aa94bff6fdd53de69a5ca85f8ff69a37c"><div class="ttname"><a href="structllvm_1_1SpillPlacement_1_1BlockConstraint.html#aa94bff6fdd53de69a5ca85f8ff69a37c">llvm::SpillPlacement::BlockConstraint::ChangesValue</a></div><div class="ttdeci">bool ChangesValue</div><div class="ttdoc">True when this block changes the value of the live range. </div><div class="ttdef"><b>Definition:</b> <a href="SpillPlacement_8h_source.html#l00097">SpillPlacement.h:97</a></div></div>
<div class="ttc" id="MachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
