###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-17)
#  Generated on:      Tue Apr 20 18:54:33 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[10]/CK 
Endpoint:   My_DMA/rstart_reg_reg[10]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[10]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.216
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[10] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n312 |            |    1.732 | 0.184 |   0.184 | 
     | My_DMA/U263               |              | OAI22_X1 | 0.031 | My_DMA/n312 |       SPEF |    1.732 | 0.000 |   0.184 | 
     | My_DMA/U263               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n750 |            |    1.282 | 0.032 |   0.216 | 
     | My_DMA/rstart_reg_reg[10] |              | DFF_X1   | 0.014 | My_DMA/n750 |       SPEF |    1.282 | 0.000 |   0.216 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[9]/CK 
Endpoint:   My_DMA/rstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n311 |            |    1.770 | 0.185 |   0.185 | 
     | My_DMA/U262              |              | OAI22_X1 | 0.031 | My_DMA/n311 |       SPEF |    1.770 | 0.000 |   0.185 | 
     | My_DMA/U262              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n749 |            |    1.250 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n749 |       SPEF |    1.250 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/wstart_reg_reg[29]/CK 
Endpoint:   My_DMA/wstart_reg_reg[29]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[29]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[29] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[29] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n261 |            |    1.785 | 0.185 |   0.185 | 
     | My_DMA/U212               |              | OAI22_X1 | 0.032 | My_DMA/n261 |       SPEF |    1.785 | 0.000 |   0.185 | 
     | My_DMA/U212               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n705 |            |    1.219 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[29] |              | DFF_X1   | 0.014 | My_DMA/n705 |       SPEF |    1.219 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/wstart_reg_reg[9]/CK 
Endpoint:   My_DMA/wstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n241 |            |    1.753 | 0.185 |   0.185 | 
     | My_DMA/U192              |              | OAI22_X1 | 0.031 | My_DMA/n241 |       SPEF |    1.753 | 0.000 |   0.185 | 
     | My_DMA/U192              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n685 |            |    1.360 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n685 |       SPEF |    1.360 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/wstart_reg_reg[27]/CK 
Endpoint:   My_DMA/wstart_reg_reg[27]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[27]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[27] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n259 |            |    1.754 | 0.185 |   0.185 | 
     | My_DMA/U210               |              | OAI22_X1 | 0.031 | My_DMA/n259 |       SPEF |    1.754 | 0.000 |   0.185 | 
     | My_DMA/U210               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n703 |            |    1.342 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[27] |              | DFF_X1   | 0.014 | My_DMA/n703 |       SPEF |    1.342 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[26]/CK 
Endpoint:   My_DMA/rstart_reg_reg[26]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[26]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[26] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[26] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n328 |            |    1.750 | 0.185 |   0.185 | 
     | My_DMA/U279               |              | OAI22_X1 | 0.031 | My_DMA/n328 |       SPEF |    1.750 | 0.000 |   0.185 | 
     | My_DMA/U279               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n766 |            |    1.364 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[26] |              | DFF_X1   | 0.014 | My_DMA/n766 |       SPEF |    1.364 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/rstart_reg_reg[28]/CK 
Endpoint:   My_DMA/rstart_reg_reg[28]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[28]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[28] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[28] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n330 |            |    1.752 | 0.185 |   0.185 | 
     | My_DMA/U281               |              | OAI22_X1 | 0.031 | My_DMA/n330 |       SPEF |    1.752 | 0.000 |   0.185 | 
     | My_DMA/U281               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n768 |            |    1.406 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[28] |              | DFF_X1   | 0.014 | My_DMA/n768 |       SPEF |    1.406 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/rstart_reg_reg[22]/CK 
Endpoint:   My_DMA/rstart_reg_reg[22]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[22]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[22] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[22] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n324 |            |    1.790 | 0.185 |   0.185 | 
     | My_DMA/U275               |              | OAI22_X1 | 0.032 | My_DMA/n324 |       SPEF |    1.790 | 0.000 |   0.185 | 
     | My_DMA/U275               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n762 |            |    1.278 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[22] |              | DFF_X1   | 0.014 | My_DMA/n762 |       SPEF |    1.278 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[11]/CK 
Endpoint:   My_DMA/wstart_reg_reg[11]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[11]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[11] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[11] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n243 |            |    1.773 | 0.185 |   0.185 | 
     | My_DMA/U194               |              | OAI22_X1 | 0.031 | My_DMA/n243 |       SPEF |    1.773 | 0.000 |   0.185 | 
     | My_DMA/U194               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n687 |            |    1.404 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[11] |              | DFF_X1   | 0.014 | My_DMA/n687 |       SPEF |    1.404 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/rstart_reg_reg[2]/CK 
Endpoint:   My_DMA/rstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1502.483 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n304 |            |    1.782 | 0.185 |   0.185 | 
     | My_DMA/U255              |              | OAI22_X1 | 0.031 | My_DMA/n304 |       SPEF |    1.782 | 0.000 |   0.185 | 
     | My_DMA/U255              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n742 |            |    1.368 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[2] |              | DFF_X1   | 0.014 | My_DMA/n742 |       SPEF |    1.368 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

