#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fad32b04b10 .scope module, "DMATestBench" "DMATestBench" 2 15;
 .timescale -12 -12;
v0x7fad32b17120_0 .net *"_ivl_0", 31 0, L_0x7fad32b17d70;  1 drivers
v0x7fad32b171e0_0 .net *"_ivl_10", 31 0, L_0x7fad32b18c00;  1 drivers
v0x7fad32b17280_0 .net *"_ivl_12", 31 0, L_0x7fad32b18d60;  1 drivers
L_0x7fad180400e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fad32b17310_0 .net/2u *"_ivl_14", 31 0, L_0x7fad180400e0;  1 drivers
v0x7fad32b173c0_0 .net *"_ivl_16", 31 0, L_0x7fad32b18ea0;  1 drivers
v0x7fad32b174b0_0 .net *"_ivl_18", 31 0, L_0x7fad32b19010;  1 drivers
L_0x7fad18040128 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b17560_0 .net *"_ivl_21", 23 0, L_0x7fad18040128;  1 drivers
L_0x7fad18040170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fad32b17610_0 .net/2u *"_ivl_22", 31 0, L_0x7fad18040170;  1 drivers
v0x7fad32b176c0_0 .net *"_ivl_24", 31 0, L_0x7fad32b19130;  1 drivers
v0x7fad32b177d0_0 .net *"_ivl_26", 31 0, L_0x7fad32b192b0;  1 drivers
L_0x7fad18040008 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b17880_0 .net *"_ivl_3", 21 0, L_0x7fad18040008;  1 drivers
v0x7fad32b17930_0 .net *"_ivl_4", 31 0, L_0x7fad32b18a90;  1 drivers
L_0x7fad18040050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b179e0_0 .net *"_ivl_7", 23 0, L_0x7fad18040050;  1 drivers
L_0x7fad18040098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fad32b17a90_0 .net/2u *"_ivl_8", 31 0, L_0x7fad18040098;  1 drivers
v0x7fad32b17b40_0 .var "block_size", 9 0;
v0x7fad32b17bf0_0 .var "burst_counter", 9 0;
v0x7fad32b17ca0_0 .var "burst_size", 7 0;
v0x7fad32b17e30_0 .var "busGrants", 0 0;
v0x7fad32b17ec0_0 .var "busIn_address_data", 31 0;
v0x7fad32b17f60_0 .var "busIn_busy", 0 0;
v0x7fad32b18000_0 .var "busIn_data_valid", 0 0;
v0x7fad32b180a0_0 .var "busIn_end_transaction", 0 0;
v0x7fad32b18140_0 .var "busIn_error", 0 0;
v0x7fad32b181e0_0 .var "ciN", 7 0;
v0x7fad32b182a0_0 .var "clock", 0 0;
v0x7fad32b18330_0 .net "done", 0 0, L_0x7fad32b1a090;  1 drivers
v0x7fad32b183c0_0 .var "memory_start_address", 8 0;
v0x7fad32b18450_0 .net "nb_transfers", 9 0, L_0x7fad32b193d0;  1 drivers
v0x7fad32b184e0_0 .var "reset", 0 0;
v0x7fad32b18570_0 .net "result", 31 0, L_0x7fad32b1a180;  1 drivers
v0x7fad32b18600_0 .var "start", 0 0;
v0x7fad32b186b0_0 .var "valueA", 31 0;
v0x7fad32b18760_0 .var "valueB", 31 0;
L_0x7fad32b17d70 .concat [ 10 22 0 0], v0x7fad32b17b40_0, L_0x7fad18040008;
L_0x7fad32b18a90 .concat [ 8 24 0 0], v0x7fad32b17ca0_0, L_0x7fad18040050;
L_0x7fad32b18c00 .arith/sum 32, L_0x7fad32b18a90, L_0x7fad18040098;
L_0x7fad32b18d60 .arith/sum 32, L_0x7fad32b17d70, L_0x7fad32b18c00;
L_0x7fad32b18ea0 .arith/sub 32, L_0x7fad32b18d60, L_0x7fad180400e0;
L_0x7fad32b19010 .concat [ 8 24 0 0], v0x7fad32b17ca0_0, L_0x7fad18040128;
L_0x7fad32b19130 .arith/sum 32, L_0x7fad32b19010, L_0x7fad18040170;
L_0x7fad32b192b0 .arith/div 32, L_0x7fad32b18ea0, L_0x7fad32b19130;
L_0x7fad32b193d0 .part L_0x7fad32b192b0, 0, 10;
S_0x7fad32b04c90 .scope module, "DUT" "ramDmaCi" 2 42, 3 1 0, S_0x7fad32b04b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x7fad32b04e60 .param/l "customId" 0 3 1, C4<00000000>;
L_0x7fad32b19b80 .functor AND 1, L_0x7fad32b19a60, L_0x7fad32b195e0, C4<1>, C4<1>;
L_0x7fad32b19d50 .functor AND 1, L_0x7fad32b19c70, L_0x7fad32b19b80, C4<1>, C4<1>;
L_0x7fad32b1a090 .functor AND 1, L_0x7fad32b19fa0, L_0x7fad32b197c0, C4<1>, C4<1>;
L_0x7fad180401b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b15e00_0 .net/2u *"_ivl_0", 7 0, L_0x7fad180401b8;  1 drivers
v0x7fad32b15e90_0 .net *"_ivl_13", 21 0, L_0x7fad32b19860;  1 drivers
v0x7fad32b15f20_0 .net *"_ivl_14", 31 0, L_0x7fad32b19940;  1 drivers
L_0x7fad18040290 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b15fb0_0 .net *"_ivl_17", 9 0, L_0x7fad18040290;  1 drivers
L_0x7fad180402d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b16050_0 .net/2u *"_ivl_18", 31 0, L_0x7fad180402d8;  1 drivers
v0x7fad32b16140_0 .net *"_ivl_2", 0 0, L_0x7fad32b19500;  1 drivers
v0x7fad32b161e0_0 .net *"_ivl_20", 0 0, L_0x7fad32b19a60;  1 drivers
v0x7fad32b16280_0 .net *"_ivl_25", 0 0, L_0x7fad32b19c70;  1 drivers
L_0x7fad180403f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fad32b16330_0 .net/2u *"_ivl_36", 0 0, L_0x7fad180403f8;  1 drivers
v0x7fad32b16440_0 .net *"_ivl_38", 0 0, L_0x7fad32b19fa0;  1 drivers
L_0x7fad18040200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad32b164f0_0 .net/2u *"_ivl_4", 0 0, L_0x7fad18040200;  1 drivers
L_0x7fad18040440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b165a0_0 .net/2u *"_ivl_42", 31 0, L_0x7fad18040440;  1 drivers
L_0x7fad18040248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b16650_0 .net/2u *"_ivl_8", 7 0, L_0x7fad18040248;  1 drivers
v0x7fad32b16700_0 .net "ciN", 7 0, v0x7fad32b181e0_0;  1 drivers
v0x7fad32b167b0_0 .net "clock", 0 0, v0x7fad32b182a0_0;  1 drivers
v0x7fad32b16840_0 .net "done", 0 0, L_0x7fad32b1a090;  alias, 1 drivers
v0x7fad32b168e0_0 .net "enWR", 0 0, L_0x7fad32b19b80;  1 drivers
v0x7fad32b16a70_0 .var "read_done", 0 0;
v0x7fad32b16b00_0 .net "reset", 0 0, v0x7fad32b184e0_0;  1 drivers
v0x7fad32b16ba0_0 .net "result", 31 0, L_0x7fad32b1a180;  alias, 1 drivers
v0x7fad32b16c50_0 .net "resultSRAM", 31 0, v0x7fad32b15970_0;  1 drivers
v0x7fad32b16d10_0 .net "s_isCustom", 0 0, L_0x7fad32b197c0;  1 drivers
v0x7fad32b16da0_0 .net "s_isMyCi", 0 0, L_0x7fad32b195e0;  1 drivers
v0x7fad32b16e30_0 .net "start", 0 0, v0x7fad32b18600_0;  1 drivers
v0x7fad32b16ec0_0 .net "valueA", 31 0, v0x7fad32b186b0_0;  1 drivers
v0x7fad32b16f50_0 .net "valueB", 31 0, v0x7fad32b18760_0;  1 drivers
v0x7fad32b16fe0_0 .net "writeEnableA", 0 0, L_0x7fad32b19d50;  1 drivers
L_0x7fad32b19500 .cmp/eq 8, v0x7fad32b181e0_0, L_0x7fad180401b8;
L_0x7fad32b195e0 .functor MUXZ 1, L_0x7fad18040200, v0x7fad32b18600_0, L_0x7fad32b19500, C4<>;
L_0x7fad32b197c0 .cmp/eq 8, v0x7fad32b181e0_0, L_0x7fad18040248;
L_0x7fad32b19860 .part v0x7fad32b186b0_0, 10, 22;
L_0x7fad32b19940 .concat [ 22 10 0 0], L_0x7fad32b19860, L_0x7fad18040290;
L_0x7fad32b19a60 .cmp/eq 32, L_0x7fad32b19940, L_0x7fad180402d8;
L_0x7fad32b19c70 .part v0x7fad32b186b0_0, 9, 1;
L_0x7fad32b19e80 .part v0x7fad32b186b0_0, 0, 9;
L_0x7fad32b19fa0 .functor MUXZ 1, v0x7fad32b16a70_0, L_0x7fad180403f8, L_0x7fad32b19d50, C4<>;
L_0x7fad32b1a180 .functor MUXZ 32, L_0x7fad18040440, v0x7fad32b15970_0, L_0x7fad32b1a090, C4<>;
S_0x7fad32b05030 .scope module, "SSRAM" "dualPortSSRAM" 3 23, 4 1 0, S_0x7fad32b04c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7fad32b05200 .param/l "bitwidth" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x7fad32b05240 .param/l "nrOfEntries" 0 4 2, +C4<00000000000000000000001000000000>;
v0x7fad32b05590_0 .net "addressA", 8 0, L_0x7fad32b19e80;  1 drivers
L_0x7fad18040368 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b15650_0 .net "addressB", 8 0, L_0x7fad18040368;  1 drivers
v0x7fad32b156f0_0 .net "clockA", 0 0, v0x7fad32b182a0_0;  alias, 1 drivers
v0x7fad32b15780_0 .net "clockB", 0 0, v0x7fad32b182a0_0;  alias, 1 drivers
v0x7fad32b15810_0 .net "dataInA", 31 0, v0x7fad32b18760_0;  alias, 1 drivers
L_0x7fad180403b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad32b158e0_0 .net "dataInB", 31 0, L_0x7fad180403b0;  1 drivers
v0x7fad32b15970_0 .var "dataOutA", 31 0;
v0x7fad32b15a20_0 .var "dataOutB", 31 0;
v0x7fad32b15ad0 .array "memoryContent", 0 511, 31 0;
v0x7fad32b15be0_0 .net "writeEnableA", 0 0, L_0x7fad32b19d50;  alias, 1 drivers
L_0x7fad18040320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad32b15c70_0 .net "writeEnableB", 0 0, L_0x7fad18040320;  1 drivers
E_0x7fad32b05530 .event posedge, v0x7fad32b156f0_0;
    .scope S_0x7fad32b05030;
T_0 ;
    %wait E_0x7fad32b05530;
    %load/vec4 v0x7fad32b15be0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fad32b15810_0;
    %load/vec4 v0x7fad32b05590_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fad32b15ad0, 4, 0;
T_0.0 ;
    %load/vec4 v0x7fad32b05590_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fad32b15ad0, 4;
    %store/vec4 v0x7fad32b15970_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fad32b05030;
T_1 ;
    %wait E_0x7fad32b05530;
    %load/vec4 v0x7fad32b15c70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fad32b158e0_0;
    %load/vec4 v0x7fad32b15650_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fad32b15ad0, 4, 0;
T_1.0 ;
    %load/vec4 v0x7fad32b15650_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fad32b15ad0, 4;
    %store/vec4 v0x7fad32b15a20_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fad32b04c90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b16a70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fad32b04c90;
T_3 ;
    %wait E_0x7fad32b05530;
    %load/vec4 v0x7fad32b16b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7fad32b168e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x7fad32b16fe0_0;
    %inv;
    %and;
T_3.2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7fad32b16a70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fad32b04b10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b184e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad32b186b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad32b18760_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad32b181e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b17e30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad32b17ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b18000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b17f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b18140_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fad32b183c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad32b17ca0_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fad32b17b40_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fad32b17bf0_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x7fad32b04b10;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad32b182a0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fad32b182a0_0;
    %inv;
    %store/vec4 v0x7fad32b182a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7fad32b04b10;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fad32b04c90 {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fad32b05030 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fad32b186b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad32b184e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b18600_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fad32b05530;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b184e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fad32b186b0_0, 4, 1;
    %pushi/vec4 5, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad32b18600_0, 0, 1;
    %load/vec4 v0x7fad32b186b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad32b186b0_0, 0, 32;
    %vpi_func 2 80 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fad32b18760_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b18600_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 84 "$display", "\012[W_CPU] Write value %0d to address %0d", v0x7fad32b18760_0, &PV<v0x7fad32b186b0_0, 0, 9> {0 0 0};
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fad32b05530;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %vpi_call 2 89 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad32b186b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad32b18600_0, 0, 1;
    %load/vec4 v0x7fad32b186b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad32b186b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad32b18600_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 101 "$display", "[R_CPU] Read value %0d from address %0d", v0x7fad32b18570_0, &PV<v0x7fad32b186b0_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
