gen_specs_file: 'data/aib_ams/specs_ip/nand2.yaml'

props:
  cell_description: "NAND2 gate."
pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: 'in<1:0>'

inout_pins_defaults: {}
inout_pins: {}

cond_defaults:
  'in<1:0>': 1

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: out
    func: "!in<0> + !in<1>"
    cap_info:
      max_cap: 10.0e-15
    timing_info:
      - related: in<0>
        sense: negative_unate
        cond: {in<1>: 1}
      - related: in<1>
        sense: negative_unate
        cond: {in<0>: 1}

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
