Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6d44abc20ff6476ca5a2c84d8fb468b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xlconcat_v2_1_1 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_17 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_12 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_19 -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L util_vector_logic_v2_0_1 -L axi_protocol_converter_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot EmbeddedTestFramework_wrapper_behav xil_defaultlib.EmbeddedTestFramework_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF/EmbeddedTestFramework/EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_ClockDivider_0_0/sim/EmbeddedTestFramework_ClockDivider_0_0.vhd:129]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF/EmbeddedTestFramework/EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_ClockDivider_0_0/sim/EmbeddedTestFramework_ClockDivider_0_0.vhd:135]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/depot/Projects/ETF/EmbeddedTestFramework/EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_ClockDivider_0_0/sim/EmbeddedTestFramework_ClockDivider_0_0.vhd:140]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF/EmbeddedTestFramework/EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_ClockDivider_0_0/sim/EmbeddedTestFramework_ClockDivider_0_0.vhd:153]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/depot/Projects/ETF/EmbeddedTestFramework/EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_ClockDivider_0_0/sim/EmbeddedTestFramework_ClockDivider_0_0.vhd:160]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
