0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1714056300,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/instr_fetch_testbench.vhd,1714124889,vhdl,,,,instr_fetch_testbench,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd,1714124776,vhdl,C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/instr_fetch_testbench.vhd,,,instruction_fetch,,,,,,,,
