v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 14 18 1 0 0 0 1
PPM | Pulse Program Elements
T 50000 40400 14 10 1 0 0 0 1
02-pulprog.sch
T 50100 40100 14 14 1 0 0 0 1
2
T 51600 40100 14 14 1 0 0 0 1
23
T 54000 40100 14 10 1 0 0 0 1
Bradley Worley
T 54000 40400 14 10 1 0 0 0 1
2.2
L 46400 49800 51400 49800 3 0 0 0 -1 -1
L 46000 47500 46000 47100 3 0 0 0 -1 -1
L 51400 50000 51400 49600 3 0 0 0 -1 -1
L 46400 50000 46400 49600 3 0 0 0 -1 -1
T 44700 49000 9 14 1 0 0 3 1
Short Delay
T 44700 48800 9 10 1 0 0 3 1
(MCU delay)
L 46600 49700 46600 49800 3 0 0 0 -1 -1
L 46800 49700 46800 49800 3 0 0 0 -1 -1
L 47000 49700 47000 49800 3 0 0 0 -1 -1
L 47200 49700 47200 49800 3 0 0 0 -1 -1
L 47400 49700 47400 49800 3 0 0 0 -1 -1
L 47600 49700 47600 49800 3 0 0 0 -1 -1
L 47800 49700 47800 49800 3 0 0 0 -1 -1
L 48000 49700 48000 49800 3 0 0 0 -1 -1
L 48200 49700 48200 49800 3 0 0 0 -1 -1
L 48400 49700 48400 49800 3 0 0 0 -1 -1
L 48600 49700 48600 49800 3 0 0 0 -1 -1
L 48800 49700 48800 49800 3 0 0 0 -1 -1
L 49000 49700 49000 49800 3 0 0 0 -1 -1
L 49200 49700 49200 49800 3 0 0 0 -1 -1
L 49400 49700 49400 49800 3 0 0 0 -1 -1
L 49600 49700 49600 49800 3 0 0 0 -1 -1
L 49800 49700 49800 49800 3 0 0 0 -1 -1
L 50000 49700 50000 49800 3 0 0 0 -1 -1
L 50200 49700 50200 49800 3 0 0 0 -1 -1
L 50400 49700 50400 49800 3 0 0 0 -1 -1
L 50600 49700 50600 49800 3 0 0 0 -1 -1
L 50800 49700 50800 49800 3 0 0 0 -1 -1
L 51000 49700 51000 49800 3 0 0 0 -1 -1
L 51200 49700 51200 49800 3 0 0 0 -1 -1
L 46600 49600 46600 49400 3 0 0 0 -1 -1
L 46600 49500 46800 49500 3 0 0 0 -1 -1
L 46800 49600 46800 49400 3 0 0 0 -1 -1
T 46700 49200 9 10 1 0 0 3 1
t_tcnt0
T 48900 49000 9 14 1 0 0 3 1
Precise Delay
T 48900 48800 9 10 1 0 0 3 1
(MCU timer #0)
L 41100 47300 41100 47200 3 0 0 0 -1 -1
L 41200 47300 41200 47200 3 0 0 0 -1 -1
L 41300 47300 41300 47200 3 0 0 0 -1 -1
L 41400 47300 41400 47200 3 0 0 0 -1 -1
L 41500 47300 41500 47100 3 0 0 0 -1 -1
L 41600 47300 41600 47200 3 0 0 0 -1 -1
L 41700 47300 41700 47200 3 0 0 0 -1 -1
L 41800 47300 41800 47200 3 0 0 0 -1 -1
L 41900 47300 41900 47200 3 0 0 0 -1 -1
L 42000 47300 42000 47100 3 0 0 0 -1 -1
L 42100 47300 42100 47200 3 0 0 0 -1 -1
L 42200 47300 42200 47200 3 0 0 0 -1 -1
L 42300 47300 42300 47200 3 0 0 0 -1 -1
L 42400 47300 42400 47200 3 0 0 0 -1 -1
L 42500 47300 42500 47100 3 0 0 0 -1 -1
L 42600 47300 42600 47200 3 0 0 0 -1 -1
L 42700 47300 42700 47200 3 0 0 0 -1 -1
L 42800 47300 42800 47200 3 0 0 0 -1 -1
L 42900 47300 42900 47200 3 0 0 0 -1 -1
L 43000 47300 43000 47100 3 0 0 0 -1 -1
L 43100 47300 43100 47200 3 0 0 0 -1 -1
L 43200 47300 43200 47200 3 0 0 0 -1 -1
L 43300 47300 43300 47200 3 0 0 0 -1 -1
L 43400 47300 43400 47200 3 0 0 0 -1 -1
L 43500 47300 43500 47100 3 0 0 0 -1 -1
L 43600 47300 43600 47200 3 0 0 0 -1 -1
L 43700 47300 43700 47200 3 0 0 0 -1 -1
L 43800 47300 43800 47200 3 0 0 0 -1 -1
L 43900 47300 43900 47200 3 0 0 0 -1 -1
L 44000 47300 44000 47100 3 0 0 0 -1 -1
L 44100 47300 44100 47200 3 0 0 0 -1 -1
L 44200 47300 44200 47200 3 0 0 0 -1 -1
L 44300 47300 44300 47200 3 0 0 0 -1 -1
L 44400 47300 44400 47200 3 0 0 0 -1 -1
L 44500 47300 44500 47100 3 0 0 0 -1 -1
L 44600 47300 44600 47200 3 0 0 0 -1 -1
L 44700 47300 44700 47200 3 0 0 0 -1 -1
L 44800 47300 44800 47200 3 0 0 0 -1 -1
L 44900 47300 44900 47200 3 0 0 0 -1 -1
L 45000 47300 45000 47100 3 0 0 0 -1 -1
L 45100 47300 45100 47200 3 0 0 0 -1 -1
L 45200 47300 45200 47200 3 0 0 0 -1 -1
L 45300 47300 45300 47200 3 0 0 0 -1 -1
L 45400 47300 45400 47200 3 0 0 0 -1 -1
L 45500 47300 45500 47100 3 0 0 0 -1 -1
L 45600 47300 45600 47200 3 0 0 0 -1 -1
L 45700 47300 45700 47200 3 0 0 0 -1 -1
L 45800 47300 45800 47200 3 0 0 0 -1 -1
L 45900 47300 45900 47200 3 0 0 0 -1 -1
T 43500 46500 9 14 1 0 0 3 1
Acquisition
T 43500 46300 9 10 1 0 0 3 1
(MCU timer #1)
L 41100 47100 41100 46900 3 0 0 0 -1 -1
L 41100 47000 41200 47000 3 0 0 0 -1 -1
L 41200 47100 41200 46900 3 0 0 0 -1 -1
T 41150 46700 9 10 1 0 0 3 1
t_tcnt1
T 48900 49900 9 10 1 0 0 3 1
(n_tcnt0 * t_tcnt0)
T 43500 47400 9 10 1 0 0 3 1
(n_acq * t_dw)
T 46700 49000 9 10 1 0 0 3 1
(1.024 ms)
T 41150 46500 9 10 1 0 0 3 1
(62.5 ns)
L 41000 47500 41000 47100 3 0 0 0 -1 -1
L 41000 50000 41000 49600 3 0 0 0 -1 -1
L 43000 50000 43000 49600 3 0 0 0 -1 -1
T 42000 49900 9 10 1 0 0 3 1
d0
T 42000 49000 9 14 1 0 0 3 1
Long Delay
T 42000 48800 9 10 1 0 0 3 1
(Host delay)
L 41000 49800 43000 49800 3 0 0 0 -1 -1
T 44700 50000 9 10 1 0 0 3 1
d_pol
L 45200 50000 45200 49600 3 0 0 0 -1 -1
L 44200 50000 44200 49600 3 0 0 0 -1 -1
L 44200 49800 45200 49800 3 0 0 0 -1 -1
L 53200 50000 53200 49600 3 0 0 0 -1 -1
L 53200 50100 53100 50200 3 0 0 0 -1 -1
L 53200 50100 53300 50200 3 0 0 0 -1 -1
L 53200 50100 53200 50600 3 0 0 0 -1 -1
T 53200 50700 9 12 1 0 0 3 1
CCS on/off
L 53000 49800 53400 49800 3 0 0 0 -1 -1
L 52900 49800 52800 49800 3 0 0 0 -1 -1
L 52700 49800 52600 49800 3 0 0 0 -1 -1
L 53500 49800 53600 49800 3 0 0 0 -1 -1
L 53700 49800 53800 49800 3 0 0 0 -1 -1
T 53200 49000 9 14 1 0 0 3 1
CCS Enable
T 53200 48800 9 10 1 0 0 3 1
(GPIO)
L 55400 50000 55400 49600 3 0 0 0 -1 -1
L 55400 50100 55300 50200 3 0 0 0 -1 -1
L 55400 50100 55500 50200 3 0 0 0 -1 -1
L 55400 50100 55400 50600 3 0 0 0 -1 -1
L 55200 49800 55600 49800 3 0 0 0 -1 -1
L 55100 49800 55000 49800 3 0 0 0 -1 -1
L 54900 49800 54800 49800 3 0 0 0 -1 -1
L 55700 49800 55800 49800 3 0 0 0 -1 -1
L 55900 49800 56000 49800 3 0 0 0 -1 -1
T 55400 50700 9 12 1 0 0 3 1
Relay on/off
T 55400 49000 9 14 1 0 0 3 1
Relay Enable
T 55400 48800 9 10 1 0 0 3 1
(GPIO)
L 41000 47300 46000 47300 3 0 0 0 -1 -1
L 45000 47000 45000 46800 3 0 0 0 -1 -1
L 45000 46900 45500 46900 3 0 0 0 -1 -1
L 45500 47000 45500 46800 3 0 0 0 -1 -1
T 45250 46600 9 10 1 0 0 3 1
t_dw
T 45250 46400 9 10 1 0 0 3 1
(n_tcnt1 * t_tcnt1)
L 47500 47500 47500 47100 3 0 0 0 -1 -1
L 47500 47300 50500 47300 3 0 0 0 -1 -1
T 49000 46500 9 14 1 0 0 3 1
Tx Rise
T 49000 46300 9 10 1 0 0 3 1
(MCU timer #0)
L 47700 47200 47700 47300 3 0 0 0 -1 -1
L 47900 47200 47900 47300 3 0 0 0 -1 -1
L 48100 47200 48100 47300 3 0 0 0 -1 -1
L 48300 47200 48300 47300 3 0 0 0 -1 -1
L 48500 47200 48500 47300 3 0 0 0 -1 -1
L 48700 47200 48700 47300 3 0 0 0 -1 -1
L 48900 47200 48900 47300 3 0 0 0 -1 -1
L 49100 47200 49100 47300 3 0 0 0 -1 -1
L 49300 47200 49300 47300 3 0 0 0 -1 -1
L 47500 47300 50500 48000 3 0 0 0 -1 -1
L 50500 48000 50500 47100 3 0 0 0 -1 -1
T 49000 47900 9 10 1 0 0 3 1
(n_tcnt0 * t_tcnt0)
L 47700 47100 47700 46900 3 0 0 0 -1 -1
L 47700 47000 47900 47000 3 0 0 0 -1 -1
L 47900 47100 47900 46900 3 0 0 0 -1 -1
T 47800 46700 9 10 1 0 0 3 1
t_tcnt0
T 47800 46500 9 10 1 0 0 3 1
(1.024 ms)
L 49500 47200 49500 47300 3 0 0 0 -1 -1
L 49700 47200 49700 47300 3 0 0 0 -1 -1
L 49900 47200 49900 47300 3 0 0 0 -1 -1
L 50100 47200 50100 47300 3 0 0 0 -1 -1
L 50300 47200 50300 47300 3 0 0 0 -1 -1
L 50600 47300 50800 47300 3 0 0 0 -1 -1
L 50700 47300 50700 48000 3 0 0 0 -1 -1
L 50600 48000 50800 48000 3 0 0 0 -1 -1
T 50800 47600 9 10 1 0 0 0 1
A
L 53000 48000 53000 47100 3 0 0 0 -1 -1
L 53000 47300 56000 47300 3 0 0 0 -1 -1
L 53200 47200 53200 47300 3 0 0 0 -1 -1
L 53400 47200 53400 47300 3 0 0 0 -1 -1
L 53600 47200 53600 47300 3 0 0 0 -1 -1
L 53800 47200 53800 47300 3 0 0 0 -1 -1
L 54000 47200 54000 47300 3 0 0 0 -1 -1
L 54200 47200 54200 47300 3 0 0 0 -1 -1
L 54400 47200 54400 47300 3 0 0 0 -1 -1
L 54600 47200 54600 47300 3 0 0 0 -1 -1
L 54800 47200 54800 47300 3 0 0 0 -1 -1
L 53000 48000 56000 47300 3 0 0 0 -1 -1
L 56000 47500 56000 47100 3 0 0 0 -1 -1
L 53200 47100 53200 46900 3 0 0 0 -1 -1
L 53200 47000 53400 47000 3 0 0 0 -1 -1
L 53400 47100 53400 46900 3 0 0 0 -1 -1
L 55000 47200 55000 47300 3 0 0 0 -1 -1
L 55200 47200 55200 47300 3 0 0 0 -1 -1
L 55400 47200 55400 47300 3 0 0 0 -1 -1
L 55600 47200 55600 47300 3 0 0 0 -1 -1
L 55800 47200 55800 47300 3 0 0 0 -1 -1
L 52700 47300 52900 47300 3 0 0 0 -1 -1
L 52800 47300 52800 48000 3 0 0 0 -1 -1
L 52700 48000 52900 48000 3 0 0 0 -1 -1
T 54500 46500 9 14 1 0 0 3 1
Tx Fall
T 54500 46300 9 10 1 0 0 3 1
(MCU timer #0)
T 54500 47900 9 10 1 0 0 3 1
(n_tcnt0 * t_tcnt0)
T 53300 46700 9 10 1 0 0 3 1
t_tcnt0
T 53300 46500 9 10 1 0 0 3 1
(1.024 ms)
T 52700 47600 9 10 1 0 0 6 1
A
L 41000 44500 41000 44100 3 0 0 0 -1 -1
L 41000 44300 47000 44300 3 0 0 0 -1 -1
L 41200 44200 41200 44300 3 0 0 0 -1 -1
L 41400 44200 41400 44300 3 0 0 0 -1 -1
L 41600 44200 41600 44300 3 0 0 0 -1 -1
L 41800 44200 41800 44300 3 0 0 0 -1 -1
L 42000 44100 42000 44300 3 0 0 0 -1 -1
L 42200 44200 42200 44300 3 0 0 0 -1 -1
L 42400 44200 42400 44300 3 0 0 0 -1 -1
L 42600 44200 42600 44300 3 0 0 0 -1 -1
L 42800 44200 42800 44300 3 0 0 0 -1 -1
L 47000 44500 47000 44100 3 0 0 0 -1 -1
L 41100 44100 41100 43900 3 0 0 0 -1 -1
L 41100 44000 41200 44000 3 0 0 0 -1 -1
L 41200 44100 41200 43900 3 0 0 0 -1 -1
L 43000 44100 43000 44300 3 0 0 0 -1 -1
L 43200 44200 43200 44300 3 0 0 0 -1 -1
L 43400 44200 43400 44300 3 0 0 0 -1 -1
L 43600 44200 43600 44300 3 0 0 0 -1 -1
L 43800 44200 43800 44300 3 0 0 0 -1 -1
L 47100 44300 47300 44300 3 0 0 0 -1 -1
L 47200 44300 47200 44800 3 0 0 0 -1 -1
L 47100 44800 47300 44800 3 0 0 0 -1 -1
T 44000 43000 9 14 1 0 0 3 1
Tx Pulse
T 44000 42800 9 10 1 0 0 3 1
(MCU timer #0)
T 44000 45000 9 10 1 0 0 3 1
(n_pul * t_dw)
T 41150 43700 9 10 1 0 0 3 1
t_tcnt0
T 41150 43500 9 10 1 0 0 3 1
(4.0 us)
T 47300 44500 9 10 1 0 0 0 1
A
L 41100 44200 41100 44300 3 0 0 0 -1 -1
L 41300 44200 41300 44300 3 0 0 0 -1 -1
L 41500 44100 41500 44300 3 0 0 0 -1 -1
L 41700 44200 41700 44300 3 0 0 0 -1 -1
L 41900 44200 41900 44300 3 0 0 0 -1 -1
L 42100 44200 42100 44300 3 0 0 0 -1 -1
L 42300 44200 42300 44300 3 0 0 0 -1 -1
L 42500 44100 42500 44300 3 0 0 0 -1 -1
L 42700 44200 42700 44300 3 0 0 0 -1 -1
L 42900 44200 42900 44300 3 0 0 0 -1 -1
L 43100 44200 43100 44300 3 0 0 0 -1 -1
L 43300 44200 43300 44300 3 0 0 0 -1 -1
L 43500 44100 43500 44300 3 0 0 0 -1 -1
L 43700 44200 43700 44300 3 0 0 0 -1 -1
L 43900 44200 43900 44300 3 0 0 0 -1 -1
L 45000 44000 45000 43800 3 0 0 0 -1 -1
L 45000 43900 45500 43900 3 0 0 0 -1 -1
L 45500 44000 45500 43800 3 0 0 0 -1 -1
T 45250 43600 9 10 1 0 0 3 1
t_dw
T 45250 43400 9 10 1 0 0 3 1
(n_tcnt0 * t_tcnt0)
L 44100 44200 44100 44300 3 0 0 0 -1 -1
L 44300 44200 44300 44300 3 0 0 0 -1 -1
L 44000 44100 44000 44300 3 0 0 0 -1 -1
L 44200 44200 44200 44300 3 0 0 0 -1 -1
L 44400 44200 44400 44300 3 0 0 0 -1 -1
L 44600 44200 44600 44300 3 0 0 0 -1 -1
L 44800 44200 44800 44300 3 0 0 0 -1 -1
L 44500 44100 44500 44300 3 0 0 0 -1 -1
L 44700 44200 44700 44300 3 0 0 0 -1 -1
L 44900 44200 44900 44300 3 0 0 0 -1 -1
L 45100 44200 45100 44300 3 0 0 0 -1 -1
L 45300 44200 45300 44300 3 0 0 0 -1 -1
L 45000 44100 45000 44300 3 0 0 0 -1 -1
L 45200 44200 45200 44300 3 0 0 0 -1 -1
L 45400 44200 45400 44300 3 0 0 0 -1 -1
L 45600 44200 45600 44300 3 0 0 0 -1 -1
L 45800 44200 45800 44300 3 0 0 0 -1 -1
L 45500 44100 45500 44300 3 0 0 0 -1 -1
L 45700 44200 45700 44300 3 0 0 0 -1 -1
L 45900 44200 45900 44300 3 0 0 0 -1 -1
L 46100 44200 46100 44300 3 0 0 0 -1 -1
L 46300 44200 46300 44300 3 0 0 0 -1 -1
L 46000 44100 46000 44300 3 0 0 0 -1 -1
L 46200 44200 46200 44300 3 0 0 0 -1 -1
L 46400 44200 46400 44300 3 0 0 0 -1 -1
L 46500 44100 46500 44300 3 0 0 0 -1 -1
A 41500 44300 500 0 90 3 0 0 0 -1 -1
A 41500 44300 500 90 90 3 0 0 0 -1 -1
A 42500 44300 500 180 90 3 0 0 0 -1 -1
A 42500 44300 500 270 90 3 0 0 0 -1 -1
A 43500 44300 500 0 90 3 0 0 0 -1 -1
A 43500 44300 500 90 90 3 0 0 0 -1 -1
A 44500 44300 500 180 90 3 0 0 0 -1 -1
A 44500 44300 500 270 90 3 0 0 0 -1 -1
A 45500 44300 500 0 90 3 0 0 0 -1 -1
A 45500 44300 500 90 90 3 0 0 0 -1 -1
A 46500 44300 500 180 90 3 0 0 0 -1 -1
A 46500 44300 500 270 90 3 0 0 0 -1 -1
L 46600 44200 46600 44300 3 0 0 0 -1 -1
L 46800 44200 46800 44300 3 0 0 0 -1 -1
L 46700 44200 46700 44300 3 0 0 0 -1 -1
L 46900 44200 46900 44300 3 0 0 0 -1 -1
L 45000 45100 45000 44900 3 0 0 0 -1 -1
L 45000 45000 47000 45000 3 0 0 0 -1 -1
L 47000 45100 47000 44900 3 0 0 0 -1 -1
T 46000 45100 9 10 1 0 0 3 1
1 / f_pul
