`define pp_1 0
module module_0 (
    output logic [id_1 : id_1] id_2,
    input [(  1 'h0 ) : id_2] id_3,
    output id_4
);
  assign id_3 = id_1;
endmodule
