Language File-Name                           IP    Library                    File-Path                                                                       
VHDL,    xbip_utils_v3_0_vh_rfs.vhd,         calc, xbip_utils_v3_0_5,         ../../../ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd                
VHDL,    axi_utils_v2_0_vh_rfs.vhd,          calc, axi_utils_v2_0_1,          ../../../ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd                  
VHDL,    xbip_pipe_v3_0_vh_rfs.vhd,          calc, xbip_pipe_v3_0_1,          ../../../ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd                  
VHDL,    xbip_pipe_v3_0.vhd,                 calc, xbip_pipe_v3_0_1,          ../../../ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd                         
VHDL,    xbip_dsp48_wrapper_v3_0_vh_rfs.vhd, calc, xbip_dsp48_wrapper_v3_0_4, ../../../ipstatic/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
VHDL,    xbip_dsp48_addsub_v3_0_vh_rfs.vhd,  calc, xbip_dsp48_addsub_v3_0_1,  ../../../ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd  
VHDL,    xbip_dsp48_addsub_v3_0.vhd,         calc, xbip_dsp48_addsub_v3_0_1,  ../../../ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd         
VHDL,    xbip_dsp48_multadd_v3_0_vh_rfs.vhd, calc, xbip_dsp48_multadd_v3_0_1, ../../../ipstatic/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
VHDL,    xbip_dsp48_multadd_v3_0.vhd,        calc, xbip_dsp48_multadd_v3_0_1, ../../../ipstatic/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd       
VHDL,    xbip_bram18k_v3_0_vh_rfs.vhd,       calc, xbip_bram18k_v3_0_1,       ../../../ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd            
VHDL,    xbip_bram18k_v3_0.vhd,              calc, xbip_bram18k_v3_0_1,       ../../../ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd                   
VHDL,    mult_gen_v12_0_vh_rfs.vhd,          calc, mult_gen_v12_0_10,         ../../../ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd                  
VHDL,    mult_gen_v12_0.vhd,                 calc, mult_gen_v12_0_10,         ../../../ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd                         
VHDL,    floating_point_v7_1_vh_rfs.vhd,     calc, floating_point_v7_1_1,     ../../../ipstatic/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd        
VHDL,    calc_floating_point_0_0.vhd,        calc, xil_defaultlib,            ../../../bd/calc/ip/calc_floating_point_0_0/sim/calc_floating_point_0_0.vhd     
Verilog, calc.v,                             calc, xil_defaultlib,            ../../../bd/calc/hdl/calc.v                                                     
VHDL,    calc_floating_point_1_0.vhd,        calc, xil_defaultlib,            ../../../bd/calc/ip/calc_floating_point_1_0/sim/calc_floating_point_1_0.vhd     
VHDL,    calc_floating_point_2_0.vhd,        calc, xil_defaultlib,            ../../../bd/calc/ip/calc_floating_point_2_0/sim/calc_floating_point_2_0.vhd     
Verilog, glbl.v,                             *,    xil_defaultlib,            glbl.v                                                                          
