// Seed: 166755344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_8;
  logic id_11;
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_24 = 32'd90,
    parameter id_26 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  output wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  output logic [7:0] id_33;
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire _id_26;
  inout wire id_25;
  inout wire _id_24;
  inout wire id_23;
  output wire id_22;
  module_0 modCall_1 (
      id_8,
      id_32,
      id_27,
      id_32,
      id_37,
      id_14,
      id_11,
      id_30,
      id_5,
      id_29
  );
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_28;
  assign id_1 = id_3[1 : 1];
  assign id_31 = id_5;
  assign id_33[id_24!=-1] = id_36 ? id_20 : -1 ? 1'b0 & -1 : id_11;
  assign id_38 = id_27;
  wire id_40[-1 'b0 : id_26];
  ;
endmodule
