// Seed: 1594586569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_10 = 1;
  wire id_11;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri  id_5 = 1;
  wire id_6;
  module_0(
      id_5, id_5, id_6, id_5, id_5, id_2, id_3, id_6, id_5, id_6
  );
  wire id_7;
endmodule
