# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/imports/new/adder.v" \
"../../../../lab6.srcs/sources_1/new/count4bit.v" \
"../../../../lab6.srcs/sources_1/imports/new/hex7seg.v" \
"../../../../lab6.srcs/sources_1/imports/lab6/lab6_clks.v" \
"../../../../lab6.srcs/sources_1/imports/new/m8_1.v" \
"../../../../lab6.srcs/sources_1/new/neg_inverter_module.v" \
"../../../../lab6.srcs/sources_1/imports/new/ring_counter_module.v" \
"../../../../lab6.srcs/sources_1/imports/new/selector.v" \
"../../../../lab6.srcs/sources_1/new/statemachine_module.v" \
"../../../../lab6.srcs/sources_1/imports/new/time_counter_module.v" \
"../../../../lab6.srcs/sources_1/new/top_module.v" \
"../../../../lab6.srcs/sources_1/new/turkeyCounter_module.v" \
"../../../../lab6.srcs/sim_1/new/testbench_topmod.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
