
synthesis -f "TA_Driver_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 14 10:52:17 2025


Command Line:  synthesis -f TA_Driver_impl1_lattice.synproj -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 50.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3 (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/impl1 (searchpath added)
-p C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3 (searchpath added)
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/registers.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/driver_control.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/i2c_slave_top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/heart_beat.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/adc_control.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/i2cslave_controller_top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/i2cslave_controller.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/reset_generator.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/src/filter.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/TestBench/top_tb.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/TestBench/tb_defines.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/TestBench/i2c_master.v
NGD file = TA_Driver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v. VERI-1482
    <postMsg mid="35901372" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(75): " arg1="force_trigger" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg3="75"  />
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2c_slave_top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller_top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/reset_generator.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/filter.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/top_tb.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/top_tb.v(2): " arg1="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/tb_defines.v" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/top_tb.v" arg3="2"  />
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/tb_defines.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/i2c_master.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/i2c_master.v(51): " arg1="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/tb_defines.v" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/testbench/i2c_master.v" arg3="51"  />
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(20): " arg1="top" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg3="20"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/reset_generator.v(21): " arg1="reset_generator" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/reset_generator.v" arg3="21"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v(21): " arg1="heart_beat" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v" arg3="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v(40): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v" arg4="40"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v(49): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/heart_beat.v" arg4="49"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2c_slave_top.v(20): " arg1="i2c_slave_top" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2c_slave_top.v" arg3="20"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller_top.v(53): " arg1="i2cslave_controller_top" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller_top.v" arg3="53"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/filter.v(39): " arg1="filter" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/filter.v" arg3="39"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(54): " arg1="i2cslave_controller" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="54"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(408): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="408"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(433): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="433"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(454): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="454"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(495): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="495"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(545): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="545"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(582): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg4="582"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller_top.v(180): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller_top.v" arg4="180"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(3): " arg1="registers" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(86): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg4="86"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(208): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg4="208"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(213): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg4="213"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(230): " arg1="32" arg2="12" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg4="230"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v(255): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/registers.v" arg4="255"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(173): " arg1="1" arg2="8" arg3="monitor_status" arg4="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg5="173"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(3): " arg1="driver_control" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(94): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="94"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(128): " arg1="32" arg2="24" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="128"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(152): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="152"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(182): " arg1="32" arg2="24" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="182"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(191): " arg1="32" arg2="24" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="191"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(249): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="249"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(286): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg4="286"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(194): " arg1="32" arg2="1" arg3="trigger" arg4="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg5="194"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v(21): " arg1="adc_control" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v" arg3="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v(91): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v" arg4="91"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v(104): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v" arg4="104"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v(129): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/adc_control.v" arg4="129"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(233): " arg1="1" arg2="8" arg3="monitor_status" arg4="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg5="233"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(87): " arg1="status[0]" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg3="87"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v(224): " arg1="adc_status_clear" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/top.v" arg3="224"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="trigger"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="laser_disable_led_n"  />
######## Converting I/O port temp_scl to output.
######## Converting I/O port temp_sda to output.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="cw_over_current_led_n"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="pwm_over_current_led_n"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="cw_active_led_n"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="modulate_active_led_n"  />
######## Converting I/O port mcu_gpio to output.
######## Converting I/O port TA_spare1 to output.
######## Converting I/O port TA_spare2 to output.
######## Converting I/O port TA_spare3 to output.
######## Converting I/O port TA_spare4 to output.
######## Converting I/O port TA_gpio1 to output.
######## Converting I/O port TA_gpio2 to output.
######## Converting I/O port TA_gpio3 to output.
######## Converting I/O port TA_gpio4 to output.
######## Converting I/O port OPT_gpio1 to output.
######## Converting I/O port OPT_gpio2 to output.
######## Converting I/O port OPT_gpio3 to output.
######## Converting I/O port OPT_gpio4 to output.
######## Missing driver on net laser_disable_led_n. Patching with GND.
######## Missing driver on net cw_over_current_led_n. Patching with GND.
######## Missing driver on net pwm_over_current_led_n. Patching with GND.
######## Missing driver on net cw_active_led_n. Patching with GND.
######## Missing driver on net modulate_active_led_n. Patching with GND.
######## Missing driver on net status[0]. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(313): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_10bit_en_reg_i_754" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="313"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(323): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/hs_mode_reg_i_755" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="323"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(735): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_ack2_i_773" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="735"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(745): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/master_code_not_ack_reg_i_776" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="745"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 00000001

 0001 -> 00000010

 0010 -> 00000100

 0011 -> 00001000

 0100 -> 00010000

 0101 -> 00100000

 0110 -> 01000000

 0111 -> 10000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\driver_control/cstate"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\driver_control/pulse_state"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="trigger"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(338): " arg1="\driver_control/data_i0_i0" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg3="338"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(618): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i2" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="618"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v(293): " arg1="\driver_control/data_temp_i0_i0" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/driver_control.v" arg3="293"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(1087): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/timeout_state_i__i1" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="1087"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(1097): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_fsm_i_804" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="1097"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v(1074): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/timeout_counter_i_1184__i0" arg2="c:/project/working/fpga/home/lattice/ta_driver/rev_3/src/i2cslave_controller.v" arg3="1074"  />
GSR instance connected to net reset_n.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \driver_control/cstate__i1 is a one-to-one match with \driver_control/cstate__i2.
Duplicate register/latch removal. \driver_control/pulse_state__i1 is a one-to-one match with \driver_control/pulse_state__i2.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \driver_control/data_i0_i21 is a one-to-one match with \driver_control/data_i0_i20.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Applying 50.000000 MHz constraint to all clocks

Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="trigger" arg2="trigger"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="trigger"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="2"  />

Design Results:
   1394 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file TA_Driver_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 595 of 2352 (25 % )
BB => 2
CCU2D => 142
FD1P3AX => 197
FD1P3AY => 30
FD1P3BX => 3
FD1P3DX => 36
FD1P3IX => 73
FD1P3JX => 3
FD1S1D => 8
FD1S3AX => 169
FD1S3AY => 3
FD1S3BX => 10
FD1S3DX => 18
FD1S3IX => 45
GSR => 1
IB => 10
INV => 4
L6MUX21 => 25
LUT4 => 537
OB => 28
PFUMX => 47
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 17
  Net : clk_25mhz_c, loads : 343
  Net : driver_control/clk_count_3, loads : 77
  Net : adc_control/adc_sck_temp, loads : 44
  Net : driver_control/sck_temp, loads : 32
  Net : i2c_slave_top/registers/data_vld_dly, loads : 20
  Net : i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n, loads : 21
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg, loads : 12
  Net : heart_beat/prescale_15, loads : 9
  Net : reset_generator/clk_d2, loads : 5
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_590, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_592, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_586, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_591, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_593, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_594, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_595, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_589, loads : 2
Clock Enable Nets
Number of Clock Enables: 75
Top 10 highest fanout Clock Enables:
  Net : driver_control/clk_count_3__N_891_enable_27, loads : 24
  Net : driver_control/sck_temp_enable_21, loads : 19
  Net : driver_control/clk_25mhz_c_enable_147, loads : 18
  Net : adc_control/adc_sck_temp_enable_18, loads : 18
  Net : adc_control/count_1, loads : 12
  Net : adc_control/count_2, loads : 12
  Net : driver_control/TA_spare4_c, loads : 11
  Net : adc_control/state_1, loads : 11
  Net : adc_control/state_2, loads : 10
  Net : adc_control/state_3, loads : 10
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i2c_slave_top/registers/addr_i_1, loads : 64
  Net : i2c_slave_top/registers/n10101, loads : 55
  Net : i2c_slave_top/registers/n10100, loads : 35
  Net : reset_generator/n10095, loads : 30
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10081, loads : 30
  Net : reset_generator/state_3__N_879, loads : 29
  Net : driver_control/clk_count_3__N_891, loads : 27
  Net : driver_control/state_1, loads : 26
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_0, loads : 26
  Net : driver_control/state_3, loads : 25
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk8 [get_nets                          |             |             |
\i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg]          |   50.000 MHz|  180.766 MHz|     3  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk7 [get_nets \heart_beat/prescale[15]]|   50.000 MHz|  254.453 MHz|     6  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk6 [get_nets \driver_control/sck_temp]|   50.000 MHz|  164.204 MHz|     4  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk5 [get_nets                          |             |             |
\i2c_slave_top/i2cslave_controller_top/o|             |             |
ut_n]                                   |   50.000 MHz|   54.526 MHz|     6  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk4 [get_nets \reset_generator/clk_d2] |   50.000 MHz|  183.993 MHz|     3  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk3 [get_nets                          |             |             |
\i2c_slave_top/registers/data_vld_dly]  |   50.000 MHz|  120.788 MHz|     9  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk2 [get_nets                          |             |             |
\driver_control/clk_count[3]]           |   50.000 MHz|  116.713 MHz|    16  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets clk_25mhz_c]             |   50.000 MHz|   88.731 MHz|     3  
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets                          |             |             |
\adc_control/adc_sck_temp]              |   50.000 MHz|  127.340 MHz|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 76.586  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.016  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 5 -oc Commercial   "TA_Driver_impl1.ngd" -o "TA_Driver_impl1_map.ncd" -pr "TA_Driver_impl1.prf" -mp "TA_Driver_impl1.mrp" -lpf "C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/impl1/TA_Driver_impl1.lpf" -lpf "C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/TA_Driver.lpf"  -c 0     -retime -tdm  -td_pack   
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: TA_Driver_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 5.

Loading device for application map from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="trigger"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="trigger"  />

No retiming is necessary for the given constraints





Design Summary:
   Number of registers:    595 out of  2352 (25%)
      PFU registers:          595 out of  2112 (28%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       444 out of  1056 (42%)
      SLICEs as Logic/ROM:    444 out of  1056 (42%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:        142 out of  1056 (13%)
   Number of LUT4s:        834 out of  2112 (39%)
      Number used as logic LUTs:        550
      Number used as distributed RAM:     0
      Number used as ripple logic:      284
      Number used as shift registers:     0
   Number of PIO sites used: 40 + 4(JTAG) out of 80 (55%)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  17
     Net clk_25mhz_c: 196 loads, 189 rising, 7 falling (Driver: PIO clk_25mhz )
     Net driver_control/clk_count[3]: 55 loads, 39 rising, 16 falling (Driver: driver_control/clk_count_1179_1293__i3 )
     Net driver_control/sck_temp: 16 loads, 16 rising, 0 falling (Driver: driver_control/sck_temp_199 )
     Net i2c_slave_top/registers/data_vld_dly: 20 loads, 20 rising, 0 falling (Driver: i2c_slave_top/registers/data_vld_dly_156 )
     Net i2c_slave_top/addr_i_7__N_594: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_193_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_590: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_189_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_591: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_190_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_592: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_191_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_593: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_192_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_589: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_188_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_586: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__I_0_202_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_595: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587_I_0_194_2_lut_3_lut_4_lut )
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg: 2 loads, 1 rising, 1 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749 )
     Net i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n: 24 loads, 17 rising, 7 falling (Driver: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16 )
     Net reset_generator/clk_d2: 3 loads, 3 rising, 0 falling (Driver: reset_generator/clk_d2_30 )
     Net adc_control/adc_sck_temp: 27 loads, 27 rising, 0 falling (Driver: adc_control/adc_sck_temp_84 )
     Net heart_beat/prescale[15]: 5 loads, 5 rising, 0 falling (Driver: heart_beat/prescale_1175__i15 )
   Number of Clock Enables:  74
     Net TA_spare4_c: 5 loads, 5 LSLICEs
     Net reset_n: 1 loads, 1 LSLICEs
     Net driver_control/trigger_ext_N_1318: 1 loads, 1 LSLICEs
     Net driver_control/clk_count_3__N_891_enable_27: 13 loads, 13 LSLICEs
     Net driver_control/sck_temp_enable_28: 4 loads, 4 LSLICEs
     Net dynamic_control_0: 8 loads, 8 LSLICEs
     Net driver_control/clk_count_3__N_891_enable_3: 1 loads, 1 LSLICEs
     Net driver_control/clk_25mhz_c_enable_171: 1 loads, 1 LSLICEs
     Net driver_control/sck_temp_enable_29: 1 loads, 1 LSLICEs
     Net driver_control/sck_temp_enable_21: 10 loads, 10 LSLICEs
     Net driver_control/clk_25mhz_c_enable_147: 9 loads, 9 LSLICEs
     Net driver_control/cstate_0: 1 loads, 1 LSLICEs
     Net driver_control/clk_25mhz_c_enable_180: 1 loads, 1 LSLICEs
     Net driver_control/clk_count_3__N_891_enable_22: 2 loads, 2 LSLICEs
     Net driver_control/sck_temp_enable_30: 1 loads, 1 LSLICEs
     Net driver_control/clk_25mhz_c_enable_181: 1 loads, 1 LSLICEs
     Net adc_sck_temp_enable_28: 1 loads, 1 LSLICEs
     Net count_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_179: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_145: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_112: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_97: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_70: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_51: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_35: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_N_1249_enable_8: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/state_0: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_154: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_174: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_28: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_2: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_43: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_63: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_88: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_105: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_120: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_128: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/count_3__N_642: 2 loads, 2 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_3: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_162: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_25mhz_c_enable_170: 4 loads, 4 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_3: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_5: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_2: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_6: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/wr_done_i_N_417: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_derived_7_enable_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_4: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_7: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_11: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_12: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/filter_sda_inst/out_n_N_70: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_N_70: 1 loads, 1 LSLICEs
     Net reset_generator/reset_n_N_3: 1 loads, 1 LSLICEs
     Net adc_control/state_1: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_18: 8 loads, 8 LSLICEs
     Net adc_control/adc_sck_temp_enable_31: 2 loads, 2 LSLICEs
     Net adc_control/state_2: 1 loads, 1 LSLICEs
     Net adc_control/state_3: 1 loads, 1 LSLICEs
     Net adc_control/clk_25mhz_c_enable_172: 5 loads, 5 LSLICEs
     Net adc_control/clk_25mhz_c_enable_173: 2 loads, 2 LSLICEs
     Net adc_control/clk_25mhz_c_enable_146: 1 loads, 1 LSLICEs
     Net adc_control/count_2: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_39: 5 loads, 5 LSLICEs
     Net adc_control/adc_sck_temp_enable_29: 4 loads, 4 LSLICEs
     Net adc_control/adc_sck_temp_enable_20: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_23: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_27: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_40: 1 loads, 1 LSLICEs
     Net adc_control/clk_25mhz_c_enable_175: 1 loads, 1 LSLICEs
   Number of LSRs:  38
     Net rstn_c: 4 loads, 4 LSLICEs
     Net driver_control/n5220: 6 loads, 6 LSLICEs
     Net driver_control/n5228: 13 loads, 13 LSLICEs
     Net state_3__N_879: 16 loads, 16 LSLICEs
     Net driver_control/ss_temp: 1 loads, 1 LSLICEs
     Net driver_control/n518: 13 loads, 13 LSLICEs
     Net driver_control/n5202: 8 loads, 8 LSLICEs
     Net static_control_7: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/n5138: 8 loads, 8 LSLICEs
     Net n10061: 4 loads, 4 LSLICEs
     Net i2c_slave_top/addr_i_7__N_594: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_624: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_590: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_615: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_591: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_618: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_592: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_621: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_593: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/n537: 2 loads, 2 LSLICEs
     Net i2c_slave_top/state_1_N_836_0: 4 loads, 4 LSLICEs
     Net i2c_slave_top/addr_i_7__N_612: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_589: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_609: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_586: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_596: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_627: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_595: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg: 1 loads, 1 LSLICEs
     Net start_detect_i_N_339: 2 loads, 2 LSLICEs
     Net n10095: 8 loads, 8 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3162: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10054: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3823: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_18: 1 loads, 1 LSLICEs
     Net adc_control/n5255: 5 loads, 5 LSLICEs
     Net adc_control/n5252: 2 loads, 2 LSLICEs
     Net adc_control/n6459: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i2c_slave_top/registers/addr_i_1: 64 loads
     Net i2c_slave_top/registers/n10101: 55 loads
     Net i2c_slave_top/registers/n10100: 35 loads
     Net i2c_slave_top/n10081: 32 loads
     Net n10095: 29 loads
     Net driver_control/state_1: 26 loads
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_0: 26 loads
     Net driver_control/cstate_0: 25 loads
     Net driver_control/state_3: 25 loads
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_1: 24 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 61 MB

Dumping design to file TA_Driver_impl1_map.ncd.

ncd2vdb "TA_Driver_impl1_map.ncd" ".vdbs/TA_Driver_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.

trce -f "TA_Driver_impl1.mt" -o "TA_Driver_impl1.tw1" "TA_Driver_impl1_map.ncd" "TA_Driver_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ta_driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TA_Driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1_map.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1_map.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 9402  Score: 2509728247
Cumulative negative slack: 2509683075

Constraints cover 18417 paths, 36 nets, and 3510 connections (95.82% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TA_Driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1_map.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1_map.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 9402 (setup), 0 (hold)
Score: 2509728247 (setup), 0 (hold)
Cumulative negative slack: 2509683075 (2509683075+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 61 MB


ldbanno "TA_Driver_impl1_map.ncd" -n Verilog -o "TA_Driver_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the TA_Driver_impl1_map design file.


Loading design for application ldbanno from file TA_Driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design TA_Driver_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file TA_Driver_impl1_mapvo.vo
Writing SDF timing to file TA_Driver_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 59 MB

mpartrce -p "TA_Driver_impl1.p2t" -f "TA_Driver_impl1.p3t" -tf "TA_Driver_impl1.pt" "TA_Driver_impl1_map.ncd" "TA_Driver_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "TA_Driver_impl1_map.ncd"
Mon Apr 14 10:52:22 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:clockSkewMin=2:parASE=1 TA_Driver_impl1_map.ncd TA_Driver_impl1.dir/5_1.ncd TA_Driver_impl1.prf
Preference file: TA_Driver_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file TA_Driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application par from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   40+4(JTAG)/216     20% used
                  40+4(JTAG)/80      55% bonded

   SLICE            444/1056         42% used

   GSR                1/1           100% used


Number of Signals: 1444
Number of Connections: 3663
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   40 out of 40 pins locked (100% locked).

The following 6 signals are selected to use the primary clock routing resources:
    clk_25mhz_c (driver: clk_25mhz, clk load #: 196)
    driver_control/clk_count[3] (driver: driver_control/SLICE_41, clk load #: 55)
    adc_control/adc_sck_temp (driver: adc_control/SLICE_146, clk load #: 27)
    i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n (driver: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312, clk load #: 24)
    i2c_slave_top/registers/data_vld_dly (driver: i2c_slave_top/SLICE_354, clk load #: 20)
    driver_control/sck_temp (driver: driver_control/SLICE_278, clk load #: 16)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_25mhz_c" arg1="Primary" arg2="clk_25mhz" arg3="1" arg4="Primary"  />

The following 6 signals are selected to use the secondary clock routing resources:
    state_3__N_879 (driver: SLICE_414, clk load #: 0, sr load #: 16, ce load #: 0)
    driver_control/clk_count_3__N_891_enable_27 (driver: driver_control/SLICE_277, clk load #: 0, sr load #: 0, ce load #: 13)
    driver_control/n5228 (driver: driver_control/SLICE_427, clk load #: 0, sr load #: 13, ce load #: 0)
    driver_control/n518 (driver: SLICE_446, clk load #: 0, sr load #: 13, ce load #: 0)
    driver_control/sck_temp_enable_21 (driver: driver_control/SLICE_541, clk load #: 0, sr load #: 0, ce load #: 10)
    heart_beat/prescale[15] (driver: SLICE_128, clk load #: 5, sr load #: 0, ce load #: 0)

Signal reset_n is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 122858788.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  122309146
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 216 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_25mhz_c" from comp "clk_25mhz" on PIO site "1 (PL2A)", clk load = 196
  PRIMARY "driver_control/clk_count[3]" from Q0 on comp "driver_control/SLICE_41" on site "R2C14C", clk load = 55
  PRIMARY "adc_control/adc_sck_temp" from Q0 on comp "adc_control/SLICE_146" on site "R9C2C", clk load = 27
  PRIMARY "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" from Q0 on comp "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312" on site "R6C14D", clk load = 24
  PRIMARY "i2c_slave_top/registers/data_vld_dly" from Q0 on comp "i2c_slave_top/SLICE_354" on site "R10C17C", clk load = 20
  PRIMARY "driver_control/sck_temp" from Q0 on comp "driver_control/SLICE_278" on site "R10C4D", clk load = 16
  SECONDARY "state_3__N_879" from F1 on comp "SLICE_414" on site "R11C15D", clk load = 0, ce load = 0, sr load = 16
  SECONDARY "driver_control/clk_count_3__N_891_enable_27" from F1 on comp "driver_control/SLICE_277" on site "R13C24B", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "driver_control/n5228" from F1 on comp "driver_control/SLICE_427" on site "R6C21C", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "driver_control/n518" from F0 on comp "SLICE_446" on site "R7C25C", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "driver_control/sck_temp_enable_21" from F0 on comp "driver_control/SLICE_541" on site "R13C12D", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "heart_beat/prescale[15]" from Q0 on comp "SLICE_128" on site "R6C25A", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 6 out of 8 (75%)
  SECONDARY: 6 out of 8 (75%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   40 + 4(JTAG) out of 216 (20.4%) PIO sites used.
   40 + 4(JTAG) out of 80 (55.0%) bonded PIO sites used.
   Number of PIO comps: 40; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 5 / 19 ( 26%)  | 2.5V       | -         |
| 1        | 19 / 21 ( 90%) | 2.5V       | -         |
| 2        | 4 / 20 ( 20%)  | 2.5V       | -         |
| 3        | 4 / 6 ( 66%)   | 2.5V       | -         |
| 4        | 3 / 6 ( 50%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file TA_Driver_impl1.dir/5_1.ncd.

0 connections routed; 3663 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=i2c_slave_top/addr_i_7__N_594 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_590 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_591 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_592 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_593 loads=2 clock_loads=1&#xA;   Signal=i2c_   ....   _loads=1&#xA;   Signal=i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg loads=12 clock_loads=2&#xA;   Signal=reset_generator/clk_d2 loads=4 clock_loads=3"  />

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 10:52:27 04/14/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:52:27 04/14/25

Start NBR section for initial routing at 10:52:28 04/14/25
Level 1, iteration 1
20(0.02%) conflicts; 2682(73.22%) untouched conns; 619560664 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1321.076ns/-619560.665ns; real time: 6 secs 
Level 2, iteration 1
10(0.01%) conflicts; 2684(73.27%) untouched conns; 619186736 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1318.758ns/-619186.737ns; real time: 6 secs 
Level 3, iteration 1
9(0.01%) conflicts; 2684(73.27%) untouched conns; 619489063 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1321.076ns/-619489.064ns; real time: 6 secs 
Level 4, iteration 1
105(0.08%) conflicts; 0(0.00%) untouched conn; 668153359 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1324.057ns/-668153.359ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:52:29 04/14/25
Level 4, iteration 1
72(0.06%) conflicts; 0(0.00%) untouched conn; 637073525 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1040.768ns/-637073.525ns; real time: 7 secs 
Level 4, iteration 2
38(0.03%) conflicts; 0(0.00%) untouched conn; 637424924 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1041.927ns/-637424.924ns; real time: 7 secs 
Level 4, iteration 3
30(0.02%) conflicts; 0(0.00%) untouched conn; 622384529 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1043.086ns/-622384.529ns; real time: 7 secs 
Level 4, iteration 4
22(0.02%) conflicts; 0(0.00%) untouched conn; 622384529 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1043.086ns/-622384.529ns; real time: 7 secs 
Level 4, iteration 5
17(0.01%) conflicts; 0(0.00%) untouched conn; 609903864 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1044.245ns/-609903.864ns; real time: 8 secs 
Level 4, iteration 6
15(0.01%) conflicts; 0(0.00%) untouched conn; 609903864 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1044.245ns/-609903.864ns; real time: 8 secs 
Level 4, iteration 7
10(0.01%) conflicts; 0(0.00%) untouched conn; 609648154 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1044.245ns/-609648.155ns; real time: 8 secs 
Level 4, iteration 8
7(0.01%) conflicts; 0(0.00%) untouched conn; 609648154 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1044.245ns/-609648.155ns; real time: 8 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 623384506 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1095.571ns/-623384.507ns; real time: 8 secs 
Level 4, iteration 10
5(0.00%) conflicts; 0(0.00%) untouched conn; 623384506 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1095.571ns/-623384.507ns; real time: 8 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 631186576 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1094.412ns/-631186.576ns; real time: 8 secs 
Level 4, iteration 12
4(0.00%) conflicts; 0(0.00%) untouched conn; 631186576 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1094.412ns/-631186.576ns; real time: 8 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 631113949 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-631113.949ns; real time: 8 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 631113949 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-631113.949ns; real time: 8 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 8 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 8 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 9 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 9 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 9 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 624362586 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.586ns; real time: 9 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 624362266 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.266ns; real time: 9 secs 
Level 4, iteration 22
0(0.00%) conflict; 0(0.00%) untouched conn; 624362266 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624362.266ns; real time: 9 secs 

Start NBR section for performance tuning (iteration 1) at 10:52:31 04/14/25
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 612870312 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1041.927ns/-612870.312ns; real time: 9 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 624363268 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624363.268ns; real time: 9 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 624363268 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624363.268ns; real time: 9 secs 

Start NBR section for re-routing at 10:52:31 04/14/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 624323007 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1093.253ns/-624323.007ns; real time: 9 secs 

Start NBR section for post-routing at 10:52:31 04/14/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 1935 (52.83%)
  Estimated worst slack<setup> : -1093.253ns
  Timing score<setup> : 2147483647
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=i2c_slave_top/addr_i_7__N_594 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_590 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_591 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_592 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_593 loads=2 clock_loads=1&#xA;   Signal=i2c_   ....   _loads=1&#xA;   Signal=i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg loads=12 clock_loads=2&#xA;   Signal=reset_generator/clk_d2 loads=4 clock_loads=3"  />

Total CPU time 10 secs 
Total REAL time: 11 secs 
Completely routed.
End of route.  3663 routed (100.00%); 0 unrouted.

Hold time timing score: 236, hold timing errors: 401

Timing score: 2147483647 

Dumping design to file TA_Driver_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -1093.254
PAR_SUMMARY::Timing score<setup/<ns>> = 2147483.647
PAR_SUMMARY::Worst  slack<hold /<ns>> = -2.087
PAR_SUMMARY::Timing score<hold /<ns>> = 236.540
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 10 secs 
Total REAL time to completion: 11 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "TA_Driver_impl1.pt" -o "TA_Driver_impl1.twr" "TA_Driver_impl1.ncd" "TA_Driver_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ta_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TA_Driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 9406  Score: 2597789448
Cumulative negative slack: 2597761430

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TA_Driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 401  Score: 236540
Cumulative negative slack: 236540

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 9406 (setup), 401 (hold)
Score: 2597789448 (setup), 236540 (hold)
Cumulative negative slack: 2597997970 (2597761430+236540)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 58 MB


iotiming  "TA_Driver_impl1.ncd" "TA_Driver_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file ta_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application iotiming from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ta_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ta_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "TA_Driver_impl1.par" 

bitgen -f "TA_Driver_impl1.t2b" -w "TA_Driver_impl1.ncd"  -jedec "TA_Driver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file TA_Driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from TA_Driver_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "TA_Driver_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        639 Pages (128*639 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  639 Pages (Page 0 to Page 638).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 336768 bits for this design


Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 265 MB
