// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decoder_decoder_bit (
        ap_clk,
        ap_rst,
        y0300_dout,
        y0300_empty_n,
        y0300_read,
        y1301_dout,
        y1301_empty_n,
        y1301_read,
        output302_din,
        output302_full_n,
        output302_write,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [0:0] y0300_dout;
input   y0300_empty_n;
output   y0300_read;
input  [0:0] y1301_dout;
input   y1301_empty_n;
output   y1301_read;
output  [0:0] output302_din;
input   output302_full_n;
output   output302_write;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [32:0] temp_trellis_survivor_V_i_q0;
wire   [32:0] temp_trellis_survivor_V_t_q0;
wire    decoder_bit_Block_split148_proc3_U0_ap_start;
wire    decoder_bit_Block_split148_proc3_U0_ap_done;
wire    decoder_bit_Block_split148_proc3_U0_ap_continue;
wire    decoder_bit_Block_split148_proc3_U0_ap_idle;
wire    decoder_bit_Block_split148_proc3_U0_ap_ready;
wire   [5:0] decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_address0;
wire    decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_ce0;
wire    decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_we0;
wire   [32:0] decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_d0;
wire    decoder_bit_Block_split148_proc3_U0_y0300_read;
wire    decoder_bit_Block_split148_proc3_U0_y1301_read;
wire   [31:0] decoder_bit_Block_split148_proc3_U0_ap_return;
wire    ap_channel_done_best_branch_loc_channel;
wire    best_branch_loc_channel_full_n;
reg    ap_sync_reg_channel_write_best_branch_loc_channel;
wire    ap_sync_channel_write_best_branch_loc_channel;
wire    ap_channel_done_temp_trellis_survivor_V;
wire    decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_full_n;
reg    ap_sync_reg_channel_write_temp_trellis_survivor_V;
wire    ap_sync_channel_write_temp_trellis_survivor_V;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_start;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_done;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_continue;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_idle;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_ready;
wire   [5:0] decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_address0;
wire    decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_ce0;
wire   [0:0] decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_return;
wire    best_branch_3_cast_loc_channel_full_n;
wire    decoder_bit_Block_split223_proc_U0_ap_start;
wire    decoder_bit_Block_split223_proc_U0_ap_done;
wire    decoder_bit_Block_split223_proc_U0_ap_continue;
wire    decoder_bit_Block_split223_proc_U0_ap_idle;
wire    decoder_bit_Block_split223_proc_U0_ap_ready;
wire   [0:0] decoder_bit_Block_split223_proc_U0_output302_din;
wire    decoder_bit_Block_split223_proc_U0_output302_write;
wire    temp_trellis_survivor_V_i_full_n;
wire    temp_trellis_survivor_V_t_empty_n;
wire   [31:0] best_branch_loc_channel_dout;
wire    best_branch_loc_channel_empty_n;
wire   [0:0] best_branch_3_cast_loc_channel_dout;
wire    best_branch_3_cast_loc_channel_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_best_branch_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_temp_trellis_survivor_V = 1'b0;
end

decoder_decoder_bit_temp_trellis_survivor_V #(
    .DataWidth( 33 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
temp_trellis_survivor_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_address0),
    .i_ce0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_ce0),
    .i_we0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_we0),
    .i_d0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_d0),
    .i_q0(temp_trellis_survivor_V_i_q0),
    .t_address0(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_address0),
    .t_ce0(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_ce0),
    .t_we0(1'b0),
    .t_d0(33'd0),
    .t_q0(temp_trellis_survivor_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(temp_trellis_survivor_V_i_full_n),
    .i_write(ap_channel_done_temp_trellis_survivor_V),
    .t_empty_n(temp_trellis_survivor_V_t_empty_n),
    .t_read(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_ready)
);

decoder_decoder_bit_Block_split148_proc3 decoder_bit_Block_split148_proc3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(decoder_bit_Block_split148_proc3_U0_ap_start),
    .ap_done(decoder_bit_Block_split148_proc3_U0_ap_done),
    .ap_continue(decoder_bit_Block_split148_proc3_U0_ap_continue),
    .ap_idle(decoder_bit_Block_split148_proc3_U0_ap_idle),
    .ap_ready(decoder_bit_Block_split148_proc3_U0_ap_ready),
    .temp_trellis_survivor_V_address0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_address0),
    .temp_trellis_survivor_V_ce0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_ce0),
    .temp_trellis_survivor_V_we0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_we0),
    .temp_trellis_survivor_V_d0(decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_d0),
    .y0300_dout(y0300_dout),
    .y0300_empty_n(y0300_empty_n),
    .y0300_read(decoder_bit_Block_split148_proc3_U0_y0300_read),
    .y1301_dout(y1301_dout),
    .y1301_empty_n(y1301_empty_n),
    .y1301_read(decoder_bit_Block_split148_proc3_U0_y1301_read),
    .ap_return(decoder_bit_Block_split148_proc3_U0_ap_return)
);

decoder_decoder_bit_Loop_VITIS_LOOP_246_6_proc decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_start),
    .ap_done(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_done),
    .ap_continue(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_continue),
    .ap_idle(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_idle),
    .ap_ready(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_ready),
    .p_read(best_branch_loc_channel_dout),
    .temp_trellis_survivor_V_address0(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_address0),
    .temp_trellis_survivor_V_ce0(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_temp_trellis_survivor_V_ce0),
    .temp_trellis_survivor_V_q0(temp_trellis_survivor_V_t_q0),
    .ap_return(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_return)
);

decoder_decoder_bit_Block_split223_proc decoder_bit_Block_split223_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(decoder_bit_Block_split223_proc_U0_ap_start),
    .ap_done(decoder_bit_Block_split223_proc_U0_ap_done),
    .ap_continue(decoder_bit_Block_split223_proc_U0_ap_continue),
    .ap_idle(decoder_bit_Block_split223_proc_U0_ap_idle),
    .ap_ready(decoder_bit_Block_split223_proc_U0_ap_ready),
    .p_read(best_branch_3_cast_loc_channel_dout),
    .output302_din(decoder_bit_Block_split223_proc_U0_output302_din),
    .output302_full_n(output302_full_n),
    .output302_write(decoder_bit_Block_split223_proc_U0_output302_write)
);

decoder_fifo_w32_d2_S best_branch_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(decoder_bit_Block_split148_proc3_U0_ap_return),
    .if_full_n(best_branch_loc_channel_full_n),
    .if_write(ap_channel_done_best_branch_loc_channel),
    .if_dout(best_branch_loc_channel_dout),
    .if_empty_n(best_branch_loc_channel_empty_n),
    .if_read(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_ready)
);

decoder_fifo_w1_d2_S best_branch_3_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_return),
    .if_full_n(best_branch_3_cast_loc_channel_full_n),
    .if_write(decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_done),
    .if_dout(best_branch_3_cast_loc_channel_dout),
    .if_empty_n(best_branch_3_cast_loc_channel_empty_n),
    .if_read(decoder_bit_Block_split223_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_best_branch_loc_channel <= 1'b0;
    end else begin
        if (((decoder_bit_Block_split148_proc3_U0_ap_done & decoder_bit_Block_split148_proc3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_best_branch_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_best_branch_loc_channel <= ap_sync_channel_write_best_branch_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_temp_trellis_survivor_V <= 1'b0;
    end else begin
        if (((decoder_bit_Block_split148_proc3_U0_ap_done & decoder_bit_Block_split148_proc3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_temp_trellis_survivor_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_temp_trellis_survivor_V <= ap_sync_channel_write_temp_trellis_survivor_V;
        end
    end
end

assign ap_channel_done_best_branch_loc_channel = ((ap_sync_reg_channel_write_best_branch_loc_channel ^ 1'b1) & decoder_bit_Block_split148_proc3_U0_ap_done);

assign ap_channel_done_temp_trellis_survivor_V = ((ap_sync_reg_channel_write_temp_trellis_survivor_V ^ 1'b1) & decoder_bit_Block_split148_proc3_U0_ap_done);

assign ap_done = decoder_bit_Block_split223_proc_U0_ap_done;

assign ap_idle = ((best_branch_3_cast_loc_channel_empty_n ^ 1'b1) & (best_branch_loc_channel_empty_n ^ 1'b1) & (temp_trellis_survivor_V_t_empty_n ^ 1'b1) & decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_idle & decoder_bit_Block_split223_proc_U0_ap_idle & decoder_bit_Block_split148_proc3_U0_ap_idle);

assign ap_ready = decoder_bit_Block_split148_proc3_U0_ap_ready;

assign ap_sync_channel_write_best_branch_loc_channel = ((best_branch_loc_channel_full_n & ap_channel_done_best_branch_loc_channel) | ap_sync_reg_channel_write_best_branch_loc_channel);

assign ap_sync_channel_write_temp_trellis_survivor_V = ((decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_full_n & ap_channel_done_temp_trellis_survivor_V) | ap_sync_reg_channel_write_temp_trellis_survivor_V);

assign decoder_bit_Block_split148_proc3_U0_ap_continue = (ap_sync_channel_write_temp_trellis_survivor_V & ap_sync_channel_write_best_branch_loc_channel);

assign decoder_bit_Block_split148_proc3_U0_ap_start = ap_start;

assign decoder_bit_Block_split148_proc3_U0_temp_trellis_survivor_V_full_n = temp_trellis_survivor_V_i_full_n;

assign decoder_bit_Block_split223_proc_U0_ap_continue = ap_continue;

assign decoder_bit_Block_split223_proc_U0_ap_start = best_branch_3_cast_loc_channel_empty_n;

assign decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_continue = best_branch_3_cast_loc_channel_full_n;

assign decoder_bit_Loop_VITIS_LOOP_246_6_proc_U0_ap_start = (temp_trellis_survivor_V_t_empty_n & best_branch_loc_channel_empty_n);

assign output302_din = decoder_bit_Block_split223_proc_U0_output302_din;

assign output302_write = decoder_bit_Block_split223_proc_U0_output302_write;

assign y0300_read = decoder_bit_Block_split148_proc3_U0_y0300_read;

assign y1301_read = decoder_bit_Block_split148_proc3_U0_y1301_read;

endmodule //decoder_decoder_bit
