`timescale 1ns/1ns

module Asy_FIFO_TB;

parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 8;

parameter FIFO_DEPTH = ( 1 << ADDR_WIDTH );

reg wr_clk;
reg rd_clk;

reg rst_n;

reg wr_en;
reg rd_en;

reg [DATA_WIDTH-1:0] data_in;

wire full;
wire empty;

wire [DATA_WIDTH-1:0] data_out;
