{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650189970081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650189970081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 14:06:10 2022 " "Processing started: Sun Apr 17 14:06:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650189970081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1650189970081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1650189970081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1650189970553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1650189970553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650189976806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650189976806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4isa_proccessor_main.v 1 1 " "Found 1 design units, including 1 entities, in source file armv4isa_proccessor_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650189976808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650189976808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650189976810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650189976810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650189976811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650189976811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650189976813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650189976813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1650189976840 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "CLK testbench.v(11) " "Verilog HDL warning at testbench.v(11): assignments to CLK create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/testbench.v" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1650189976840 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_soc_baseline de0_nano_soc_baseline:de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for hierarchy \"de0_nano_soc_baseline:de0_nano_soc_baseline\"" {  } { { "testbench.v" "de0_nano_soc_baseline" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/testbench.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650189976841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_module de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module " "Elaborating entity \"main_module\" for hierarchy \"de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module\"" {  } { { "de0_nano_soc_baseline.v" "main_module" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650189976842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instrmememory ARMv4ISA_Proccessor_MAIN.v(6) " "Verilog HDL or VHDL warning at ARMv4ISA_Proccessor_MAIN.v(6): object \"instrmememory\" assigned a value but never read" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1650189976843 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 ARMv4ISA_Proccessor_MAIN.v(18) " "Verilog HDL warning at ARMv4ISA_Proccessor_MAIN.v(18): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1650189976844 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "instrmememory ARMv4ISA_Proccessor_MAIN.v(17) " "Verilog HDL warning at ARMv4ISA_Proccessor_MAIN.v(17): initial value for variable instrmememory should be constant" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1650189976844 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ARMv4ISA_Proccessor_MAIN.v(46) " "Verilog HDL assignment warning at ARMv4ISA_Proccessor_MAIN.v(46): truncated value with size 32 to match size of target (2)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650189976844 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(51) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(51): inferring latch(es) for variable \"program_increment_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1650189976844 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_signal ARMv4ISA_Proccessor_MAIN.v(51) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(51): inferring latch(es) for variable \"program_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1650189976844 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_signal ARMv4ISA_Proccessor_MAIN.v(51) " "Inferred latch for \"program_signal\" at ARMv4ISA_Proccessor_MAIN.v(51)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976846 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(51) " "Inferred latch for \"program_increment_flag\" at ARMv4ISA_Proccessor_MAIN.v(51)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976846 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module\|program_counter:program_counter " "Elaborating entity \"program_counter\" for hierarchy \"de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module\|program_counter:program_counter\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_counter" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650189976853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(17) " "Verilog HDL assignment warning at program_counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650189976854 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module\|program_memory:program_memory " "Elaborating entity \"program_memory\" for hierarchy \"de0_nano_soc_baseline:de0_nano_soc_baseline\|main_module:main_module\|program_memory:program_memory\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_memory" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650189976855 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 program_memory.v(17) " "Verilog HDL warning at program_memory.v(17): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1650189976856 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outinstruction program_memory.v(24) " "Verilog HDL Always Construct warning at program_memory.v(24): inferring latch(es) for variable \"outinstruction\", which holds its previous value in one or more paths through the always construct" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1650189976857 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 program_memory.v(11) " "Net \"instrmem.data_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1650189976858 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 program_memory.v(11) " "Net \"instrmem.waddr_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 program_memory.v(11) " "Net \"instrmem.we_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[0\] program_memory.v(24) " "Inferred latch for \"outinstruction\[0\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[1\] program_memory.v(24) " "Inferred latch for \"outinstruction\[1\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[2\] program_memory.v(24) " "Inferred latch for \"outinstruction\[2\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[3\] program_memory.v(24) " "Inferred latch for \"outinstruction\[3\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[4\] program_memory.v(24) " "Inferred latch for \"outinstruction\[4\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[5\] program_memory.v(24) " "Inferred latch for \"outinstruction\[5\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[6\] program_memory.v(24) " "Inferred latch for \"outinstruction\[6\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[7\] program_memory.v(24) " "Inferred latch for \"outinstruction\[7\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[8\] program_memory.v(24) " "Inferred latch for \"outinstruction\[8\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[9\] program_memory.v(24) " "Inferred latch for \"outinstruction\[9\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[10\] program_memory.v(24) " "Inferred latch for \"outinstruction\[10\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[11\] program_memory.v(24) " "Inferred latch for \"outinstruction\[11\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[12\] program_memory.v(24) " "Inferred latch for \"outinstruction\[12\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976859 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[13\] program_memory.v(24) " "Inferred latch for \"outinstruction\[13\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[14\] program_memory.v(24) " "Inferred latch for \"outinstruction\[14\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[15\] program_memory.v(24) " "Inferred latch for \"outinstruction\[15\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[16\] program_memory.v(24) " "Inferred latch for \"outinstruction\[16\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[17\] program_memory.v(24) " "Inferred latch for \"outinstruction\[17\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[18\] program_memory.v(24) " "Inferred latch for \"outinstruction\[18\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[19\] program_memory.v(24) " "Inferred latch for \"outinstruction\[19\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[20\] program_memory.v(24) " "Inferred latch for \"outinstruction\[20\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[21\] program_memory.v(24) " "Inferred latch for \"outinstruction\[21\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[22\] program_memory.v(24) " "Inferred latch for \"outinstruction\[22\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[23\] program_memory.v(24) " "Inferred latch for \"outinstruction\[23\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[24\] program_memory.v(24) " "Inferred latch for \"outinstruction\[24\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[25\] program_memory.v(24) " "Inferred latch for \"outinstruction\[25\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[26\] program_memory.v(24) " "Inferred latch for \"outinstruction\[26\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[27\] program_memory.v(24) " "Inferred latch for \"outinstruction\[27\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[28\] program_memory.v(24) " "Inferred latch for \"outinstruction\[28\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[29\] program_memory.v(24) " "Inferred latch for \"outinstruction\[29\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[30\] program_memory.v(24) " "Inferred latch for \"outinstruction\[30\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outinstruction\[31\] program_memory.v(24) " "Inferred latch for \"outinstruction\[31\]\" at program_memory.v(24)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1650189976860 "|testbench|de0_nano_soc_baseline:de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650189976935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 14:06:16 2022 " "Processing ended: Sun Apr 17 14:06:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650189976935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650189976935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650189976935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1650189976935 ""}
