

================================================================
== Vivado HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s'
================================================================
* Date:           Sun May 25 15:19:06 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.013 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028| 5.140 us | 5.140 us |  1028|  1028|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BatchNormLoop  |     1026|     1026|         4|          1|          1|  1024|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    292|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    354|    -|
|Register         |        0|      -|     220|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     220|    678|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_13_fu_315_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_14_fu_339_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_15_fu_363_p2           |     +    |      0|  0|  15|           5|           6|
    |add_ln1192_16_fu_511_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_17_fu_505_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_18_fu_415_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_19_fu_543_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_20_fu_575_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_21_fu_607_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_22_fu_639_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_23_fu_671_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_24_fu_703_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_25_fu_735_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_26_fu_767_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_27_fu_447_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_28_fu_537_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_29_fu_601_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_30_fu_633_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_31_fu_665_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_32_fu_761_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_fu_479_p2              |     +    |      0|  0|   8|           5|           6|
    |i_fu_233_p2                       |     +    |      0|  0|  13|          11|           1|
    |sub_ln1192_3_fu_391_p2            |     -    |      0|  0|  15|           5|           6|
    |sub_ln1192_4_fu_569_p2            |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_5_fu_697_p2            |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_6_fu_729_p2            |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_fu_473_p2              |     -    |      0|  0|   8|           6|           6|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op138         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_227_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 292|         180|         178|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_216              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   48|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_216                          |  11|   0|   11|          0|
    |icmp_ln25_reg_783                    |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |tmp_data_0_V_reg_894                 |   4|   0|    4|          0|
    |tmp_data_10_V_reg_919                |   4|   0|    4|          0|
    |tmp_data_11_V_reg_924                |   4|   0|    4|          0|
    |tmp_data_12_V_reg_929                |   4|   0|    4|          0|
    |tmp_data_13_V_reg_934                |   4|   0|    4|          0|
    |tmp_data_14_V_reg_939                |   4|   0|    4|          0|
    |tmp_data_15_V_reg_889                |   4|   0|    4|          0|
    |tmp_data_15_V_reg_889_pp0_iter2_reg  |   4|   0|    4|          0|
    |tmp_data_1_V_reg_854                 |   4|   0|    4|          0|
    |tmp_data_1_V_reg_854_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_2_V_reg_859                 |   4|   0|    4|          0|
    |tmp_data_2_V_reg_859_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_3_V_reg_864                 |   4|   0|    4|          0|
    |tmp_data_3_V_reg_864_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_4_V_reg_899                 |   4|   0|    4|          0|
    |tmp_data_5_V_reg_869                 |   3|   0|    4|          1|
    |tmp_data_5_V_reg_869_pp0_iter2_reg   |   3|   0|    4|          1|
    |tmp_data_6_V_reg_874                 |   4|   0|    4|          0|
    |tmp_data_6_V_reg_874_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_7_V_reg_904                 |   4|   0|    4|          0|
    |tmp_data_8_V_reg_909                 |   4|   0|    4|          0|
    |tmp_data_9_V_reg_914                 |   4|   0|    4|          0|
    |tmp_data_V_0_reg_792                 |   4|   0|    4|          0|
    |tmp_data_V_10_reg_820                |   4|   0|    4|          0|
    |tmp_data_V_11_reg_826                |   4|   0|    4|          0|
    |tmp_data_V_12_reg_832                |   4|   0|    4|          0|
    |tmp_data_V_13_reg_837                |   4|   0|    4|          0|
    |tmp_data_V_14_reg_843                |   4|   0|    4|          0|
    |tmp_data_V_4_reg_797                 |   4|   0|    4|          0|
    |tmp_data_V_7_reg_803                 |   4|   0|    4|          0|
    |tmp_data_V_8_reg_809                 |   4|   0|    4|          0|
    |tmp_data_V_9_reg_814                 |   4|   0|    4|          0|
    |trunc_ln1192_4_reg_879               |   3|   0|    3|          0|
    |trunc_ln1192_5_reg_884               |   3|   0|    3|          0|
    |trunc_ln1192_reg_849                 |   3|   0|    3|          0|
    |icmp_ln25_reg_783                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 220|  32|  159|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|start_out                 | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|start_write               | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config14> | return value |
|data_V_data_0_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|res_V_data_0_V_din        | out |    4|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |    4|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |    4|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |    4|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |    4|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |    4|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |    4|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |    4|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |    4|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |    4|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |    4|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |    4|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |    4|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din       | out |    4|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din       | out |    4|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din       | out |    4|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

