{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700948759944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700948759944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:45:59 2023 " "Processing started: Sat Nov 25 18:45:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700948759944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700948759944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700948759944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700948760181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_10_BITS-ckt " "Found design unit 1: SUBTRATOR_10_BITS-ckt" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760495 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_10_BITS " "Found entity 1: SUBTRATOR_10_BITS" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_7_BITS-ckt " "Found design unit 1: SUBTRATOR_7_BITS-ckt" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760497 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_7_BITS " "Found entity 1: SUBTRATOR_7_BITS" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_1_BIT-ckt " "Found design unit 1: SUBTRATOR_1_BIT-ckt" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760498 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_1_BIT " "Found entity 1: SUBTRATOR_1_BIT" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_10_BITS-ckt " "Found design unit 1: REGISTRADOR_10_BITS-ckt" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760499 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_10_BITS " "Found entity 1: REGISTRADOR_10_BITS" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_7_BITS-ckt " "Found design unit 1: REGISTRADOR_7_BITS-ckt" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760500 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_7_BITS " "Found entity 1: REGISTRADOR_7_BITS" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_3_BITS-ckt " "Found design unit 1: REGISTRADOR_3_BITS-ckt" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760502 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_3_BITS " "Found entity 1: REGISTRADOR_3_BITS" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_2_BITS-ckt " "Found design unit 1: REGISTRADOR_2_BITS-ckt" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760503 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_2_BITS " "Found entity 1: REGISTRADOR_2_BITS" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_6x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_6x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-ckt " "Found design unit 1: mux_6x1-ckt" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760504 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_7BITS-ckt " "Found design unit 1: mux_2x1_7BITS-ckt" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760505 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_7BITS " "Found entity 1: mux_2x1_7BITS" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1_1bit-ckt " "Found design unit 1: MUX_2x1_1bit-ckt" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760507 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1_1bit " "Found entity 1: MUX_2x1_1bit" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J-CKT " "Found design unit 1: MOEDA_J-CKT" {  } { { "arquivos VHDL/MOEDA_J.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760509 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J " "Found entity 1: MOEDA_J" {  } { { "arquivos VHDL/MOEDA_J.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/m_j_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/m_j_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_J_7BITS-ckt " "Found design unit 1: M_J_7BITS-ckt" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_J_7BITS " "Found entity 1: M_J_7BITS" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-logica " "Found design unit 1: ffjk-logica" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760514 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/demux_1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/demux_1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x6-ckt " "Found design unit 1: Demux_1x6-ckt" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x6 " "Found entity 1: Demux_1x6" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_up_dw_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_up_dw_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_dw_7_bits-ckt " "Found design unit 1: contador_up_dw_7_bits-ckt" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760516 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_dw_7_bits " "Found entity 1: contador_up_dw_7_bits" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_10-CKT " "Found design unit 1: COMPARADOR_ZERO_10-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760518 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_10 " "Found entity 1: COMPARADOR_ZERO_10" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_7-CKT " "Found design unit 1: COMPARADOR_ZERO_7-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_7 " "Found entity 1: COMPARADOR_ZERO_7" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bnt_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bnt_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bnt_sincrono-ckt " "Found design unit 1: bnt_sincrono-ckt" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""} { "Info" "ISGN_ENTITY_NAME" "1 bnt_sincrono " "Found entity 1: bnt_sincrono" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_3_bits-ckt " "Found design unit 1: contador_3_bits-ckt" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760521 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_3_bits " "Found entity 1: contador_3_bits" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/valor_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/valor_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALOR_M-ckt " "Found design unit 1: VALOR_M-ckt" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760523 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALOR_M " "Found entity 1: VALOR_M" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comp_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comp_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_5-CKT " "Found design unit 1: COMP_5-CKT" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760524 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP_5 " "Found entity 1: COMP_5" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/reg_estados_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/reg_estados_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_ESTADOS_2-CKT " "Found design unit 1: REG_ESTADOS_2-CKT" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_ESTADOS_2 " "Found entity 1: REG_ESTADOS_2" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/sinal_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/sinal_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINAL_ESTADO-CKT " "Found design unit 1: SINAL_ESTADO-CKT" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINAL_ESTADO " "Found entity 1: SINAL_ESTADO" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/vt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/vt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VT-ckt " "Found design unit 1: VT-ckt" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760528 ""} { "Info" "ISGN_ENTITY_NAME" "1 VT " "Found entity 1: VT" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7_bits-ckt " "Found design unit 1: contador_7_bits-ckt" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760529 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7_bits " "Found entity 1: contador_7_bits" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bloco_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_DE_CONTROLE-CKT " "Found design unit 1: BLOCO_DE_CONTROLE-CKT" {  } { { "arquivos VHDL/BLOCO_DE_CONTROLE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_DE_CONTROLE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760531 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_DE_CONTROLE " "Found entity 1: BLOCO_DE_CONTROLE" {  } { { "arquivos VHDL/BLOCO_DE_CONTROLE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_DE_CONTROLE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bloco_operacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_operacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_OPERACIONAL-CKT " "Found design unit 1: BLOCO_OPERACIONAL-CKT" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_OPERACIONAL " "Found entity 1: BLOCO_OPERACIONAL" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/cofre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/cofre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COFRE-ckt " "Found design unit 1: COFRE-ckt" {  } { { "arquivos VHDL/COFRE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""} { "Info" "ISGN_ENTITY_NAME" "1 COFRE " "Found entity 1: COFRE" {  } { { "arquivos VHDL/COFRE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_10_BITS-CKT " "Found design unit 1: COMPARADOR_10_BITS-CKT" {  } { { "arquivos VHDL/COMPARADOR_10_BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_10_BITS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_10_BITS " "Found entity 1: COMPARADOR_10_BITS" {  } { { "arquivos VHDL/COMPARADOR_10_BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_10_BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/maquina_de_troco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/maquina_de_troco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAQUINA_DE_TROCO-CKT " "Found design unit 1: MAQUINA_DE_TROCO-CKT" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760536 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAQUINA_DE_TROCO " "Found entity 1: MAQUINA_DE_TROCO" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ck_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ck_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ck_div-logica " "Found design unit 1: ck_div-logica" {  } { { "arquivos VHDL/ck_div.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ck_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760537 ""} { "Info" "ISGN_ENTITY_NAME" "1 ck_div " "Found entity 1: ck_div" {  } { { "arquivos VHDL/ck_div.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ck_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_10BITS-ckt " "Found design unit 1: mux_2x1_10BITS-ckt" {  } { { "arquivos VHDL/mux_2x1_10BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_10BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_10BITS " "Found entity 1: mux_2x1_10BITS" {  } { { "arquivos VHDL/mux_2x1_10BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_10BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700948760539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700948760539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAQUINA_DE_TROCO " "Elaborating entity \"MAQUINA_DE_TROCO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700948760566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_OUT MAQUINA_DE_TROCO.vhd(52) " "Verilog HDL or VHDL warning at MAQUINA_DE_TROCO.vhd(52): object \"I_OUT\" assigned a value but never read" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700948760567 "|MAQUINA_DE_TROCO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bnt_sincrono bnt_sincrono:U0 " "Elaborating entity \"bnt_sincrono\" for hierarchy \"bnt_sincrono:U0\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd bnt_sincrono:U0\|ffd:FFD1 " "Elaborating entity \"ffd\" for hierarchy \"bnt_sincrono:U0\|ffd:FFD1\"" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "FFD1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_DE_CONTROLE BLOCO_DE_CONTROLE:U1 " "Elaborating entity \"BLOCO_DE_CONTROLE\" for hierarchy \"BLOCO_DE_CONTROLE:U1\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ESTADOS_2 REG_ESTADOS_2:U2 " "Elaborating entity \"REG_ESTADOS_2\" for hierarchy \"REG_ESTADOS_2:U2\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U2" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760573 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COMUM1 REG_ESTADOS_2.vhd(19) " "VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal \"COMUM1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700948760573 "|MAQUINA_DE_TROCO|REG_ESTADOS_2:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "comum2 REG_ESTADOS_2.vhd(19) " "VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal \"comum2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700948760573 "|MAQUINA_DE_TROCO|REG_ESTADOS_2:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_OPERACIONAL BLOCO_OPERACIONAL:U3 " "Elaborating entity \"BLOCO_OPERACIONAL\" for hierarchy \"BLOCO_OPERACIONAL:U3\"" {  } { { "arquivos VHDL/MAQUINA_DE_TROCO.vhd" "U3" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINAL_ESTADO BLOCO_OPERACIONAL:U3\|SINAL_ESTADO:S0 " "Elaborating entity \"SINAL_ESTADO\" for hierarchy \"BLOCO_OPERACIONAL:U3\|SINAL_ESTADO:S0\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "S0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_10BITS BLOCO_OPERACIONAL:U3\|mux_2x1_10BITS:M000 " "Elaborating entity \"mux_2x1_10BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|mux_2x1_10BITS:M000\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "M000" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VT BLOCO_OPERACIONAL:U3\|VT:V0 " "Elaborating entity \"VT\" for hierarchy \"BLOCO_OPERACIONAL:U3\|VT:V0\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "V0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_10_BITS BLOCO_OPERACIONAL:U3\|VT:V0\|REGISTRADOR_10_BITS:C000 " "Elaborating entity \"REGISTRADOR_10_BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|VT:V0\|REGISTRADOR_10_BITS:C000\"" {  } { { "arquivos VHDL/VT.vhd" "C000" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR_ZERO_10 BLOCO_OPERACIONAL:U3\|COMPARADOR_ZERO_10:C0 " "Elaborating entity \"COMPARADOR_ZERO_10\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COMPARADOR_ZERO_10:C0\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "C0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COFRE BLOCO_OPERACIONAL:U3\|COFRE:C1 " "Elaborating entity \"COFRE\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "C1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT_SUB COFRE.vhd(27) " "Verilog HDL or VHDL warning at COFRE.vhd(27): object \"COUT_SUB\" assigned a value but never read" {  } { { "arquivos VHDL/COFRE.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700948760593 "|MAQUINA_DE_TROCO|BLOCO_OPERACIONAL:U3|COFRE:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3_bits BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ " "Elaborating entity \"contador_3_bits\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ\"" {  } { { "arquivos VHDL/COFRE.vhd" "CONTJ" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760594 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_MUX_1 contador_3_bits.vhd(23) " "VHDL Signal Declaration warning at contador_3_bits.vhd(23): used implicit default value for signal \"S_MUX_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700948760594 "|MAQUINA_DE_TROCO|BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_MUX_2 contador_3_bits.vhd(23) " "VHDL Signal Declaration warning at contador_3_bits.vhd(23): used implicit default value for signal \"S_MUX_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700948760594 "|MAQUINA_DE_TROCO|BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1_1bit BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ\|MUX_2x1_1bit:mx0 " "Elaborating entity \"MUX_2x1_1bit\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ\|MUX_2x1_1bit:mx0\"" {  } { { "arquivos VHDL/contador_3_bits.vhd" "mx0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffjk BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ\|ffjk:FF0 " "Elaborating entity \"ffjk\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|contador_3_bits:CONTJ\|ffjk:FF0\"" {  } { { "arquivos VHDL/contador_3_bits.vhd" "FF0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_5 BLOCO_OPERACIONAL:U3\|COFRE:C1\|COMP_5:COMP5 " "Elaborating entity \"COMP_5\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|COMP_5:COMP5\"" {  } { { "arquivos VHDL/COFRE.vhd" "COMP5" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALOR_M BLOCO_OPERACIONAL:U3\|COFRE:C1\|VALOR_M:CONT_M " "Elaborating entity \"VALOR_M\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|VALOR_M:CONT_M\"" {  } { { "arquivos VHDL/COFRE.vhd" "CONT_M" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6x1 BLOCO_OPERACIONAL:U3\|COFRE:C1\|mux_6x1:MUX_J1 " "Elaborating entity \"mux_6x1\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|mux_6x1:MUX_J1\"" {  } { { "arquivos VHDL/COFRE.vhd" "MUX_J1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x6 BLOCO_OPERACIONAL:U3\|COFRE:C1\|Demux_1x6:DEMUX_000 " "Elaborating entity \"Demux_1x6\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|Demux_1x6:DEMUX_000\"" {  } { { "arquivos VHDL/COFRE.vhd" "DEMUX_000" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR_10_BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|COMPARADOR_10_BITS:COMPARADOR " "Elaborating entity \"COMPARADOR_10_BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|COMPARADOR_10_BITS:COMPARADOR\"" {  } { { "arquivos VHDL/COFRE.vhd" "COMPARADOR" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRATOR_10_BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|SUBTRATOR_10_BITS:SUBTRATOR " "Elaborating entity \"SUBTRATOR_10_BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|SUBTRATOR_10_BITS:SUBTRATOR\"" {  } { { "arquivos VHDL/COFRE.vhd" "SUBTRATOR" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRATOR_1_BIT BLOCO_OPERACIONAL:U3\|COFRE:C1\|SUBTRATOR_10_BITS:SUBTRATOR\|SUBTRATOR_1_BIT:FF0 " "Elaborating entity \"SUBTRATOR_1_BIT\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|SUBTRATOR_10_BITS:SUBTRATOR\|SUBTRATOR_1_BIT:FF0\"" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "FF0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOEDA_J BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100 " "Elaborating entity \"MOEDA_J\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\"" {  } { { "arquivos VHDL/COFRE.vhd" "MOEDA_100" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout MOEDA_J.vhd(44) " "Verilog HDL or VHDL warning at MOEDA_J.vhd(44): object \"Cout\" assigned a value but never read" {  } { { "arquivos VHDL/MOEDA_J.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700948760630 "|MAQUINA_DE_TROCO|BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J:MOEDA_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_J_7BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00 " "Elaborating entity \"M_J_7BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_7BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00\|mux_2x1_7BITS:U0 " "Elaborating entity \"mux_2x1_7BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00\|mux_2x1_7BITS:U0\"" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "U0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_7_BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00\|REGISTRADOR_7_BITS:C0 " "Elaborating entity \"REGISTRADOR_7_BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|M_J_7BITS:REG00\|REGISTRADOR_7_BITS:C0\"" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "C0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRATOR_7_BITS BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|SUBTRATOR_7_BITS:SUB0 " "Elaborating entity \"SUBTRATOR_7_BITS\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|SUBTRATOR_7_BITS:SUB0\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "SUB0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR_ZERO_7 BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|COMPARADOR_ZERO_7:COMP_Z1 " "Elaborating entity \"COMPARADOR_ZERO_7\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|COMPARADOR_ZERO_7:COMP_Z1\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "COMP_Z1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up_dw_7_bits BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|contador_up_dw_7_bits:CONT_M " "Elaborating entity \"contador_up_dw_7_bits\" for hierarchy \"BLOCO_OPERACIONAL:U3\|COFRE:C1\|MOEDA_J:MOEDA_100\|contador_up_dw_7_bits:CONT_M\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "CONT_M" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760665 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760943 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760943 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760944 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760944 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760945 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760945 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760945 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760945 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760946 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760946 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "EA REG00 " "Port \"EA\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760948 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT_B REG00 " "Port \"OUT_B\" does not exist in macrofunction \"REG00\"" {  } { { "arquivos VHDL/MOEDA_J.vhd" "REG00" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760948 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d MUX_J2 " "Port \"d\" does not exist in macrofunction \"MUX_J2\"" {  } { { "arquivos VHDL/COFRE.vhd" "MUX_J2" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 154 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760949 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d MUX_J1 " "Port \"d\" does not exist in macrofunction \"MUX_J1\"" {  } { { "arquivos VHDL/COFRE.vhd" "MUX_J1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd" 153 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760949 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Clock C1 " "Port \"Clock\" does not exist in macrofunction \"C1\"" {  } { { "arquivos VHDL/BLOCO_OPERACIONAL.vhd" "C1" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd" 59 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700948760950 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1700948760969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700948761279 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 25 18:46:01 2023 " "Processing ended: Sat Nov 25 18:46:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700948761279 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700948761279 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700948761279 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700948761279 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 9 s " "Quartus II Full Compilation was unsuccessful. 17 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700948761896 ""}
