

================================================================
== Vitis HLS Report for 'lenet_predict'
================================================================
* Date:           Tue Nov 26 16:15:42 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   472233|   472233|  4.722 ms|  4.722 ms|  472234|  472234|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%fc3_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc3_bias"   --->   Operation 30 'read' 'fc3_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%fc3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc3_weights"   --->   Operation 31 'read' 'fc3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%fc2_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_bias"   --->   Operation 32 'read' 'fc2_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%fc2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_weights"   --->   Operation 33 'read' 'fc2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%fc1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_bias"   --->   Operation 34 'read' 'fc1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%fc1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_weights"   --->   Operation 35 'read' 'fc1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%conv2_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_bias"   --->   Operation 36 'read' 'conv2_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%conv2_filters_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_filters"   --->   Operation 37 'read' 'conv2_filters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%conv1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_bias"   --->   Operation 38 'read' 'conv1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%conv1_filters_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_filters"   --->   Operation 39 'read' 'conv1_filters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 40 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_023_loc = alloca i64 1"   --->   Operation 41 'alloca' 'i_023_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:36]   --->   Operation 42 'alloca' 'conv1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pool1_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:37]   --->   Operation 43 'alloca' 'pool1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:38]   --->   Operation 44 'alloca' 'conv2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pool2_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:39]   --->   Operation 45 'alloca' 'pool2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fc1_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:40]   --->   Operation 46 'alloca' 'fc1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fc2_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:41]   --->   Operation 47 'alloca' 'fc2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fc3_output = alloca i64 1" [lenet_proj/lenet_main_1.cpp:42]   --->   Operation 48 'alloca' 'fc3_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 49 [2/2] (1.10ns)   --->   "%call_ln45 = call void @conv2d, i32 %gmem, i64 %input_r_read, i32 %conv1_output, i64 %conv1_filters_read, i64 %conv1_bias_read" [lenet_proj/lenet_main_1.cpp:45]   --->   Operation 49 'call' 'call_ln45' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2d, i32 %gmem, i64 %input_r_read, i32 %conv1_output, i64 %conv1_filters_read, i64 %conv1_bias_read" [lenet_proj/lenet_main_1.cpp:45]   --->   Operation 50 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln46 = call void @relu, i32 %conv1_output" [lenet_proj/lenet_main_1.cpp:46]   --->   Operation 51 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln46 = call void @relu, i32 %conv1_output" [lenet_proj/lenet_main_1.cpp:46]   --->   Operation 52 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln47 = call void @maxpool2d, i32 %conv1_output, i32 %pool1_output" [lenet_proj/lenet_main_1.cpp:47]   --->   Operation 53 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln47 = call void @maxpool2d, i32 %conv1_output, i32 %pool1_output" [lenet_proj/lenet_main_1.cpp:47]   --->   Operation 54 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 55 [2/2] (1.10ns)   --->   "%call_ln49 = call void @conv2d.5, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_read, i64 %conv2_bias_read" [lenet_proj/lenet_main_1.cpp:49]   --->   Operation 55 'call' 'call_ln49' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln49 = call void @conv2d.5, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_read, i64 %conv2_bias_read" [lenet_proj/lenet_main_1.cpp:49]   --->   Operation 56 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln50 = call void @relu.1, i32 %conv2_output" [lenet_proj/lenet_main_1.cpp:50]   --->   Operation 57 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln50 = call void @relu.1, i32 %conv2_output" [lenet_proj/lenet_main_1.cpp:50]   --->   Operation 58 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln51 = call void @maxpool2d.2, i32 %conv2_output, i32 %pool2_output" [lenet_proj/lenet_main_1.cpp:51]   --->   Operation 59 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln51 = call void @maxpool2d.2, i32 %conv2_output, i32 %pool2_output" [lenet_proj/lenet_main_1.cpp:51]   --->   Operation 60 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln53 = call void @fully_connected, i32 %pool2_output, i32 %fc1_output, i32 %gmem, i64 %fc1_weights_read, i64 %fc1_bias_read" [lenet_proj/lenet_main_1.cpp:53]   --->   Operation 61 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln53 = call void @fully_connected, i32 %pool2_output, i32 %fc1_output, i32 %gmem, i64 %fc1_weights_read, i64 %fc1_bias_read" [lenet_proj/lenet_main_1.cpp:53]   --->   Operation 62 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln54 = call void @relu.3, i32 %fc1_output" [lenet_proj/lenet_main_1.cpp:54]   --->   Operation 63 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln54 = call void @relu.3, i32 %fc1_output" [lenet_proj/lenet_main_1.cpp:54]   --->   Operation 64 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln56 = call void @fully_connected.6, i32 %fc1_output, i32 %fc2_output, i32 %gmem, i64 %fc2_weights_read, i64 %fc2_bias_read" [lenet_proj/lenet_main_1.cpp:56]   --->   Operation 65 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln56 = call void @fully_connected.6, i32 %fc1_output, i32 %fc2_output, i32 %gmem, i64 %fc2_weights_read, i64 %fc2_bias_read" [lenet_proj/lenet_main_1.cpp:56]   --->   Operation 66 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln57 = call void @relu.4, i32 %fc2_output" [lenet_proj/lenet_main_1.cpp:57]   --->   Operation 67 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln57 = call void @relu.4, i32 %fc2_output" [lenet_proj/lenet_main_1.cpp:57]   --->   Operation 68 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln59 = call void @fully_connected.7, i32 %fc2_output, i32 %fc3_output, i32 %gmem, i64 %fc3_weights_read, i64 %fc3_bias_read" [lenet_proj/lenet_main_1.cpp:59]   --->   Operation 69 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln59 = call void @fully_connected.7, i32 %fc2_output, i32 %fc3_output, i32 %gmem, i64 %fc3_weights_read, i64 %fc3_bias_read" [lenet_proj/lenet_main_1.cpp:59]   --->   Operation 70 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln62 = call void @softmax, i32 %fc3_output" [lenet_proj/lenet_main_1.cpp:62]   --->   Operation 71 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln62 = call void @softmax, i32 %fc3_output" [lenet_proj/lenet_main_1.cpp:62]   --->   Operation 72 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.61>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 0" [lenet_proj/lenet_main_1.cpp:59]   --->   Operation 73 'getelementptr' 'fc3_output_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 74 [2/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_proj/lenet_main_1.cpp:66]   --->   Operation 74 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 0.61>
ST_26 : Operation 75 [1/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_proj/lenet_main_1.cpp:66]   --->   Operation 75 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 0.40>
ST_27 : Operation 76 [2/2] (0.40ns)   --->   "%call_ln66 = call void @lenet_predict_Pipeline_VITIS_LOOP_67_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_proj/lenet_main_1.cpp:66]   --->   Operation 76 'call' 'call_ln66' <Predicate = true> <Delay = 0.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln66 = call void @lenet_predict_Pipeline_VITIS_LOOP_67_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_proj/lenet_main_1.cpp:66]   --->   Operation 77 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.00>
ST_29 : Operation 78 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [lenet_proj/lenet_main_1.cpp:7]   --->   Operation 78 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_27, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %predicted_class"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_27, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_2, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_3, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_4, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_5, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_6, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_7, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_8, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_20, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_10, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_26, void @empty_23, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias, void @empty_0, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%i_023_loc_load = load i32 %i_023_loc"   --->   Operation 107 'load' 'i_023_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 108 [1/1] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %predicted_class, i32 %i_023_loc_load" [lenet_proj/lenet_main_1.cpp:70]   --->   Operation 108 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [lenet_proj/lenet_main_1.cpp:73]   --->   Operation 109 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.100ns
The critical path consists of the following:
	s_axi read operation ('conv1_bias_read') on port 'conv1_bias' [22]  (1.000 ns)
	'call' operation ('call_ln45', lenet_proj/lenet_main_1.cpp:45) to 'conv2d' [62]  (1.100 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln49', lenet_proj/lenet_main_1.cpp:49) to 'conv2d.5' [65]  (1.100 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.614ns
The critical path consists of the following:
	'getelementptr' operation ('fc3_output_addr', lenet_proj/lenet_main_1.cpp:59) [72]  (0.000 ns)
	'load' operation ('max_prob', lenet_proj/lenet_main_1.cpp:66) on array 'fc3_output', lenet_proj/lenet_main_1.cpp:42 [75]  (0.614 ns)

 <State 26>: 0.614ns
The critical path consists of the following:
	'load' operation ('max_prob', lenet_proj/lenet_main_1.cpp:66) on array 'fc3_output', lenet_proj/lenet_main_1.cpp:42 [75]  (0.614 ns)

 <State 27>: 0.402ns
The critical path consists of the following:
	'call' operation ('call_ln66', lenet_proj/lenet_main_1.cpp:66) to 'lenet_predict_Pipeline_VITIS_LOOP_67_1' [76]  (0.402 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 1.000ns
The critical path consists of the following:
	'load' operation ('i_023_loc_load') on local variable 'i_023_loc' [77]  (0.000 ns)
	s_axi write operation ('write_ln70', lenet_proj/lenet_main_1.cpp:70) on port 'predicted_class' (lenet_proj/lenet_main_1.cpp:70) [78]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
