// Seed: 3014362198
module module_0 (
    output tri   id_0,
    input  tri1  id_1,
    output tri   id_2,
    output wire  id_3,
    output tri1  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output tri1  id_7
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    output wire id_11,
    output tri0 id_12,
    output wand id_13,
    input wand id_14,
    input tri0 id_15,
    input tri0 id_16
);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_13,
      id_12,
      id_13,
      id_5,
      id_0,
      id_12
  );
  assign modCall_1.id_6 = 0;
  tri0 id_18, id_19, id_20 = 1;
  wire id_21;
endmodule
