
STM32_L053C8_MCU_LIS3MDL_Uzduotis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ddc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003e9c  08003e9c  00004e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f00  08003f00  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003f00  08003f00  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003f00  08003f00  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f00  08003f00  00004f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f04  08003f04  00004f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003f08  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  08003f14  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08003f14  00005178  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bef2  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000219a  00000000  00000000  00010f26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  000130c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fe  00000000  00000000  00013ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014136  00000000  00000000  0001459e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e64c  00000000  00000000  000286d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c34e  00000000  00000000  00036d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b306e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002910  00000000  00000000  000b30b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000b59c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e84 	.word	0x08003e84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003e84 	.word	0x08003e84

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b09b      	sub	sp, #108	@ 0x6c
 8000224:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */

	LIS3MDL_Device lis3mdl_devices[1];
	lis3mdl_initialize_device_struct(&lis3mdl_devices[0], &hspi2, SS2_GPIO_Port, SS2_Pin);
 8000226:	2380      	movs	r3, #128	@ 0x80
 8000228:	015b      	lsls	r3, r3, #5
 800022a:	4a21      	ldr	r2, [pc, #132]	@ (80002b0 <main+0x90>)
 800022c:	4921      	ldr	r1, [pc, #132]	@ (80002b4 <main+0x94>)
 800022e:	2420      	movs	r4, #32
 8000230:	1938      	adds	r0, r7, r4
 8000232:	f003 faf1 	bl	8003818 <lis3mdl_initialize_device_struct>

	LIS3MDL_Init_Params init_params;
	lis3mdl_set_default_params(&init_params);
 8000236:	003b      	movs	r3, r7
 8000238:	0018      	movs	r0, r3
 800023a:	f003 fb58 	bl	80038ee <lis3mdl_set_default_params>
	// Init parameters can be tweaked manually
	// For example init_params.full_scale = LIS3MDL_FULL_SCALE_4_GAUSS
	// All configurable options available under lis3mdl_init_params.h
	init_params.full_scale = LIS3MDL_FULL_SCALE_16_GAUSS;
 800023e:	003b      	movs	r3, r7
 8000240:	2203      	movs	r2, #3
 8000242:	72da      	strb	r2, [r3, #11]
	init_params.xy_operation_mode = LIS3MDL_ULTRA_PERFORMACE;
 8000244:	003b      	movs	r3, r7
 8000246:	2203      	movs	r2, #3
 8000248:	71da      	strb	r2, [r3, #7]

	lis3mdl_setup_config_registers(&lis3mdl_devices[0], init_params);
 800024a:	003b      	movs	r3, r7
 800024c:	1938      	adds	r0, r7, r4
 800024e:	466a      	mov	r2, sp
 8000250:	0011      	movs	r1, r2
 8000252:	001a      	movs	r2, r3
 8000254:	320c      	adds	r2, #12
 8000256:	ca70      	ldmia	r2!, {r4, r5, r6}
 8000258:	c170      	stmia	r1!, {r4, r5, r6}
 800025a:	ca30      	ldmia	r2!, {r4, r5}
 800025c:	c130      	stmia	r1!, {r4, r5}
 800025e:	6819      	ldr	r1, [r3, #0]
 8000260:	685a      	ldr	r2, [r3, #4]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	f003 fb15 	bl	8003892 <lis3mdl_setup_config_registers>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000268:	f000 fb30 	bl	80008cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026c:	f000 f82a 	bl	80002c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000270:	f000 f936 	bl	80004e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000274:	f000 f916 	bl	80004a4 <MX_DMA_Init>
  MX_SPI2_Init();
 8000278:	f000 f8a2 	bl	80003c0 <MX_SPI2_Init>
  MX_TIM6_Init();
 800027c:	f000 f8d8 	bl	8000430 <MX_TIM6_Init>
  MX_IWDG_Init();
 8000280:	f000 f880 	bl	8000384 <MX_IWDG_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_IWDG_Refresh(&hiwdg);
 8000284:	4b0c      	ldr	r3, [pc, #48]	@ (80002b8 <main+0x98>)
 8000286:	0018      	movs	r0, r3
 8000288:	f001 f87a 	bl	8001380 <HAL_IWDG_Refresh>
	lis3mdl_process(lis3mdl_devices, 1, &spi_cplt_flag);
 800028c:	4a0b      	ldr	r2, [pc, #44]	@ (80002bc <main+0x9c>)
 800028e:	2420      	movs	r4, #32
 8000290:	193b      	adds	r3, r7, r4
 8000292:	2101      	movs	r1, #1
 8000294:	0018      	movs	r0, r3
 8000296:	f002 ff59 	bl	800314c <lis3mdl_process>
	if(lis3mdl_get_magnetic_data(lis3mdl_devices, 1, 0, &magnetic_data) == LIS3MDL_DATA_AVAILABLE){
 800029a:	4b09      	ldr	r3, [pc, #36]	@ (80002c0 <main+0xa0>)
 800029c:	1938      	adds	r0, r7, r4
 800029e:	2200      	movs	r2, #0
 80002a0:	2101      	movs	r1, #1
 80002a2:	f003 f905 	bl	80034b0 <lis3mdl_get_magnetic_data>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d1ec      	bne.n	8000284 <main+0x64>
		int ret = 0; // Do something with the data
 80002aa:	2300      	movs	r3, #0
 80002ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
	HAL_IWDG_Refresh(&hiwdg);
 80002ae:	e7e9      	b.n	8000284 <main+0x64>
 80002b0:	50000400 	.word	0x50000400
 80002b4:	20000038 	.word	0x20000038
 80002b8:	20000028 	.word	0x20000028
 80002bc:	20000160 	.word	0x20000160
 80002c0:	20000164 	.word	0x20000164

080002c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c4:	b590      	push	{r4, r7, lr}
 80002c6:	b095      	sub	sp, #84	@ 0x54
 80002c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ca:	2418      	movs	r4, #24
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	0018      	movs	r0, r3
 80002d0:	2338      	movs	r3, #56	@ 0x38
 80002d2:	001a      	movs	r2, r3
 80002d4:	2100      	movs	r1, #0
 80002d6:	f003 fd9f 	bl	8003e18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	0018      	movs	r0, r3
 80002de:	2314      	movs	r3, #20
 80002e0:	001a      	movs	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	f003 fd98 	bl	8003e18 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002e8:	4b24      	ldr	r3, [pc, #144]	@ (800037c <SystemClock_Config+0xb8>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a24      	ldr	r2, [pc, #144]	@ (8000380 <SystemClock_Config+0xbc>)
 80002ee:	401a      	ands	r2, r3
 80002f0:	4b22      	ldr	r3, [pc, #136]	@ (800037c <SystemClock_Config+0xb8>)
 80002f2:	2180      	movs	r1, #128	@ 0x80
 80002f4:	0109      	lsls	r1, r1, #4
 80002f6:	430a      	orrs	r2, r1
 80002f8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002fa:	0021      	movs	r1, r4
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	220a      	movs	r2, #10
 8000300:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2201      	movs	r2, #1
 8000306:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2210      	movs	r2, #16
 800030c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800030e:	187b      	adds	r3, r7, r1
 8000310:	2201      	movs	r2, #1
 8000312:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2202      	movs	r2, #2
 8000318:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2280      	movs	r2, #128	@ 0x80
 8000324:	02d2      	lsls	r2, r2, #11
 8000326:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2280      	movs	r2, #128	@ 0x80
 800032c:	03d2      	lsls	r2, r2, #15
 800032e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	187b      	adds	r3, r7, r1
 8000332:	0018      	movs	r0, r3
 8000334:	f001 f8a4 	bl	8001480 <HAL_RCC_OscConfig>
 8000338:	1e03      	subs	r3, r0, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800033c:	f000 f95a 	bl	80005f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	220f      	movs	r2, #15
 8000344:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2203      	movs	r2, #3
 800034a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034c:	1d3b      	adds	r3, r7, #4
 800034e:	2200      	movs	r2, #0
 8000350:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	22e0      	movs	r2, #224	@ 0xe0
 8000356:	00d2      	lsls	r2, r2, #3
 8000358:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2200      	movs	r2, #0
 800035e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2101      	movs	r1, #1
 8000364:	0018      	movs	r0, r3
 8000366:	f001 fc4f 	bl	8001c08 <HAL_RCC_ClockConfig>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800036e:	f000 f941 	bl	80005f4 <Error_Handler>
  }
}
 8000372:	46c0      	nop			@ (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b015      	add	sp, #84	@ 0x54
 8000378:	bd90      	pop	{r4, r7, pc}
 800037a:	46c0      	nop			@ (mov r8, r8)
 800037c:	40007000 	.word	0x40007000
 8000380:	ffffe7ff 	.word	0xffffe7ff

08000384 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000388:	4b0b      	ldr	r3, [pc, #44]	@ (80003b8 <MX_IWDG_Init+0x34>)
 800038a:	4a0c      	ldr	r2, [pc, #48]	@ (80003bc <MX_IWDG_Init+0x38>)
 800038c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800038e:	4b0a      	ldr	r3, [pc, #40]	@ (80003b8 <MX_IWDG_Init+0x34>)
 8000390:	2200      	movs	r2, #0
 8000392:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 20;
 8000394:	4b08      	ldr	r3, [pc, #32]	@ (80003b8 <MX_IWDG_Init+0x34>)
 8000396:	2214      	movs	r2, #20
 8000398:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 20;
 800039a:	4b07      	ldr	r3, [pc, #28]	@ (80003b8 <MX_IWDG_Init+0x34>)
 800039c:	2214      	movs	r2, #20
 800039e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80003a0:	4b05      	ldr	r3, [pc, #20]	@ (80003b8 <MX_IWDG_Init+0x34>)
 80003a2:	0018      	movs	r0, r3
 80003a4:	f000 ff9a 	bl	80012dc <HAL_IWDG_Init>
 80003a8:	1e03      	subs	r3, r0, #0
 80003aa:	d001      	beq.n	80003b0 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 80003ac:	f000 f922 	bl	80005f4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80003b0:	46c0      	nop			@ (mov r8, r8)
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	46c0      	nop			@ (mov r8, r8)
 80003b8:	20000028 	.word	0x20000028
 80003bc:	40003000 	.word	0x40003000

080003c0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80003c4:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003c6:	4a19      	ldr	r2, [pc, #100]	@ (800042c <MX_SPI2_Init+0x6c>)
 80003c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80003ca:	4b17      	ldr	r3, [pc, #92]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003cc:	2282      	movs	r2, #130	@ 0x82
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003d2:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003d8:	4b13      	ldr	r3, [pc, #76]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003da:	2200      	movs	r2, #0
 80003dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003e4:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003ec:	2280      	movs	r2, #128	@ 0x80
 80003ee:	0092      	lsls	r2, r2, #2
 80003f0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80003f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003f4:	2238      	movs	r2, #56	@ 0x38
 80003f6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_SPI2_Init+0x68>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000428 <MX_SPI2_Init+0x68>)
 8000400:	2200      	movs	r2, #0
 8000402:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000404:	4b08      	ldr	r3, [pc, #32]	@ (8000428 <MX_SPI2_Init+0x68>)
 8000406:	2200      	movs	r2, #0
 8000408:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800040a:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <MX_SPI2_Init+0x68>)
 800040c:	2207      	movs	r2, #7
 800040e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000410:	4b05      	ldr	r3, [pc, #20]	@ (8000428 <MX_SPI2_Init+0x68>)
 8000412:	0018      	movs	r0, r3
 8000414:	f001 fdc6 	bl	8001fa4 <HAL_SPI_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800041c:	f000 f8ea 	bl	80005f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000420:	46c0      	nop			@ (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	20000038 	.word	0x20000038
 800042c:	40003800 	.word	0x40003800

08000430 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000436:	003b      	movs	r3, r7
 8000438:	0018      	movs	r0, r3
 800043a:	2308      	movs	r3, #8
 800043c:	001a      	movs	r2, r3
 800043e:	2100      	movs	r1, #0
 8000440:	f003 fcea 	bl	8003e18 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000444:	4b15      	ldr	r3, [pc, #84]	@ (800049c <MX_TIM6_Init+0x6c>)
 8000446:	4a16      	ldr	r2, [pc, #88]	@ (80004a0 <MX_TIM6_Init+0x70>)
 8000448:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 32;
 800044a:	4b14      	ldr	r3, [pc, #80]	@ (800049c <MX_TIM6_Init+0x6c>)
 800044c:	2220      	movs	r2, #32
 800044e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000450:	4b12      	ldr	r3, [pc, #72]	@ (800049c <MX_TIM6_Init+0x6c>)
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_TIM6_Init+0x6c>)
 8000458:	2263      	movs	r2, #99	@ 0x63
 800045a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800045c:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <MX_TIM6_Init+0x6c>)
 800045e:	2280      	movs	r2, #128	@ 0x80
 8000460:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_TIM6_Init+0x6c>)
 8000464:	0018      	movs	r0, r3
 8000466:	f002 fc8b 	bl	8002d80 <HAL_TIM_Base_Init>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800046e:	f000 f8c1 	bl	80005f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000472:	003b      	movs	r3, r7
 8000474:	2200      	movs	r2, #0
 8000476:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000478:	003b      	movs	r3, r7
 800047a:	2200      	movs	r2, #0
 800047c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800047e:	003a      	movs	r2, r7
 8000480:	4b06      	ldr	r3, [pc, #24]	@ (800049c <MX_TIM6_Init+0x6c>)
 8000482:	0011      	movs	r1, r2
 8000484:	0018      	movs	r0, r3
 8000486:	f002 fe09 	bl	800309c <HAL_TIMEx_MasterConfigSynchronization>
 800048a:	1e03      	subs	r3, r0, #0
 800048c:	d001      	beq.n	8000492 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800048e:	f000 f8b1 	bl	80005f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	20000120 	.word	0x20000120
 80004a0:	40001000 	.word	0x40001000

080004a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004aa:	4b0c      	ldr	r3, [pc, #48]	@ (80004dc <MX_DMA_Init+0x38>)
 80004ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004ae:	4b0b      	ldr	r3, [pc, #44]	@ (80004dc <MX_DMA_Init+0x38>)
 80004b0:	2101      	movs	r1, #1
 80004b2:	430a      	orrs	r2, r1
 80004b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80004b6:	4b09      	ldr	r3, [pc, #36]	@ (80004dc <MX_DMA_Init+0x38>)
 80004b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ba:	2201      	movs	r2, #1
 80004bc:	4013      	ands	r3, r2
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80004c2:	2200      	movs	r2, #0
 80004c4:	2100      	movs	r1, #0
 80004c6:	200b      	movs	r0, #11
 80004c8:	f000 fb40 	bl	8000b4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80004cc:	200b      	movs	r0, #11
 80004ce:	f000 fb52 	bl	8000b76 <HAL_NVIC_EnableIRQ>

}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b002      	add	sp, #8
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	40021000 	.word	0x40021000

080004e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b089      	sub	sp, #36	@ 0x24
 80004e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e6:	240c      	movs	r4, #12
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	0018      	movs	r0, r3
 80004ec:	2314      	movs	r3, #20
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f003 fc91 	bl	8003e18 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f6:	4b29      	ldr	r3, [pc, #164]	@ (800059c <MX_GPIO_Init+0xbc>)
 80004f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004fa:	4b28      	ldr	r3, [pc, #160]	@ (800059c <MX_GPIO_Init+0xbc>)
 80004fc:	2102      	movs	r1, #2
 80004fe:	430a      	orrs	r2, r1
 8000500:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000502:	4b26      	ldr	r3, [pc, #152]	@ (800059c <MX_GPIO_Init+0xbc>)
 8000504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000506:	2202      	movs	r2, #2
 8000508:	4013      	ands	r3, r2
 800050a:	60bb      	str	r3, [r7, #8]
 800050c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050e:	4b23      	ldr	r3, [pc, #140]	@ (800059c <MX_GPIO_Init+0xbc>)
 8000510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000512:	4b22      	ldr	r3, [pc, #136]	@ (800059c <MX_GPIO_Init+0xbc>)
 8000514:	2101      	movs	r1, #1
 8000516:	430a      	orrs	r2, r1
 8000518:	62da      	str	r2, [r3, #44]	@ 0x2c
 800051a:	4b20      	ldr	r3, [pc, #128]	@ (800059c <MX_GPIO_Init+0xbc>)
 800051c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800051e:	2201      	movs	r2, #1
 8000520:	4013      	ands	r3, r2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS2_GPIO_Port, SS2_Pin, GPIO_PIN_SET);
 8000526:	2380      	movs	r3, #128	@ 0x80
 8000528:	015b      	lsls	r3, r3, #5
 800052a:	481d      	ldr	r0, [pc, #116]	@ (80005a0 <MX_GPIO_Init+0xc0>)
 800052c:	2201      	movs	r2, #1
 800052e:	0019      	movs	r1, r3
 8000530:	f000 feb6 	bl	80012a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000534:	23f0      	movs	r3, #240	@ 0xf0
 8000536:	0119      	lsls	r1, r3, #4
 8000538:	23a0      	movs	r3, #160	@ 0xa0
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	2200      	movs	r2, #0
 800053e:	0018      	movs	r0, r3
 8000540:	f000 feae 	bl	80012a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS2_Pin */
  GPIO_InitStruct.Pin = SS2_Pin;
 8000544:	193b      	adds	r3, r7, r4
 8000546:	2280      	movs	r2, #128	@ 0x80
 8000548:	0152      	lsls	r2, r2, #5
 800054a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054c:	193b      	adds	r3, r7, r4
 800054e:	2201      	movs	r2, #1
 8000550:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000552:	193b      	adds	r3, r7, r4
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000558:	193b      	adds	r3, r7, r4
 800055a:	2200      	movs	r2, #0
 800055c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SS2_GPIO_Port, &GPIO_InitStruct);
 800055e:	193b      	adds	r3, r7, r4
 8000560:	4a0f      	ldr	r2, [pc, #60]	@ (80005a0 <MX_GPIO_Init+0xc0>)
 8000562:	0019      	movs	r1, r3
 8000564:	0010      	movs	r0, r2
 8000566:	f000 fd25 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 800056a:	0021      	movs	r1, r4
 800056c:	187b      	adds	r3, r7, r1
 800056e:	22f0      	movs	r2, #240	@ 0xf0
 8000570:	0112      	lsls	r2, r2, #4
 8000572:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2201      	movs	r2, #1
 8000578:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000586:	187a      	adds	r2, r7, r1
 8000588:	23a0      	movs	r3, #160	@ 0xa0
 800058a:	05db      	lsls	r3, r3, #23
 800058c:	0011      	movs	r1, r2
 800058e:	0018      	movs	r0, r3
 8000590:	f000 fd10 	bl	8000fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	b009      	add	sp, #36	@ 0x24
 800059a:	bd90      	pop	{r4, r7, pc}
 800059c:	40021000 	.word	0x40021000
 80005a0:	50000400 	.word	0x50000400

080005a4 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI2){
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a04      	ldr	r2, [pc, #16]	@ (80005c4 <HAL_SPI_TxCpltCallback+0x20>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d102      	bne.n	80005bc <HAL_SPI_TxCpltCallback+0x18>
		spi_cplt_flag = 1;
 80005b6:	4b04      	ldr	r3, [pc, #16]	@ (80005c8 <HAL_SPI_TxCpltCallback+0x24>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	701a      	strb	r2, [r3, #0]
	}
}
 80005bc:	46c0      	nop			@ (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	b002      	add	sp, #8
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40003800 	.word	0x40003800
 80005c8:	20000160 	.word	0x20000160

080005cc <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI2){
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a04      	ldr	r2, [pc, #16]	@ (80005ec <HAL_SPI_RxCpltCallback+0x20>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d102      	bne.n	80005e4 <HAL_SPI_RxCpltCallback+0x18>
		spi_cplt_flag = 1;
 80005de:	4b04      	ldr	r3, [pc, #16]	@ (80005f0 <HAL_SPI_RxCpltCallback+0x24>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
	}
}
 80005e4:	46c0      	nop			@ (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	b002      	add	sp, #8
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	40003800 	.word	0x40003800
 80005f0:	20000160 	.word	0x20000160

080005f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f8:	b672      	cpsid	i
}
 80005fa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005fc:	46c0      	nop			@ (mov r8, r8)
 80005fe:	e7fd      	b.n	80005fc <Error_Handler+0x8>

08000600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8000606:	003b      	movs	r3, r7
 8000608:	0018      	movs	r0, r3
 800060a:	2308      	movs	r3, #8
 800060c:	001a      	movs	r2, r3
 800060e:	2100      	movs	r1, #0
 8000610:	f003 fc02 	bl	8003e18 <memset>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <HAL_MspInit+0x50>)
 8000616:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000618:	4b0d      	ldr	r3, [pc, #52]	@ (8000650 <HAL_MspInit+0x50>)
 800061a:	2101      	movs	r1, #1
 800061c:	430a      	orrs	r2, r1
 800061e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	4b0b      	ldr	r3, [pc, #44]	@ (8000650 <HAL_MspInit+0x50>)
 8000622:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000624:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <HAL_MspInit+0x50>)
 8000626:	2180      	movs	r1, #128	@ 0x80
 8000628:	0549      	lsls	r1, r1, #21
 800062a:	430a      	orrs	r2, r1
 800062c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 800062e:	003b      	movs	r3, r7
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8000634:	003b      	movs	r3, r7
 8000636:	2200      	movs	r2, #0
 8000638:	605a      	str	r2, [r3, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800063a:	003b      	movs	r3, r7
 800063c:	0018      	movs	r0, r3
 800063e:	f000 feaf 	bl	80013a0 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8000642:	f000 ff0f 	bl	8001464 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b002      	add	sp, #8
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	40021000 	.word	0x40021000

08000654 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b089      	sub	sp, #36	@ 0x24
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	240c      	movs	r4, #12
 800065e:	193b      	adds	r3, r7, r4
 8000660:	0018      	movs	r0, r3
 8000662:	2314      	movs	r3, #20
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f003 fbd6 	bl	8003e18 <memset>
  if(hspi->Instance==SPI2)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a45      	ldr	r2, [pc, #276]	@ (8000788 <HAL_SPI_MspInit+0x134>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d000      	beq.n	8000678 <HAL_SPI_MspInit+0x24>
 8000676:	e083      	b.n	8000780 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000678:	4b44      	ldr	r3, [pc, #272]	@ (800078c <HAL_SPI_MspInit+0x138>)
 800067a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800067c:	4b43      	ldr	r3, [pc, #268]	@ (800078c <HAL_SPI_MspInit+0x138>)
 800067e:	2180      	movs	r1, #128	@ 0x80
 8000680:	01c9      	lsls	r1, r1, #7
 8000682:	430a      	orrs	r2, r1
 8000684:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b41      	ldr	r3, [pc, #260]	@ (800078c <HAL_SPI_MspInit+0x138>)
 8000688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800068a:	4b40      	ldr	r3, [pc, #256]	@ (800078c <HAL_SPI_MspInit+0x138>)
 800068c:	2102      	movs	r1, #2
 800068e:	430a      	orrs	r2, r1
 8000690:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000692:	4b3e      	ldr	r3, [pc, #248]	@ (800078c <HAL_SPI_MspInit+0x138>)
 8000694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000696:	2202      	movs	r2, #2
 8000698:	4013      	ands	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	22e0      	movs	r2, #224	@ 0xe0
 80006a2:	0212      	lsls	r2, r2, #8
 80006a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	0021      	movs	r1, r4
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2202      	movs	r2, #2
 80006ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	2203      	movs	r2, #3
 80006b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2200      	movs	r2, #0
 80006be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	4a33      	ldr	r2, [pc, #204]	@ (8000790 <HAL_SPI_MspInit+0x13c>)
 80006c4:	0019      	movs	r1, r3
 80006c6:	0010      	movs	r0, r2
 80006c8:	f000 fc74 	bl	8000fb4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80006cc:	4b31      	ldr	r3, [pc, #196]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006ce:	4a32      	ldr	r2, [pc, #200]	@ (8000798 <HAL_SPI_MspInit+0x144>)
 80006d0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 80006d2:	4b30      	ldr	r3, [pc, #192]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006de:	4b2d      	ldr	r3, [pc, #180]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006e6:	2280      	movs	r2, #128	@ 0x80
 80006e8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80006fc:	4b25      	ldr	r3, [pc, #148]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 80006fe:	2200      	movs	r2, #0
 8000700:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000702:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 8000704:	0018      	movs	r0, r3
 8000706:	f000 fa53 	bl	8000bb0 <HAL_DMA_Init>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 800070e:	f7ff ff71 	bl	80005f4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 8000716:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000718:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <HAL_SPI_MspInit+0x140>)
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800071e:	4b1f      	ldr	r3, [pc, #124]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000720:	4a1f      	ldr	r2, [pc, #124]	@ (80007a0 <HAL_SPI_MspInit+0x14c>)
 8000722:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8000724:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000726:	2202      	movs	r2, #2
 8000728:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800072a:	4b1c      	ldr	r3, [pc, #112]	@ (800079c <HAL_SPI_MspInit+0x148>)
 800072c:	2210      	movs	r2, #16
 800072e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000730:	4b1a      	ldr	r3, [pc, #104]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000736:	4b19      	ldr	r3, [pc, #100]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000738:	2280      	movs	r2, #128	@ 0x80
 800073a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800073c:	4b17      	ldr	r3, [pc, #92]	@ (800079c <HAL_SPI_MspInit+0x148>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000742:	4b16      	ldr	r3, [pc, #88]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <HAL_SPI_MspInit+0x148>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800074e:	4b13      	ldr	r3, [pc, #76]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000756:	0018      	movs	r0, r3
 8000758:	f000 fa2a 	bl	8000bb0 <HAL_DMA_Init>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d001      	beq.n	8000764 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 8000760:	f7ff ff48 	bl	80005f4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4a0d      	ldr	r2, [pc, #52]	@ (800079c <HAL_SPI_MspInit+0x148>)
 8000768:	649a      	str	r2, [r3, #72]	@ 0x48
 800076a:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <HAL_SPI_MspInit+0x148>)
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	201a      	movs	r0, #26
 8000776:	f000 f9e9 	bl	8000b4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800077a:	201a      	movs	r0, #26
 800077c:	f000 f9fb 	bl	8000b76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000780:	46c0      	nop			@ (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	b009      	add	sp, #36	@ 0x24
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	40003800 	.word	0x40003800
 800078c:	40021000 	.word	0x40021000
 8000790:	50000400 	.word	0x50000400
 8000794:	20000090 	.word	0x20000090
 8000798:	40020044 	.word	0x40020044
 800079c:	200000d8 	.word	0x200000d8
 80007a0:	40020058 	.word	0x40020058

080007a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a0a      	ldr	r2, [pc, #40]	@ (80007dc <HAL_TIM_Base_MspInit+0x38>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d10d      	bne.n	80007d2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <HAL_TIM_Base_MspInit+0x3c>)
 80007b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007ba:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <HAL_TIM_Base_MspInit+0x3c>)
 80007bc:	2110      	movs	r1, #16
 80007be:	430a      	orrs	r2, r1
 80007c0:	639a      	str	r2, [r3, #56]	@ 0x38
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	2011      	movs	r0, #17
 80007c8:	f000 f9c0 	bl	8000b4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007cc:	2011      	movs	r0, #17
 80007ce:	f000 f9d2 	bl	8000b76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80007d2:	46c0      	nop			@ (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b002      	add	sp, #8
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	40001000 	.word	0x40001000
 80007e0:	40021000 	.word	0x40021000

080007e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e8:	46c0      	nop			@ (mov r8, r8)
 80007ea:	e7fd      	b.n	80007e8 <NMI_Handler+0x4>

080007ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	e7fd      	b.n	80007f0 <HardFault_Handler+0x4>

080007f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007f8:	46c0      	nop			@ (mov r8, r8)
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800080c:	f000 f8b2 	bl	8000974 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800081c:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 800081e:	0018      	movs	r0, r3
 8000820:	f000 faeb 	bl	8000dfa <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8000826:	0018      	movs	r0, r3
 8000828:	f000 fae7 	bl	8000dfa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	20000090 	.word	0x20000090
 8000838:	200000d8 	.word	0x200000d8

0800083c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000840:	4b03      	ldr	r3, [pc, #12]	@ (8000850 <TIM6_DAC_IRQHandler+0x14>)
 8000842:	0018      	movs	r0, r3
 8000844:	f002 fadc 	bl	8002e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	20000120 	.word	0x20000120

08000854 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000858:	4b03      	ldr	r3, [pc, #12]	@ (8000868 <SPI2_IRQHandler+0x14>)
 800085a:	0018      	movs	r0, r3
 800085c:	f001 febe 	bl	80025dc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			@ (mov r8, r8)
 8000868:	20000038 	.word	0x20000038

0800086c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000870:	46c0      	nop			@ (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000878:	480d      	ldr	r0, [pc, #52]	@ (80008b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800087a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800087c:	480d      	ldr	r0, [pc, #52]	@ (80008b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800087e:	490e      	ldr	r1, [pc, #56]	@ (80008b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000880:	4a0e      	ldr	r2, [pc, #56]	@ (80008bc <LoopForever+0xe>)
  movs r3, #0
 8000882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000884:	e002      	b.n	800088c <LoopCopyDataInit>

08000886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800088a:	3304      	adds	r3, #4

0800088c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800088c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000890:	d3f9      	bcc.n	8000886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000892:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000894:	4c0b      	ldr	r4, [pc, #44]	@ (80008c4 <LoopForever+0x16>)
  movs r3, #0
 8000896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000898:	e001      	b.n	800089e <LoopFillZerobss>

0800089a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800089a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800089c:	3204      	adds	r2, #4

0800089e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a0:	d3fb      	bcc.n	800089a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80008a2:	f7ff ffe3 	bl	800086c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008a6:	f003 fabf 	bl	8003e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008aa:	f7ff fcb9 	bl	8000220 <main>

080008ae <LoopForever>:

LoopForever:
    b LoopForever
 80008ae:	e7fe      	b.n	80008ae <LoopForever>
  ldr   r0, =_estack
 80008b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008bc:	08003f08 	.word	0x08003f08
  ldr r2, =_sbss
 80008c0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008c4:	20000178 	.word	0x20000178

080008c8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008c8:	e7fe      	b.n	80008c8 <ADC1_COMP_IRQHandler>
	...

080008cc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008d2:	1dfb      	adds	r3, r7, #7
 80008d4:	2200      	movs	r2, #0
 80008d6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80008d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <HAL_Init+0x3c>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <HAL_Init+0x3c>)
 80008de:	2140      	movs	r1, #64	@ 0x40
 80008e0:	430a      	orrs	r2, r1
 80008e2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008e4:	2003      	movs	r0, #3
 80008e6:	f000 f811 	bl	800090c <HAL_InitTick>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d003      	beq.n	80008f6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]
 80008f4:	e001      	b.n	80008fa <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008f6:	f7ff fe83 	bl	8000600 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
}
 80008fe:	0018      	movs	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	b002      	add	sp, #8
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	40022000 	.word	0x40022000

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000914:	4b14      	ldr	r3, [pc, #80]	@ (8000968 <HAL_InitTick+0x5c>)
 8000916:	681c      	ldr	r4, [r3, #0]
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <HAL_InitTick+0x60>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	0019      	movs	r1, r3
 800091e:	23fa      	movs	r3, #250	@ 0xfa
 8000920:	0098      	lsls	r0, r3, #2
 8000922:	f7ff fbf1 	bl	8000108 <__udivsi3>
 8000926:	0003      	movs	r3, r0
 8000928:	0019      	movs	r1, r3
 800092a:	0020      	movs	r0, r4
 800092c:	f7ff fbec 	bl	8000108 <__udivsi3>
 8000930:	0003      	movs	r3, r0
 8000932:	0018      	movs	r0, r3
 8000934:	f000 f92f 	bl	8000b96 <HAL_SYSTICK_Config>
 8000938:	1e03      	subs	r3, r0, #0
 800093a:	d001      	beq.n	8000940 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800093c:	2301      	movs	r3, #1
 800093e:	e00f      	b.n	8000960 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b03      	cmp	r3, #3
 8000944:	d80b      	bhi.n	800095e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	2301      	movs	r3, #1
 800094a:	425b      	negs	r3, r3
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f8fc 	bl	8000b4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <HAL_InitTick+0x64>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800095a:	2300      	movs	r3, #0
 800095c:	e000      	b.n	8000960 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800095e:	2301      	movs	r3, #1
}
 8000960:	0018      	movs	r0, r3
 8000962:	46bd      	mov	sp, r7
 8000964:	b003      	add	sp, #12
 8000966:	bd90      	pop	{r4, r7, pc}
 8000968:	20000000 	.word	0x20000000
 800096c:	20000008 	.word	0x20000008
 8000970:	20000004 	.word	0x20000004

08000974 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <HAL_IncTick+0x1c>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	001a      	movs	r2, r3
 800097e:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <HAL_IncTick+0x20>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	18d2      	adds	r2, r2, r3
 8000984:	4b03      	ldr	r3, [pc, #12]	@ (8000994 <HAL_IncTick+0x20>)
 8000986:	601a      	str	r2, [r3, #0]
}
 8000988:	46c0      	nop			@ (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	20000008 	.word	0x20000008
 8000994:	2000016c 	.word	0x2000016c

08000998 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  return uwTick;
 800099c:	4b02      	ldr	r3, [pc, #8]	@ (80009a8 <HAL_GetTick+0x10>)
 800099e:	681b      	ldr	r3, [r3, #0]
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	2000016c 	.word	0x2000016c

080009ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009b4:	f7ff fff0 	bl	8000998 <HAL_GetTick>
 80009b8:	0003      	movs	r3, r0
 80009ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3301      	adds	r3, #1
 80009c4:	d005      	beq.n	80009d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009c6:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <HAL_Delay+0x44>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	001a      	movs	r2, r3
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	189b      	adds	r3, r3, r2
 80009d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	f7ff ffe0 	bl	8000998 <HAL_GetTick>
 80009d8:	0002      	movs	r2, r0
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d8f7      	bhi.n	80009d4 <HAL_Delay+0x28>
  {
  }
}
 80009e4:	46c0      	nop			@ (mov r8, r8)
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b004      	add	sp, #16
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	20000008 	.word	0x20000008

080009f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	0002      	movs	r2, r0
 80009fc:	1dfb      	adds	r3, r7, #7
 80009fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a00:	1dfb      	adds	r3, r7, #7
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a06:	d809      	bhi.n	8000a1c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	231f      	movs	r3, #31
 8000a10:	401a      	ands	r2, r3
 8000a12:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <__NVIC_EnableIRQ+0x30>)
 8000a14:	2101      	movs	r1, #1
 8000a16:	4091      	lsls	r1, r2
 8000a18:	000a      	movs	r2, r1
 8000a1a:	601a      	str	r2, [r3, #0]
  }
}
 8000a1c:	46c0      	nop			@ (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	e000e100 	.word	0xe000e100

08000a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	0002      	movs	r2, r0
 8000a30:	6039      	str	r1, [r7, #0]
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a3c:	d828      	bhi.n	8000a90 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8000afc <__NVIC_SetPriority+0xd4>)
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b25b      	sxtb	r3, r3
 8000a46:	089b      	lsrs	r3, r3, #2
 8000a48:	33c0      	adds	r3, #192	@ 0xc0
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	589b      	ldr	r3, [r3, r2]
 8000a4e:	1dfa      	adds	r2, r7, #7
 8000a50:	7812      	ldrb	r2, [r2, #0]
 8000a52:	0011      	movs	r1, r2
 8000a54:	2203      	movs	r2, #3
 8000a56:	400a      	ands	r2, r1
 8000a58:	00d2      	lsls	r2, r2, #3
 8000a5a:	21ff      	movs	r1, #255	@ 0xff
 8000a5c:	4091      	lsls	r1, r2
 8000a5e:	000a      	movs	r2, r1
 8000a60:	43d2      	mvns	r2, r2
 8000a62:	401a      	ands	r2, r3
 8000a64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	019b      	lsls	r3, r3, #6
 8000a6a:	22ff      	movs	r2, #255	@ 0xff
 8000a6c:	401a      	ands	r2, r3
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	0018      	movs	r0, r3
 8000a74:	2303      	movs	r3, #3
 8000a76:	4003      	ands	r3, r0
 8000a78:	00db      	lsls	r3, r3, #3
 8000a7a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a7c:	481f      	ldr	r0, [pc, #124]	@ (8000afc <__NVIC_SetPriority+0xd4>)
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b25b      	sxtb	r3, r3
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	430a      	orrs	r2, r1
 8000a88:	33c0      	adds	r3, #192	@ 0xc0
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a8e:	e031      	b.n	8000af4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a90:	4a1b      	ldr	r2, [pc, #108]	@ (8000b00 <__NVIC_SetPriority+0xd8>)
 8000a92:	1dfb      	adds	r3, r7, #7
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	0019      	movs	r1, r3
 8000a98:	230f      	movs	r3, #15
 8000a9a:	400b      	ands	r3, r1
 8000a9c:	3b08      	subs	r3, #8
 8000a9e:	089b      	lsrs	r3, r3, #2
 8000aa0:	3306      	adds	r3, #6
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	18d3      	adds	r3, r2, r3
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	1dfa      	adds	r2, r7, #7
 8000aac:	7812      	ldrb	r2, [r2, #0]
 8000aae:	0011      	movs	r1, r2
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	400a      	ands	r2, r1
 8000ab4:	00d2      	lsls	r2, r2, #3
 8000ab6:	21ff      	movs	r1, #255	@ 0xff
 8000ab8:	4091      	lsls	r1, r2
 8000aba:	000a      	movs	r2, r1
 8000abc:	43d2      	mvns	r2, r2
 8000abe:	401a      	ands	r2, r3
 8000ac0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	019b      	lsls	r3, r3, #6
 8000ac6:	22ff      	movs	r2, #255	@ 0xff
 8000ac8:	401a      	ands	r2, r3
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	0018      	movs	r0, r3
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	4003      	ands	r3, r0
 8000ad4:	00db      	lsls	r3, r3, #3
 8000ad6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad8:	4809      	ldr	r0, [pc, #36]	@ (8000b00 <__NVIC_SetPriority+0xd8>)
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	001c      	movs	r4, r3
 8000ae0:	230f      	movs	r3, #15
 8000ae2:	4023      	ands	r3, r4
 8000ae4:	3b08      	subs	r3, #8
 8000ae6:	089b      	lsrs	r3, r3, #2
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	3306      	adds	r3, #6
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	18c3      	adds	r3, r0, r3
 8000af0:	3304      	adds	r3, #4
 8000af2:	601a      	str	r2, [r3, #0]
}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b003      	add	sp, #12
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	e000e100 	.word	0xe000e100
 8000b00:	e000ed00 	.word	0xe000ed00

08000b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	1e5a      	subs	r2, r3, #1
 8000b10:	2380      	movs	r3, #128	@ 0x80
 8000b12:	045b      	lsls	r3, r3, #17
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d301      	bcc.n	8000b1c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e010      	b.n	8000b3e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <SysTick_Config+0x44>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	3a01      	subs	r2, #1
 8000b22:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b24:	2301      	movs	r3, #1
 8000b26:	425b      	negs	r3, r3
 8000b28:	2103      	movs	r1, #3
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f7ff ff7c 	bl	8000a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b30:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <SysTick_Config+0x44>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b36:	4b04      	ldr	r3, [pc, #16]	@ (8000b48 <SysTick_Config+0x44>)
 8000b38:	2207      	movs	r2, #7
 8000b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b3c:	2300      	movs	r3, #0
}
 8000b3e:	0018      	movs	r0, r3
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b002      	add	sp, #8
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	e000e010 	.word	0xe000e010

08000b4c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
 8000b56:	210f      	movs	r1, #15
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	1c02      	adds	r2, r0, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b5e:	68ba      	ldr	r2, [r7, #8]
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	0011      	movs	r1, r2
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f7ff ff5d 	bl	8000a28 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b004      	add	sp, #16
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	0002      	movs	r2, r0
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	b25b      	sxtb	r3, r3
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f7ff ff33 	bl	80009f4 <__NVIC_EnableIRQ>
}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f7ff ffaf 	bl	8000b04 <SysTick_Config>
 8000ba6:	0003      	movs	r3, r0
}
 8000ba8:	0018      	movs	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b002      	add	sp, #8
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d101      	bne.n	8000bc2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e061      	b.n	8000c86 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a32      	ldr	r2, [pc, #200]	@ (8000c90 <HAL_DMA_Init+0xe0>)
 8000bc8:	4694      	mov	ip, r2
 8000bca:	4463      	add	r3, ip
 8000bcc:	2114      	movs	r1, #20
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f7ff fa9a 	bl	8000108 <__udivsi3>
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	009a      	lsls	r2, r3, #2
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a2d      	ldr	r2, [pc, #180]	@ (8000c94 <HAL_DMA_Init+0xe4>)
 8000be0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2225      	movs	r2, #37	@ 0x25
 8000be6:	2102      	movs	r1, #2
 8000be8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4a28      	ldr	r2, [pc, #160]	@ (8000c98 <HAL_DMA_Init+0xe8>)
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000c02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6a1b      	ldr	r3, [r3, #32]
 8000c20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	68fa      	ldr	r2, [r7, #12]
 8000c2e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689a      	ldr	r2, [r3, #8]
 8000c34:	2380      	movs	r3, #128	@ 0x80
 8000c36:	01db      	lsls	r3, r3, #7
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d018      	beq.n	8000c6e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000c3c:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <HAL_DMA_Init+0xec>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c44:	211c      	movs	r1, #28
 8000c46:	400b      	ands	r3, r1
 8000c48:	210f      	movs	r1, #15
 8000c4a:	4099      	lsls	r1, r3
 8000c4c:	000b      	movs	r3, r1
 8000c4e:	43d9      	mvns	r1, r3
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <HAL_DMA_Init+0xec>)
 8000c52:	400a      	ands	r2, r1
 8000c54:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <HAL_DMA_Init+0xec>)
 8000c58:	6819      	ldr	r1, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	685a      	ldr	r2, [r3, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c62:	201c      	movs	r0, #28
 8000c64:	4003      	ands	r3, r0
 8000c66:	409a      	lsls	r2, r3
 8000c68:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <HAL_DMA_Init+0xec>)
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2200      	movs	r2, #0
 8000c72:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2225      	movs	r2, #37	@ 0x25
 8000c78:	2101      	movs	r1, #1
 8000c7a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2224      	movs	r2, #36	@ 0x24
 8000c80:	2100      	movs	r1, #0
 8000c82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	0018      	movs	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	bffdfff8 	.word	0xbffdfff8
 8000c94:	40020000 	.word	0x40020000
 8000c98:	ffff800f 	.word	0xffff800f
 8000c9c:	400200a8 	.word	0x400200a8

08000ca0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
 8000cac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000cae:	2317      	movs	r3, #23
 8000cb0:	18fb      	adds	r3, r7, r3
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2224      	movs	r2, #36	@ 0x24
 8000cba:	5c9b      	ldrb	r3, [r3, r2]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d101      	bne.n	8000cc4 <HAL_DMA_Start_IT+0x24>
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	e04f      	b.n	8000d64 <HAL_DMA_Start_IT+0xc4>
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	2224      	movs	r2, #36	@ 0x24
 8000cc8:	2101      	movs	r1, #1
 8000cca:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2225      	movs	r2, #37	@ 0x25
 8000cd0:	5c9b      	ldrb	r3, [r3, r2]
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d13a      	bne.n	8000d4e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	2225      	movs	r2, #37	@ 0x25
 8000cdc:	2102      	movs	r1, #2
 8000cde:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	438a      	bics	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	68b9      	ldr	r1, [r7, #8]
 8000cfc:	68f8      	ldr	r0, [r7, #12]
 8000cfe:	f000 f92a 	bl	8000f56 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d008      	beq.n	8000d1c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	210e      	movs	r1, #14
 8000d16:	430a      	orrs	r2, r1
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	e00f      	b.n	8000d3c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2104      	movs	r1, #4
 8000d28:	438a      	bics	r2, r1
 8000d2a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	210a      	movs	r1, #10
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2101      	movs	r1, #1
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e007      	b.n	8000d5e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	2224      	movs	r2, #36	@ 0x24
 8000d52:	2100      	movs	r1, #0
 8000d54:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000d56:	2317      	movs	r3, #23
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8000d5e:	2317      	movs	r3, #23
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	781b      	ldrb	r3, [r3, #0]
}
 8000d64:	0018      	movs	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b006      	add	sp, #24
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d74:	210f      	movs	r1, #15
 8000d76:	187b      	adds	r3, r7, r1
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2225      	movs	r2, #37	@ 0x25
 8000d80:	5c9b      	ldrb	r3, [r3, r2]
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	d006      	beq.n	8000d96 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	2201      	movs	r2, #1
 8000d92:	701a      	strb	r2, [r3, #0]
 8000d94:	e02a      	b.n	8000dec <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	210e      	movs	r1, #14
 8000da2:	438a      	bics	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2101      	movs	r1, #1
 8000db2:	438a      	bics	r2, r1
 8000db4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dba:	221c      	movs	r2, #28
 8000dbc:	401a      	ands	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	4091      	lsls	r1, r2
 8000dc6:	000a      	movs	r2, r1
 8000dc8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2225      	movs	r2, #37	@ 0x25
 8000dce:	2101      	movs	r1, #1
 8000dd0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2224      	movs	r2, #36	@ 0x24
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d004      	beq.n	8000dec <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	0010      	movs	r0, r2
 8000dea:	4798      	blx	r3
    }
  }
  return status;
 8000dec:	230f      	movs	r3, #15
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	781b      	ldrb	r3, [r3, #0]
}
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e16:	221c      	movs	r2, #28
 8000e18:	4013      	ands	r3, r2
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	409a      	lsls	r2, r3
 8000e1e:	0013      	movs	r3, r2
 8000e20:	68fa      	ldr	r2, [r7, #12]
 8000e22:	4013      	ands	r3, r2
 8000e24:	d026      	beq.n	8000e74 <HAL_DMA_IRQHandler+0x7a>
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	2204      	movs	r2, #4
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d022      	beq.n	8000e74 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2220      	movs	r2, #32
 8000e36:	4013      	ands	r3, r2
 8000e38:	d107      	bne.n	8000e4a <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2104      	movs	r1, #4
 8000e46:	438a      	bics	r2, r1
 8000e48:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4e:	221c      	movs	r2, #28
 8000e50:	401a      	ands	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	2104      	movs	r1, #4
 8000e58:	4091      	lsls	r1, r2
 8000e5a:	000a      	movs	r2, r1
 8000e5c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d100      	bne.n	8000e68 <HAL_DMA_IRQHandler+0x6e>
 8000e66:	e071      	b.n	8000f4c <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	0010      	movs	r0, r2
 8000e70:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8000e72:	e06b      	b.n	8000f4c <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e78:	221c      	movs	r2, #28
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	4013      	ands	r3, r2
 8000e86:	d02d      	beq.n	8000ee4 <HAL_DMA_IRQHandler+0xea>
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	d029      	beq.n	8000ee4 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2220      	movs	r2, #32
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d10b      	bne.n	8000eb4 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	210a      	movs	r1, #10
 8000ea8:	438a      	bics	r2, r1
 8000eaa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2225      	movs	r2, #37	@ 0x25
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb8:	221c      	movs	r2, #28
 8000eba:	401a      	ands	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	4091      	lsls	r1, r2
 8000ec4:	000a      	movs	r2, r1
 8000ec6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2224      	movs	r2, #36	@ 0x24
 8000ecc:	2100      	movs	r1, #0
 8000ece:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d039      	beq.n	8000f4c <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	0010      	movs	r0, r2
 8000ee0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ee2:	e033      	b.n	8000f4c <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee8:	221c      	movs	r2, #28
 8000eea:	4013      	ands	r3, r2
 8000eec:	2208      	movs	r2, #8
 8000eee:	409a      	lsls	r2, r3
 8000ef0:	0013      	movs	r3, r2
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	d02a      	beq.n	8000f4e <HAL_DMA_IRQHandler+0x154>
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	2208      	movs	r2, #8
 8000efc:	4013      	ands	r3, r2
 8000efe:	d026      	beq.n	8000f4e <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	210e      	movs	r1, #14
 8000f0c:	438a      	bics	r2, r1
 8000f0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f14:	221c      	movs	r2, #28
 8000f16:	401a      	ands	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	4091      	lsls	r1, r2
 8000f20:	000a      	movs	r2, r1
 8000f22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2201      	movs	r2, #1
 8000f28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2225      	movs	r2, #37	@ 0x25
 8000f2e:	2101      	movs	r1, #1
 8000f30:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2224      	movs	r2, #36	@ 0x24
 8000f36:	2100      	movs	r1, #0
 8000f38:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d005      	beq.n	8000f4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	0010      	movs	r0, r2
 8000f4a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000f4c:	46c0      	nop			@ (mov r8, r8)
 8000f4e:	46c0      	nop			@ (mov r8, r8)
}
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b004      	add	sp, #16
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b084      	sub	sp, #16
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
 8000f62:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f68:	221c      	movs	r2, #28
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f70:	2101      	movs	r1, #1
 8000f72:	4091      	lsls	r1, r2
 8000f74:	000a      	movs	r2, r1
 8000f76:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	2b10      	cmp	r3, #16
 8000f86:	d108      	bne.n	8000f9a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68ba      	ldr	r2, [r7, #8]
 8000f96:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f98:	e007      	b.n	8000faa <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	687a      	ldr	r2, [r7, #4]
 8000fa8:	60da      	str	r2, [r3, #12]
}
 8000faa:	46c0      	nop			@ (mov r8, r8)
 8000fac:	46bd      	mov	sp, r7
 8000fae:	b004      	add	sp, #16
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fca:	e14f      	b.n	800126c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4091      	lsls	r1, r2
 8000fd6:	000a      	movs	r2, r1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d100      	bne.n	8000fe4 <HAL_GPIO_Init+0x30>
 8000fe2:	e140      	b.n	8001266 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d005      	beq.n	8000ffc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d130      	bne.n	800105e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2203      	movs	r2, #3
 8001008:	409a      	lsls	r2, r3
 800100a:	0013      	movs	r3, r2
 800100c:	43da      	mvns	r2, r3
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	409a      	lsls	r2, r3
 800101e:	0013      	movs	r3, r2
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001032:	2201      	movs	r2, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
 8001038:	0013      	movs	r3, r2
 800103a:	43da      	mvns	r2, r3
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	091b      	lsrs	r3, r3, #4
 8001048:	2201      	movs	r2, #1
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
 8001050:	0013      	movs	r3, r2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2203      	movs	r2, #3
 8001064:	4013      	ands	r3, r2
 8001066:	2b03      	cmp	r3, #3
 8001068:	d017      	beq.n	800109a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	43da      	mvns	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	409a      	lsls	r2, r3
 800108c:	0013      	movs	r3, r2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2203      	movs	r2, #3
 80010a0:	4013      	ands	r3, r2
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d123      	bne.n	80010ee <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	0092      	lsls	r2, r2, #2
 80010b0:	58d3      	ldr	r3, [r2, r3]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	2207      	movs	r2, #7
 80010b8:	4013      	ands	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	691a      	ldr	r2, [r3, #16]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2107      	movs	r1, #7
 80010d2:	400b      	ands	r3, r1
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	08da      	lsrs	r2, r3, #3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3208      	adds	r2, #8
 80010e8:	0092      	lsls	r2, r2, #2
 80010ea:	6939      	ldr	r1, [r7, #16]
 80010ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	2203      	movs	r2, #3
 80010fa:	409a      	lsls	r2, r3
 80010fc:	0013      	movs	r3, r2
 80010fe:	43da      	mvns	r2, r3
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2203      	movs	r2, #3
 800110c:	401a      	ands	r2, r3
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	409a      	lsls	r2, r3
 8001114:	0013      	movs	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	23c0      	movs	r3, #192	@ 0xc0
 8001128:	029b      	lsls	r3, r3, #10
 800112a:	4013      	ands	r3, r2
 800112c:	d100      	bne.n	8001130 <HAL_GPIO_Init+0x17c>
 800112e:	e09a      	b.n	8001266 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001130:	4b54      	ldr	r3, [pc, #336]	@ (8001284 <HAL_GPIO_Init+0x2d0>)
 8001132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001134:	4b53      	ldr	r3, [pc, #332]	@ (8001284 <HAL_GPIO_Init+0x2d0>)
 8001136:	2101      	movs	r1, #1
 8001138:	430a      	orrs	r2, r1
 800113a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800113c:	4a52      	ldr	r2, [pc, #328]	@ (8001288 <HAL_GPIO_Init+0x2d4>)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	3302      	adds	r3, #2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	589b      	ldr	r3, [r3, r2]
 8001148:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2203      	movs	r2, #3
 800114e:	4013      	ands	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	409a      	lsls	r2, r3
 8001156:	0013      	movs	r3, r2
 8001158:	43da      	mvns	r2, r3
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	23a0      	movs	r3, #160	@ 0xa0
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	429a      	cmp	r2, r3
 8001168:	d019      	beq.n	800119e <HAL_GPIO_Init+0x1ea>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a47      	ldr	r2, [pc, #284]	@ (800128c <HAL_GPIO_Init+0x2d8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d013      	beq.n	800119a <HAL_GPIO_Init+0x1e6>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a46      	ldr	r2, [pc, #280]	@ (8001290 <HAL_GPIO_Init+0x2dc>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00d      	beq.n	8001196 <HAL_GPIO_Init+0x1e2>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a45      	ldr	r2, [pc, #276]	@ (8001294 <HAL_GPIO_Init+0x2e0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d007      	beq.n	8001192 <HAL_GPIO_Init+0x1de>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a44      	ldr	r2, [pc, #272]	@ (8001298 <HAL_GPIO_Init+0x2e4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d101      	bne.n	800118e <HAL_GPIO_Init+0x1da>
 800118a:	2305      	movs	r3, #5
 800118c:	e008      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800118e:	2306      	movs	r3, #6
 8001190:	e006      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 8001192:	2303      	movs	r3, #3
 8001194:	e004      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 8001196:	2302      	movs	r3, #2
 8001198:	e002      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <HAL_GPIO_Init+0x1ec>
 800119e:	2300      	movs	r3, #0
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	2103      	movs	r1, #3
 80011a4:	400a      	ands	r2, r1
 80011a6:	0092      	lsls	r2, r2, #2
 80011a8:	4093      	lsls	r3, r2
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b0:	4935      	ldr	r1, [pc, #212]	@ (8001288 <HAL_GPIO_Init+0x2d4>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	089b      	lsrs	r3, r3, #2
 80011b6:	3302      	adds	r3, #2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011be:	4b37      	ldr	r3, [pc, #220]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43da      	mvns	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	035b      	lsls	r3, r3, #13
 80011d6:	4013      	ands	r3, r2
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011e2:	4b2e      	ldr	r3, [pc, #184]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011e8:	4b2c      	ldr	r3, [pc, #176]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	43da      	mvns	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	039b      	lsls	r3, r3, #14
 8001200:	4013      	ands	r3, r2
 8001202:	d003      	beq.n	800120c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4313      	orrs	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800120c:	4b23      	ldr	r3, [pc, #140]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001212:	4b22      	ldr	r3, [pc, #136]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	43da      	mvns	r2, r3
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4013      	ands	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	029b      	lsls	r3, r3, #10
 800122a:	4013      	ands	r3, r2
 800122c:	d003      	beq.n	8001236 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4313      	orrs	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001236:	4b19      	ldr	r3, [pc, #100]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800123c:	4b17      	ldr	r3, [pc, #92]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43da      	mvns	r2, r3
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	4013      	ands	r3, r2
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <HAL_GPIO_Init+0x2e8>)
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3301      	adds	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	40da      	lsrs	r2, r3
 8001274:	1e13      	subs	r3, r2, #0
 8001276:	d000      	beq.n	800127a <HAL_GPIO_Init+0x2c6>
 8001278:	e6a8      	b.n	8000fcc <HAL_GPIO_Init+0x18>
  }
}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	46c0      	nop			@ (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b006      	add	sp, #24
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40021000 	.word	0x40021000
 8001288:	40010000 	.word	0x40010000
 800128c:	50000400 	.word	0x50000400
 8001290:	50000800 	.word	0x50000800
 8001294:	50000c00 	.word	0x50000c00
 8001298:	50001c00 	.word	0x50001c00
 800129c:	40010400 	.word	0x40010400

080012a0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	0008      	movs	r0, r1
 80012aa:	0011      	movs	r1, r2
 80012ac:	1cbb      	adds	r3, r7, #2
 80012ae:	1c02      	adds	r2, r0, #0
 80012b0:	801a      	strh	r2, [r3, #0]
 80012b2:	1c7b      	adds	r3, r7, #1
 80012b4:	1c0a      	adds	r2, r1, #0
 80012b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012b8:	1c7b      	adds	r3, r7, #1
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d004      	beq.n	80012ca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c0:	1cbb      	adds	r3, r7, #2
 80012c2:	881a      	ldrh	r2, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80012c8:	e003      	b.n	80012d2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80012ca:	1cbb      	adds	r3, r7, #2
 80012cc:	881a      	ldrh	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e03d      	b.n	800136a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a20      	ldr	r2, [pc, #128]	@ (8001374 <HAL_IWDG_Init+0x98>)
 80012f4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001378 <HAL_IWDG_Init+0x9c>)
 80012fc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6852      	ldr	r2, [r2, #4]
 8001306:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6892      	ldr	r2, [r2, #8]
 8001310:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001312:	f7ff fb41 	bl	8000998 <HAL_GetTick>
 8001316:	0003      	movs	r3, r0
 8001318:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800131a:	e00e      	b.n	800133a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800131c:	f7ff fb3c 	bl	8000998 <HAL_GetTick>
 8001320:	0002      	movs	r2, r0
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b2a      	cmp	r3, #42	@ 0x2a
 8001328:	d907      	bls.n	800133a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	2207      	movs	r2, #7
 8001332:	4013      	ands	r3, r2
 8001334:	d001      	beq.n	800133a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e017      	b.n	800136a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	2207      	movs	r2, #7
 8001342:	4013      	ands	r3, r2
 8001344:	d1ea      	bne.n	800131c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	691a      	ldr	r2, [r3, #16]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	429a      	cmp	r2, r3
 8001352:	d005      	beq.n	8001360 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	68d2      	ldr	r2, [r2, #12]
 800135c:	611a      	str	r2, [r3, #16]
 800135e:	e003      	b.n	8001368 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a05      	ldr	r2, [pc, #20]	@ (800137c <HAL_IWDG_Init+0xa0>)
 8001366:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	0018      	movs	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	b004      	add	sp, #16
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	0000cccc 	.word	0x0000cccc
 8001378:	00005555 	.word	0x00005555
 800137c:	0000aaaa 	.word	0x0000aaaa

08001380 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a03      	ldr	r2, [pc, #12]	@ (800139c <HAL_IWDG_Refresh+0x1c>)
 800138e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	0018      	movs	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	b002      	add	sp, #8
 8001398:	bd80      	pop	{r7, pc}
 800139a:	46c0      	nop			@ (mov r8, r8)
 800139c:	0000aaaa 	.word	0x0000aaaa

080013a0 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 80013a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001458 <HAL_PWR_ConfigPVD+0xb8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	22e0      	movs	r2, #224	@ 0xe0
 80013ae:	4393      	bics	r3, r2
 80013b0:	0019      	movs	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	4b28      	ldr	r3, [pc, #160]	@ (8001458 <HAL_PWR_ConfigPVD+0xb8>)
 80013b8:	430a      	orrs	r2, r1
 80013ba:	601a      	str	r2, [r3, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	4b26      	ldr	r3, [pc, #152]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013c2:	4927      	ldr	r1, [pc, #156]	@ (8001460 <HAL_PWR_ConfigPVD+0xc0>)
 80013c4:	400a      	ands	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b23      	ldr	r3, [pc, #140]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013ce:	4924      	ldr	r1, [pc, #144]	@ (8001460 <HAL_PWR_ConfigPVD+0xc0>)
 80013d0:	400a      	ands	r2, r1
 80013d2:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80013d4:	4b21      	ldr	r3, [pc, #132]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013d6:	68da      	ldr	r2, [r3, #12]
 80013d8:	4b20      	ldr	r3, [pc, #128]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013da:	4921      	ldr	r1, [pc, #132]	@ (8001460 <HAL_PWR_ConfigPVD+0xc0>)
 80013dc:	400a      	ands	r2, r1
 80013de:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80013e0:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013e2:	689a      	ldr	r2, [r3, #8]
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013e6:	491e      	ldr	r1, [pc, #120]	@ (8001460 <HAL_PWR_ConfigPVD+0xc0>)
 80013e8:	400a      	ands	r2, r1
 80013ea:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	2380      	movs	r3, #128	@ 0x80
 80013f2:	025b      	lsls	r3, r3, #9
 80013f4:	4013      	ands	r3, r2
 80013f6:	d006      	beq.n	8001406 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80013f8:	4b18      	ldr	r3, [pc, #96]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 80013fe:	2180      	movs	r1, #128	@ 0x80
 8001400:	0249      	lsls	r1, r1, #9
 8001402:	430a      	orrs	r2, r1
 8001404:	601a      	str	r2, [r3, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	2380      	movs	r3, #128	@ 0x80
 800140c:	029b      	lsls	r3, r3, #10
 800140e:	4013      	ands	r3, r2
 8001410:	d006      	beq.n	8001420 <HAL_PWR_ConfigPVD+0x80>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8001412:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 8001418:	2180      	movs	r1, #128	@ 0x80
 800141a:	0249      	lsls	r1, r1, #9
 800141c:	430a      	orrs	r2, r1
 800141e:	605a      	str	r2, [r3, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	4013      	ands	r3, r2
 8001428:	d006      	beq.n	8001438 <HAL_PWR_ConfigPVD+0x98>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 8001430:	2180      	movs	r1, #128	@ 0x80
 8001432:	0249      	lsls	r1, r1, #9
 8001434:	430a      	orrs	r2, r1
 8001436:	609a      	str	r2, [r3, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2202      	movs	r2, #2
 800143e:	4013      	ands	r3, r2
 8001440:	d006      	beq.n	8001450 <HAL_PWR_ConfigPVD+0xb0>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	4b05      	ldr	r3, [pc, #20]	@ (800145c <HAL_PWR_ConfigPVD+0xbc>)
 8001448:	2180      	movs	r1, #128	@ 0x80
 800144a:	0249      	lsls	r1, r1, #9
 800144c:	430a      	orrs	r2, r1
 800144e:	60da      	str	r2, [r3, #12]
  }
}
 8001450:	46c0      	nop			@ (mov r8, r8)
 8001452:	46bd      	mov	sp, r7
 8001454:	b002      	add	sp, #8
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40007000 	.word	0x40007000
 800145c:	40010400 	.word	0x40010400
 8001460:	fffeffff 	.word	0xfffeffff

08001464 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR, PWR_CR_PVDE);
 8001468:	4b04      	ldr	r3, [pc, #16]	@ (800147c <HAL_PWR_EnablePVD+0x18>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <HAL_PWR_EnablePVD+0x18>)
 800146e:	2110      	movs	r1, #16
 8001470:	430a      	orrs	r2, r1
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	46c0      	nop			@ (mov r8, r8)
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	40007000 	.word	0x40007000

08001480 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001480:	b5b0      	push	{r4, r5, r7, lr}
 8001482:	b08a      	sub	sp, #40	@ 0x28
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	f000 fbaf 	bl	8001bf2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001494:	4bcf      	ldr	r3, [pc, #828]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	220c      	movs	r2, #12
 800149a:	4013      	ands	r3, r2
 800149c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800149e:	4bcd      	ldr	r3, [pc, #820]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	2380      	movs	r3, #128	@ 0x80
 80014a4:	025b      	lsls	r3, r3, #9
 80014a6:	4013      	ands	r3, r2
 80014a8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2201      	movs	r2, #1
 80014b0:	4013      	ands	r3, r2
 80014b2:	d100      	bne.n	80014b6 <HAL_RCC_OscConfig+0x36>
 80014b4:	e07e      	b.n	80015b4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014b6:	6a3b      	ldr	r3, [r7, #32]
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	d007      	beq.n	80014cc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014bc:	6a3b      	ldr	r3, [r7, #32]
 80014be:	2b0c      	cmp	r3, #12
 80014c0:	d112      	bne.n	80014e8 <HAL_RCC_OscConfig+0x68>
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	2380      	movs	r3, #128	@ 0x80
 80014c6:	025b      	lsls	r3, r3, #9
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d10d      	bne.n	80014e8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	4bc1      	ldr	r3, [pc, #772]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	029b      	lsls	r3, r3, #10
 80014d4:	4013      	ands	r3, r2
 80014d6:	d100      	bne.n	80014da <HAL_RCC_OscConfig+0x5a>
 80014d8:	e06b      	b.n	80015b2 <HAL_RCC_OscConfig+0x132>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d167      	bne.n	80015b2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	f000 fb85 	bl	8001bf2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	025b      	lsls	r3, r3, #9
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d107      	bne.n	8001504 <HAL_RCC_OscConfig+0x84>
 80014f4:	4bb7      	ldr	r3, [pc, #732]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4bb6      	ldr	r3, [pc, #728]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80014fa:	2180      	movs	r1, #128	@ 0x80
 80014fc:	0249      	lsls	r1, r1, #9
 80014fe:	430a      	orrs	r2, r1
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	e027      	b.n	8001554 <HAL_RCC_OscConfig+0xd4>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685a      	ldr	r2, [r3, #4]
 8001508:	23a0      	movs	r3, #160	@ 0xa0
 800150a:	02db      	lsls	r3, r3, #11
 800150c:	429a      	cmp	r2, r3
 800150e:	d10e      	bne.n	800152e <HAL_RCC_OscConfig+0xae>
 8001510:	4bb0      	ldr	r3, [pc, #704]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4baf      	ldr	r3, [pc, #700]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001516:	2180      	movs	r1, #128	@ 0x80
 8001518:	02c9      	lsls	r1, r1, #11
 800151a:	430a      	orrs	r2, r1
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	4bad      	ldr	r3, [pc, #692]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	4bac      	ldr	r3, [pc, #688]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001524:	2180      	movs	r1, #128	@ 0x80
 8001526:	0249      	lsls	r1, r1, #9
 8001528:	430a      	orrs	r2, r1
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	e012      	b.n	8001554 <HAL_RCC_OscConfig+0xd4>
 800152e:	4ba9      	ldr	r3, [pc, #676]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4ba8      	ldr	r3, [pc, #672]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001534:	49a8      	ldr	r1, [pc, #672]	@ (80017d8 <HAL_RCC_OscConfig+0x358>)
 8001536:	400a      	ands	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	4ba6      	ldr	r3, [pc, #664]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	2380      	movs	r3, #128	@ 0x80
 8001540:	025b      	lsls	r3, r3, #9
 8001542:	4013      	ands	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4ba2      	ldr	r3, [pc, #648]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4ba1      	ldr	r3, [pc, #644]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800154e:	49a3      	ldr	r1, [pc, #652]	@ (80017dc <HAL_RCC_OscConfig+0x35c>)
 8001550:	400a      	ands	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d015      	beq.n	8001588 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155c:	f7ff fa1c 	bl	8000998 <HAL_GetTick>
 8001560:	0003      	movs	r3, r0
 8001562:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001564:	e009      	b.n	800157a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001566:	f7ff fa17 	bl	8000998 <HAL_GetTick>
 800156a:	0002      	movs	r2, r0
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b64      	cmp	r3, #100	@ 0x64
 8001572:	d902      	bls.n	800157a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	f000 fb3c 	bl	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800157a:	4b96      	ldr	r3, [pc, #600]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2380      	movs	r3, #128	@ 0x80
 8001580:	029b      	lsls	r3, r3, #10
 8001582:	4013      	ands	r3, r2
 8001584:	d0ef      	beq.n	8001566 <HAL_RCC_OscConfig+0xe6>
 8001586:	e015      	b.n	80015b4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fa06 	bl	8000998 <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001592:	f7ff fa01 	bl	8000998 <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b64      	cmp	r3, #100	@ 0x64
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e326      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015a4:	4b8b      	ldr	r3, [pc, #556]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	029b      	lsls	r3, r3, #10
 80015ac:	4013      	ands	r3, r2
 80015ae:	d1f0      	bne.n	8001592 <HAL_RCC_OscConfig+0x112>
 80015b0:	e000      	b.n	80015b4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2202      	movs	r2, #2
 80015ba:	4013      	ands	r3, r2
 80015bc:	d100      	bne.n	80015c0 <HAL_RCC_OscConfig+0x140>
 80015be:	e08b      	b.n	80016d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	2b04      	cmp	r3, #4
 80015ca:	d005      	beq.n	80015d8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	2b0c      	cmp	r3, #12
 80015d0:	d13e      	bne.n	8001650 <HAL_RCC_OscConfig+0x1d0>
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d13b      	bne.n	8001650 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80015d8:	4b7e      	ldr	r3, [pc, #504]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2204      	movs	r2, #4
 80015de:	4013      	ands	r3, r2
 80015e0:	d004      	beq.n	80015ec <HAL_RCC_OscConfig+0x16c>
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d101      	bne.n	80015ec <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e302      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ec:	4b79      	ldr	r3, [pc, #484]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4a7b      	ldr	r2, [pc, #492]	@ (80017e0 <HAL_RCC_OscConfig+0x360>)
 80015f2:	4013      	ands	r3, r2
 80015f4:	0019      	movs	r1, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	021a      	lsls	r2, r3, #8
 80015fc:	4b75      	ldr	r3, [pc, #468]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80015fe:	430a      	orrs	r2, r1
 8001600:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001602:	4b74      	ldr	r3, [pc, #464]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2209      	movs	r2, #9
 8001608:	4393      	bics	r3, r2
 800160a:	0019      	movs	r1, r3
 800160c:	4b71      	ldr	r3, [pc, #452]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	430a      	orrs	r2, r1
 8001612:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001614:	f000 fc40 	bl	8001e98 <HAL_RCC_GetSysClockFreq>
 8001618:	0001      	movs	r1, r0
 800161a:	4b6e      	ldr	r3, [pc, #440]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	091b      	lsrs	r3, r3, #4
 8001620:	220f      	movs	r2, #15
 8001622:	4013      	ands	r3, r2
 8001624:	4a6f      	ldr	r2, [pc, #444]	@ (80017e4 <HAL_RCC_OscConfig+0x364>)
 8001626:	5cd3      	ldrb	r3, [r2, r3]
 8001628:	000a      	movs	r2, r1
 800162a:	40da      	lsrs	r2, r3
 800162c:	4b6e      	ldr	r3, [pc, #440]	@ (80017e8 <HAL_RCC_OscConfig+0x368>)
 800162e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001630:	4b6e      	ldr	r3, [pc, #440]	@ (80017ec <HAL_RCC_OscConfig+0x36c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2513      	movs	r5, #19
 8001636:	197c      	adds	r4, r7, r5
 8001638:	0018      	movs	r0, r3
 800163a:	f7ff f967 	bl	800090c <HAL_InitTick>
 800163e:	0003      	movs	r3, r0
 8001640:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001642:	197b      	adds	r3, r7, r5
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d046      	beq.n	80016d8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800164a:	197b      	adds	r3, r7, r5
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	e2d0      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d027      	beq.n	80016a6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001656:	4b5f      	ldr	r3, [pc, #380]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2209      	movs	r2, #9
 800165c:	4393      	bics	r3, r2
 800165e:	0019      	movs	r1, r3
 8001660:	4b5c      	ldr	r3, [pc, #368]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	430a      	orrs	r2, r1
 8001666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001668:	f7ff f996 	bl	8000998 <HAL_GetTick>
 800166c:	0003      	movs	r3, r0
 800166e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001672:	f7ff f991 	bl	8000998 <HAL_GetTick>
 8001676:	0002      	movs	r2, r0
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e2b6      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001684:	4b53      	ldr	r3, [pc, #332]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2204      	movs	r2, #4
 800168a:	4013      	ands	r3, r2
 800168c:	d0f1      	beq.n	8001672 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168e:	4b51      	ldr	r3, [pc, #324]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	4a53      	ldr	r2, [pc, #332]	@ (80017e0 <HAL_RCC_OscConfig+0x360>)
 8001694:	4013      	ands	r3, r2
 8001696:	0019      	movs	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	021a      	lsls	r2, r3, #8
 800169e:	4b4d      	ldr	r3, [pc, #308]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80016a0:	430a      	orrs	r2, r1
 80016a2:	605a      	str	r2, [r3, #4]
 80016a4:	e018      	b.n	80016d8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016a6:	4b4b      	ldr	r3, [pc, #300]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b4a      	ldr	r3, [pc, #296]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80016ac:	2101      	movs	r1, #1
 80016ae:	438a      	bics	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7ff f971 	bl	8000998 <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016bc:	f7ff f96c 	bl	8000998 <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e291      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016ce:	4b41      	ldr	r3, [pc, #260]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2204      	movs	r2, #4
 80016d4:	4013      	ands	r3, r2
 80016d6:	d1f1      	bne.n	80016bc <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2210      	movs	r2, #16
 80016de:	4013      	ands	r3, r2
 80016e0:	d100      	bne.n	80016e4 <HAL_RCC_OscConfig+0x264>
 80016e2:	e0a1      	b.n	8001828 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d140      	bne.n	800176c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016ea:	4b3a      	ldr	r3, [pc, #232]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	2380      	movs	r3, #128	@ 0x80
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4013      	ands	r3, r2
 80016f4:	d005      	beq.n	8001702 <HAL_RCC_OscConfig+0x282>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e277      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001702:	4b34      	ldr	r3, [pc, #208]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4a3a      	ldr	r2, [pc, #232]	@ (80017f0 <HAL_RCC_OscConfig+0x370>)
 8001708:	4013      	ands	r3, r2
 800170a:	0019      	movs	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001710:	4b30      	ldr	r3, [pc, #192]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001712:	430a      	orrs	r2, r1
 8001714:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001716:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	0a19      	lsrs	r1, r3, #8
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	061a      	lsls	r2, r3, #24
 8001724:	4b2b      	ldr	r3, [pc, #172]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001726:	430a      	orrs	r2, r1
 8001728:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172e:	0b5b      	lsrs	r3, r3, #13
 8001730:	3301      	adds	r3, #1
 8001732:	2280      	movs	r2, #128	@ 0x80
 8001734:	0212      	lsls	r2, r2, #8
 8001736:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001738:	4b26      	ldr	r3, [pc, #152]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	091b      	lsrs	r3, r3, #4
 800173e:	210f      	movs	r1, #15
 8001740:	400b      	ands	r3, r1
 8001742:	4928      	ldr	r1, [pc, #160]	@ (80017e4 <HAL_RCC_OscConfig+0x364>)
 8001744:	5ccb      	ldrb	r3, [r1, r3]
 8001746:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001748:	4b27      	ldr	r3, [pc, #156]	@ (80017e8 <HAL_RCC_OscConfig+0x368>)
 800174a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800174c:	4b27      	ldr	r3, [pc, #156]	@ (80017ec <HAL_RCC_OscConfig+0x36c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2513      	movs	r5, #19
 8001752:	197c      	adds	r4, r7, r5
 8001754:	0018      	movs	r0, r3
 8001756:	f7ff f8d9 	bl	800090c <HAL_InitTick>
 800175a:	0003      	movs	r3, r0
 800175c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800175e:	197b      	adds	r3, r7, r5
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d060      	beq.n	8001828 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001766:	197b      	adds	r3, r7, r5
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	e242      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d03f      	beq.n	80017f4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001774:	4b17      	ldr	r3, [pc, #92]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 800177a:	2180      	movs	r1, #128	@ 0x80
 800177c:	0049      	lsls	r1, r1, #1
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001782:	f7ff f909 	bl	8000998 <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800178c:	f7ff f904 	bl	8000998 <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e229      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800179e:	4b0d      	ldr	r3, [pc, #52]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4013      	ands	r3, r2
 80017a8:	d0f0      	beq.n	800178c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017aa:	4b0a      	ldr	r3, [pc, #40]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4a10      	ldr	r2, [pc, #64]	@ (80017f0 <HAL_RCC_OscConfig+0x370>)
 80017b0:	4013      	ands	r3, r2
 80017b2:	0019      	movs	r1, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80017ba:	430a      	orrs	r2, r1
 80017bc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017be:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	0a19      	lsrs	r1, r3, #8
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	061a      	lsls	r2, r3, #24
 80017cc:	4b01      	ldr	r3, [pc, #4]	@ (80017d4 <HAL_RCC_OscConfig+0x354>)
 80017ce:	430a      	orrs	r2, r1
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	e029      	b.n	8001828 <HAL_RCC_OscConfig+0x3a8>
 80017d4:	40021000 	.word	0x40021000
 80017d8:	fffeffff 	.word	0xfffeffff
 80017dc:	fffbffff 	.word	0xfffbffff
 80017e0:	ffffe0ff 	.word	0xffffe0ff
 80017e4:	08003e9c 	.word	0x08003e9c
 80017e8:	20000000 	.word	0x20000000
 80017ec:	20000004 	.word	0x20000004
 80017f0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017f4:	4bbd      	ldr	r3, [pc, #756]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4bbc      	ldr	r3, [pc, #752]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80017fa:	49bd      	ldr	r1, [pc, #756]	@ (8001af0 <HAL_RCC_OscConfig+0x670>)
 80017fc:	400a      	ands	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001800:	f7ff f8ca 	bl	8000998 <HAL_GetTick>
 8001804:	0003      	movs	r3, r0
 8001806:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800180a:	f7ff f8c5 	bl	8000998 <HAL_GetTick>
 800180e:	0002      	movs	r2, r0
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e1ea      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800181c:	4bb3      	ldr	r3, [pc, #716]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	2380      	movs	r3, #128	@ 0x80
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4013      	ands	r3, r2
 8001826:	d1f0      	bne.n	800180a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2208      	movs	r2, #8
 800182e:	4013      	ands	r3, r2
 8001830:	d036      	beq.n	80018a0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d019      	beq.n	800186e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800183a:	4bac      	ldr	r3, [pc, #688]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 800183c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800183e:	4bab      	ldr	r3, [pc, #684]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001840:	2101      	movs	r1, #1
 8001842:	430a      	orrs	r2, r1
 8001844:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001846:	f7ff f8a7 	bl	8000998 <HAL_GetTick>
 800184a:	0003      	movs	r3, r0
 800184c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001850:	f7ff f8a2 	bl	8000998 <HAL_GetTick>
 8001854:	0002      	movs	r2, r0
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e1c7      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001862:	4ba2      	ldr	r3, [pc, #648]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001866:	2202      	movs	r2, #2
 8001868:	4013      	ands	r3, r2
 800186a:	d0f1      	beq.n	8001850 <HAL_RCC_OscConfig+0x3d0>
 800186c:	e018      	b.n	80018a0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800186e:	4b9f      	ldr	r3, [pc, #636]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001870:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001872:	4b9e      	ldr	r3, [pc, #632]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001874:	2101      	movs	r1, #1
 8001876:	438a      	bics	r2, r1
 8001878:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187a:	f7ff f88d 	bl	8000998 <HAL_GetTick>
 800187e:	0003      	movs	r3, r0
 8001880:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001884:	f7ff f888 	bl	8000998 <HAL_GetTick>
 8001888:	0002      	movs	r2, r0
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e1ad      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001896:	4b95      	ldr	r3, [pc, #596]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800189a:	2202      	movs	r2, #2
 800189c:	4013      	ands	r3, r2
 800189e:	d1f1      	bne.n	8001884 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2204      	movs	r2, #4
 80018a6:	4013      	ands	r3, r2
 80018a8:	d100      	bne.n	80018ac <HAL_RCC_OscConfig+0x42c>
 80018aa:	e0ae      	b.n	8001a0a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ac:	2027      	movs	r0, #39	@ 0x27
 80018ae:	183b      	adds	r3, r7, r0
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018b4:	4b8d      	ldr	r3, [pc, #564]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80018b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018b8:	2380      	movs	r3, #128	@ 0x80
 80018ba:	055b      	lsls	r3, r3, #21
 80018bc:	4013      	ands	r3, r2
 80018be:	d109      	bne.n	80018d4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018c0:	4b8a      	ldr	r3, [pc, #552]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80018c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018c4:	4b89      	ldr	r3, [pc, #548]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80018c6:	2180      	movs	r1, #128	@ 0x80
 80018c8:	0549      	lsls	r1, r1, #21
 80018ca:	430a      	orrs	r2, r1
 80018cc:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80018ce:	183b      	adds	r3, r7, r0
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d4:	4b87      	ldr	r3, [pc, #540]	@ (8001af4 <HAL_RCC_OscConfig+0x674>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	@ 0x80
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4013      	ands	r3, r2
 80018de:	d11a      	bne.n	8001916 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e0:	4b84      	ldr	r3, [pc, #528]	@ (8001af4 <HAL_RCC_OscConfig+0x674>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	4b83      	ldr	r3, [pc, #524]	@ (8001af4 <HAL_RCC_OscConfig+0x674>)
 80018e6:	2180      	movs	r1, #128	@ 0x80
 80018e8:	0049      	lsls	r1, r1, #1
 80018ea:	430a      	orrs	r2, r1
 80018ec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ee:	f7ff f853 	bl	8000998 <HAL_GetTick>
 80018f2:	0003      	movs	r3, r0
 80018f4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f8:	f7ff f84e 	bl	8000998 <HAL_GetTick>
 80018fc:	0002      	movs	r2, r0
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b64      	cmp	r3, #100	@ 0x64
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e173      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190a:	4b7a      	ldr	r3, [pc, #488]	@ (8001af4 <HAL_RCC_OscConfig+0x674>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	2380      	movs	r3, #128	@ 0x80
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	4013      	ands	r3, r2
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	2380      	movs	r3, #128	@ 0x80
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	429a      	cmp	r2, r3
 8001920:	d107      	bne.n	8001932 <HAL_RCC_OscConfig+0x4b2>
 8001922:	4b72      	ldr	r3, [pc, #456]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001924:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001926:	4b71      	ldr	r3, [pc, #452]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001928:	2180      	movs	r1, #128	@ 0x80
 800192a:	0049      	lsls	r1, r1, #1
 800192c:	430a      	orrs	r2, r1
 800192e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001930:	e031      	b.n	8001996 <HAL_RCC_OscConfig+0x516>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10c      	bne.n	8001954 <HAL_RCC_OscConfig+0x4d4>
 800193a:	4b6c      	ldr	r3, [pc, #432]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 800193c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800193e:	4b6b      	ldr	r3, [pc, #428]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001940:	496b      	ldr	r1, [pc, #428]	@ (8001af0 <HAL_RCC_OscConfig+0x670>)
 8001942:	400a      	ands	r2, r1
 8001944:	651a      	str	r2, [r3, #80]	@ 0x50
 8001946:	4b69      	ldr	r3, [pc, #420]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001948:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800194a:	4b68      	ldr	r3, [pc, #416]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 800194c:	496a      	ldr	r1, [pc, #424]	@ (8001af8 <HAL_RCC_OscConfig+0x678>)
 800194e:	400a      	ands	r2, r1
 8001950:	651a      	str	r2, [r3, #80]	@ 0x50
 8001952:	e020      	b.n	8001996 <HAL_RCC_OscConfig+0x516>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	23a0      	movs	r3, #160	@ 0xa0
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	429a      	cmp	r2, r3
 800195e:	d10e      	bne.n	800197e <HAL_RCC_OscConfig+0x4fe>
 8001960:	4b62      	ldr	r3, [pc, #392]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001962:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001964:	4b61      	ldr	r3, [pc, #388]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001966:	2180      	movs	r1, #128	@ 0x80
 8001968:	00c9      	lsls	r1, r1, #3
 800196a:	430a      	orrs	r2, r1
 800196c:	651a      	str	r2, [r3, #80]	@ 0x50
 800196e:	4b5f      	ldr	r3, [pc, #380]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001970:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001972:	4b5e      	ldr	r3, [pc, #376]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001974:	2180      	movs	r1, #128	@ 0x80
 8001976:	0049      	lsls	r1, r1, #1
 8001978:	430a      	orrs	r2, r1
 800197a:	651a      	str	r2, [r3, #80]	@ 0x50
 800197c:	e00b      	b.n	8001996 <HAL_RCC_OscConfig+0x516>
 800197e:	4b5b      	ldr	r3, [pc, #364]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001980:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001982:	4b5a      	ldr	r3, [pc, #360]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001984:	495a      	ldr	r1, [pc, #360]	@ (8001af0 <HAL_RCC_OscConfig+0x670>)
 8001986:	400a      	ands	r2, r1
 8001988:	651a      	str	r2, [r3, #80]	@ 0x50
 800198a:	4b58      	ldr	r3, [pc, #352]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 800198c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800198e:	4b57      	ldr	r3, [pc, #348]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001990:	4959      	ldr	r1, [pc, #356]	@ (8001af8 <HAL_RCC_OscConfig+0x678>)
 8001992:	400a      	ands	r2, r1
 8001994:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d015      	beq.n	80019ca <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199e:	f7fe fffb 	bl	8000998 <HAL_GetTick>
 80019a2:	0003      	movs	r3, r0
 80019a4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019a6:	e009      	b.n	80019bc <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019a8:	f7fe fff6 	bl	8000998 <HAL_GetTick>
 80019ac:	0002      	movs	r2, r0
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	4a52      	ldr	r2, [pc, #328]	@ (8001afc <HAL_RCC_OscConfig+0x67c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e11a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019bc:	4b4b      	ldr	r3, [pc, #300]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80019be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019c0:	2380      	movs	r3, #128	@ 0x80
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4013      	ands	r3, r2
 80019c6:	d0ef      	beq.n	80019a8 <HAL_RCC_OscConfig+0x528>
 80019c8:	e014      	b.n	80019f4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ca:	f7fe ffe5 	bl	8000998 <HAL_GetTick>
 80019ce:	0003      	movs	r3, r0
 80019d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019d2:	e009      	b.n	80019e8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019d4:	f7fe ffe0 	bl	8000998 <HAL_GetTick>
 80019d8:	0002      	movs	r2, r0
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	4a47      	ldr	r2, [pc, #284]	@ (8001afc <HAL_RCC_OscConfig+0x67c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e104      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019e8:	4b40      	ldr	r3, [pc, #256]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 80019ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4013      	ands	r3, r2
 80019f2:	d1ef      	bne.n	80019d4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019f4:	2327      	movs	r3, #39	@ 0x27
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d105      	bne.n	8001a0a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019fe:	4b3b      	ldr	r3, [pc, #236]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a02:	4b3a      	ldr	r3, [pc, #232]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a04:	493e      	ldr	r1, [pc, #248]	@ (8001b00 <HAL_RCC_OscConfig+0x680>)
 8001a06:	400a      	ands	r2, r1
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2220      	movs	r2, #32
 8001a10:	4013      	ands	r3, r2
 8001a12:	d049      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d026      	beq.n	8001a6a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001a1c:	4b33      	ldr	r3, [pc, #204]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	4b32      	ldr	r3, [pc, #200]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a22:	2101      	movs	r1, #1
 8001a24:	430a      	orrs	r2, r1
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	4b30      	ldr	r3, [pc, #192]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a2e:	2101      	movs	r1, #1
 8001a30:	430a      	orrs	r2, r1
 8001a32:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a34:	4b33      	ldr	r3, [pc, #204]	@ (8001b04 <HAL_RCC_OscConfig+0x684>)
 8001a36:	6a1a      	ldr	r2, [r3, #32]
 8001a38:	4b32      	ldr	r3, [pc, #200]	@ (8001b04 <HAL_RCC_OscConfig+0x684>)
 8001a3a:	2180      	movs	r1, #128	@ 0x80
 8001a3c:	0189      	lsls	r1, r1, #6
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a42:	f7fe ffa9 	bl	8000998 <HAL_GetTick>
 8001a46:	0003      	movs	r3, r0
 8001a48:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a4c:	f7fe ffa4 	bl	8000998 <HAL_GetTick>
 8001a50:	0002      	movs	r2, r0
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e0c9      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a5e:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2202      	movs	r2, #2
 8001a64:	4013      	ands	r3, r2
 8001a66:	d0f1      	beq.n	8001a4c <HAL_RCC_OscConfig+0x5cc>
 8001a68:	e01e      	b.n	8001aa8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001a6a:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001a70:	2101      	movs	r1, #1
 8001a72:	438a      	bics	r2, r1
 8001a74:	609a      	str	r2, [r3, #8]
 8001a76:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <HAL_RCC_OscConfig+0x684>)
 8001a78:	6a1a      	ldr	r2, [r3, #32]
 8001a7a:	4b22      	ldr	r3, [pc, #136]	@ (8001b04 <HAL_RCC_OscConfig+0x684>)
 8001a7c:	4922      	ldr	r1, [pc, #136]	@ (8001b08 <HAL_RCC_OscConfig+0x688>)
 8001a7e:	400a      	ands	r2, r1
 8001a80:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a82:	f7fe ff89 	bl	8000998 <HAL_GetTick>
 8001a86:	0003      	movs	r3, r0
 8001a88:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a8c:	f7fe ff84 	bl	8000998 <HAL_GetTick>
 8001a90:	0002      	movs	r2, r0
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e0a9      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a9e:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d1f1      	bne.n	8001a8c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d100      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x632>
 8001ab0:	e09e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ab2:	6a3b      	ldr	r3, [r7, #32]
 8001ab4:	2b0c      	cmp	r3, #12
 8001ab6:	d100      	bne.n	8001aba <HAL_RCC_OscConfig+0x63a>
 8001ab8:	e077      	b.n	8001baa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d158      	bne.n	8001b74 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_RCC_OscConfig+0x66c>)
 8001ac8:	4910      	ldr	r1, [pc, #64]	@ (8001b0c <HAL_RCC_OscConfig+0x68c>)
 8001aca:	400a      	ands	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ace:	f7fe ff63 	bl	8000998 <HAL_GetTick>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ad6:	e01b      	b.n	8001b10 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad8:	f7fe ff5e 	bl	8000998 <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d914      	bls.n	8001b10 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e083      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
 8001aea:	46c0      	nop			@ (mov r8, r8)
 8001aec:	40021000 	.word	0x40021000
 8001af0:	fffffeff 	.word	0xfffffeff
 8001af4:	40007000 	.word	0x40007000
 8001af8:	fffffbff 	.word	0xfffffbff
 8001afc:	00001388 	.word	0x00001388
 8001b00:	efffffff 	.word	0xefffffff
 8001b04:	40010000 	.word	0x40010000
 8001b08:	ffffdfff 	.word	0xffffdfff
 8001b0c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b10:	4b3a      	ldr	r3, [pc, #232]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	2380      	movs	r3, #128	@ 0x80
 8001b16:	049b      	lsls	r3, r3, #18
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d1dd      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1c:	4b37      	ldr	r3, [pc, #220]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	4a37      	ldr	r2, [pc, #220]	@ (8001c00 <HAL_RCC_OscConfig+0x780>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b34:	431a      	orrs	r2, r3
 8001b36:	4b31      	ldr	r3, [pc, #196]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b2e      	ldr	r3, [pc, #184]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b42:	2180      	movs	r1, #128	@ 0x80
 8001b44:	0449      	lsls	r1, r1, #17
 8001b46:	430a      	orrs	r2, r1
 8001b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4a:	f7fe ff25 	bl	8000998 <HAL_GetTick>
 8001b4e:	0003      	movs	r3, r0
 8001b50:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b54:	f7fe ff20 	bl	8000998 <HAL_GetTick>
 8001b58:	0002      	movs	r2, r0
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e045      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b66:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	2380      	movs	r3, #128	@ 0x80
 8001b6c:	049b      	lsls	r3, r3, #18
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x6d4>
 8001b72:	e03d      	b.n	8001bf0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b74:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b7a:	4922      	ldr	r1, [pc, #136]	@ (8001c04 <HAL_RCC_OscConfig+0x784>)
 8001b7c:	400a      	ands	r2, r1
 8001b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7fe ff0a 	bl	8000998 <HAL_GetTick>
 8001b84:	0003      	movs	r3, r0
 8001b86:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b8a:	f7fe ff05 	bl	8000998 <HAL_GetTick>
 8001b8e:	0002      	movs	r2, r0
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e02a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b9c:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	049b      	lsls	r3, r3, #18
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d1f0      	bne.n	8001b8a <HAL_RCC_OscConfig+0x70a>
 8001ba8:	e022      	b.n	8001bf0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d101      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e01d      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <HAL_RCC_OscConfig+0x77c>)
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bbc:	69fa      	ldr	r2, [r7, #28]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	025b      	lsls	r3, r3, #9
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d10f      	bne.n	8001bec <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001bcc:	69fa      	ldr	r2, [r7, #28]
 8001bce:	23f0      	movs	r3, #240	@ 0xf0
 8001bd0:	039b      	lsls	r3, r3, #14
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d107      	bne.n	8001bec <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001bdc:	69fa      	ldr	r2, [r7, #28]
 8001bde:	23c0      	movs	r3, #192	@ 0xc0
 8001be0:	041b      	lsls	r3, r3, #16
 8001be2:	401a      	ands	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d001      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e000      	b.n	8001bf2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b00a      	add	sp, #40	@ 0x28
 8001bf8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	ff02ffff 	.word	0xff02ffff
 8001c04:	feffffff 	.word	0xfeffffff

08001c08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c08:	b5b0      	push	{r4, r5, r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e128      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c1c:	4b96      	ldr	r3, [pc, #600]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2201      	movs	r2, #1
 8001c22:	4013      	ands	r3, r2
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d91e      	bls.n	8001c68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2a:	4b93      	ldr	r3, [pc, #588]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4393      	bics	r3, r2
 8001c32:	0019      	movs	r1, r3
 8001c34:	4b90      	ldr	r3, [pc, #576]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c3c:	f7fe feac 	bl	8000998 <HAL_GetTick>
 8001c40:	0003      	movs	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c44:	e009      	b.n	8001c5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c46:	f7fe fea7 	bl	8000998 <HAL_GetTick>
 8001c4a:	0002      	movs	r2, r0
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	4a8a      	ldr	r2, [pc, #552]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e109      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5a:	4b87      	ldr	r3, [pc, #540]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	4013      	ands	r3, r2
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1ee      	bne.n	8001c46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d009      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c72:	4b83      	ldr	r3, [pc, #524]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	22f0      	movs	r2, #240	@ 0xf0
 8001c78:	4393      	bics	r3, r2
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	4b7f      	ldr	r3, [pc, #508]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001c82:	430a      	orrs	r2, r1
 8001c84:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d100      	bne.n	8001c92 <HAL_RCC_ClockConfig+0x8a>
 8001c90:	e089      	b.n	8001da6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d107      	bne.n	8001caa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c9a:	4b79      	ldr	r3, [pc, #484]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	029b      	lsls	r3, r3, #10
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d120      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e0e1      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d107      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001cb2:	4b73      	ldr	r3, [pc, #460]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	2380      	movs	r3, #128	@ 0x80
 8001cb8:	049b      	lsls	r3, r3, #18
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d114      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0d5      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d106      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cca:	4b6d      	ldr	r3, [pc, #436]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2204      	movs	r2, #4
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d109      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e0ca      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cd8:	4b69      	ldr	r3, [pc, #420]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	2380      	movs	r3, #128	@ 0x80
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d101      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e0c2      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ce8:	4b65      	ldr	r3, [pc, #404]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	2203      	movs	r2, #3
 8001cee:	4393      	bics	r3, r2
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	4b62      	ldr	r3, [pc, #392]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cfc:	f7fe fe4c 	bl	8000998 <HAL_GetTick>
 8001d00:	0003      	movs	r3, r0
 8001d02:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d111      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d0c:	e009      	b.n	8001d22 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0e:	f7fe fe43 	bl	8000998 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	4a58      	ldr	r2, [pc, #352]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e0a5      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d22:	4b57      	ldr	r3, [pc, #348]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	220c      	movs	r2, #12
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d1ef      	bne.n	8001d0e <HAL_RCC_ClockConfig+0x106>
 8001d2e:	e03a      	b.n	8001da6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b03      	cmp	r3, #3
 8001d36:	d111      	bne.n	8001d5c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d38:	e009      	b.n	8001d4e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d3a:	f7fe fe2d 	bl	8000998 <HAL_GetTick>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	4a4d      	ldr	r2, [pc, #308]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e08f      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d4e:	4b4c      	ldr	r3, [pc, #304]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	220c      	movs	r2, #12
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b0c      	cmp	r3, #12
 8001d58:	d1ef      	bne.n	8001d3a <HAL_RCC_ClockConfig+0x132>
 8001d5a:	e024      	b.n	8001da6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d11b      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d64:	e009      	b.n	8001d7a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d66:	f7fe fe17 	bl	8000998 <HAL_GetTick>
 8001d6a:	0002      	movs	r2, r0
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	4a42      	ldr	r2, [pc, #264]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e079      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d7a:	4b41      	ldr	r3, [pc, #260]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	220c      	movs	r2, #12
 8001d80:	4013      	ands	r3, r2
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	d1ef      	bne.n	8001d66 <HAL_RCC_ClockConfig+0x15e>
 8001d86:	e00e      	b.n	8001da6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d88:	f7fe fe06 	bl	8000998 <HAL_GetTick>
 8001d8c:	0002      	movs	r2, r0
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	4a3a      	ldr	r2, [pc, #232]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e068      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d9c:	4b38      	ldr	r3, [pc, #224]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	220c      	movs	r2, #12
 8001da2:	4013      	ands	r3, r2
 8001da4:	d1f0      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001da6:	4b34      	ldr	r3, [pc, #208]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2201      	movs	r2, #1
 8001dac:	4013      	ands	r3, r2
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d21e      	bcs.n	8001df2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db4:	4b30      	ldr	r3, [pc, #192]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2201      	movs	r2, #1
 8001dba:	4393      	bics	r3, r2
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	4b2e      	ldr	r3, [pc, #184]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dc6:	f7fe fde7 	bl	8000998 <HAL_GetTick>
 8001dca:	0003      	movs	r3, r0
 8001dcc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dce:	e009      	b.n	8001de4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd0:	f7fe fde2 	bl	8000998 <HAL_GetTick>
 8001dd4:	0002      	movs	r2, r0
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	4a28      	ldr	r2, [pc, #160]	@ (8001e7c <HAL_RCC_ClockConfig+0x274>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e044      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de4:	4b24      	ldr	r3, [pc, #144]	@ (8001e78 <HAL_RCC_ClockConfig+0x270>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2201      	movs	r2, #1
 8001dea:	4013      	ands	r3, r2
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d1ee      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2204      	movs	r2, #4
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d009      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dfc:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4a20      	ldr	r2, [pc, #128]	@ (8001e84 <HAL_RCC_ClockConfig+0x27c>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2208      	movs	r2, #8
 8001e16:	4013      	ands	r3, r2
 8001e18:	d00a      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001e88 <HAL_RCC_ClockConfig+0x280>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	0019      	movs	r1, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	00da      	lsls	r2, r3, #3
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e30:	f000 f832 	bl	8001e98 <HAL_RCC_GetSysClockFreq>
 8001e34:	0001      	movs	r1, r0
 8001e36:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <HAL_RCC_ClockConfig+0x278>)
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	091b      	lsrs	r3, r3, #4
 8001e3c:	220f      	movs	r2, #15
 8001e3e:	4013      	ands	r3, r2
 8001e40:	4a12      	ldr	r2, [pc, #72]	@ (8001e8c <HAL_RCC_ClockConfig+0x284>)
 8001e42:	5cd3      	ldrb	r3, [r2, r3]
 8001e44:	000a      	movs	r2, r1
 8001e46:	40da      	lsrs	r2, r3
 8001e48:	4b11      	ldr	r3, [pc, #68]	@ (8001e90 <HAL_RCC_ClockConfig+0x288>)
 8001e4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <HAL_RCC_ClockConfig+0x28c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	250b      	movs	r5, #11
 8001e52:	197c      	adds	r4, r7, r5
 8001e54:	0018      	movs	r0, r3
 8001e56:	f7fe fd59 	bl	800090c <HAL_InitTick>
 8001e5a:	0003      	movs	r3, r0
 8001e5c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001e5e:	197b      	adds	r3, r7, r5
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e66:	197b      	adds	r3, r7, r5
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	e000      	b.n	8001e6e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	0018      	movs	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b004      	add	sp, #16
 8001e74:	bdb0      	pop	{r4, r5, r7, pc}
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	40022000 	.word	0x40022000
 8001e7c:	00001388 	.word	0x00001388
 8001e80:	40021000 	.word	0x40021000
 8001e84:	fffff8ff 	.word	0xfffff8ff
 8001e88:	ffffc7ff 	.word	0xffffc7ff
 8001e8c:	08003e9c 	.word	0x08003e9c
 8001e90:	20000000 	.word	0x20000000
 8001e94:	20000004 	.word	0x20000004

08001e98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	220c      	movs	r2, #12
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	d013      	beq.n	8001ed6 <HAL_RCC_GetSysClockFreq+0x3e>
 8001eae:	d85c      	bhi.n	8001f6a <HAL_RCC_GetSysClockFreq+0xd2>
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d002      	beq.n	8001eba <HAL_RCC_GetSysClockFreq+0x22>
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d00b      	beq.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x38>
 8001eb8:	e057      	b.n	8001f6a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001eba:	4b35      	ldr	r3, [pc, #212]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2210      	movs	r2, #16
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d002      	beq.n	8001eca <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ec4:	4b33      	ldr	r3, [pc, #204]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ec6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001ec8:	e05d      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001eca:	4b33      	ldr	r3, [pc, #204]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x100>)
 8001ecc:	613b      	str	r3, [r7, #16]
      break;
 8001ece:	e05a      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ed0:	4b32      	ldr	r3, [pc, #200]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x104>)
 8001ed2:	613b      	str	r3, [r7, #16]
      break;
 8001ed4:	e057      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0c9b      	lsrs	r3, r3, #18
 8001eda:	220f      	movs	r2, #15
 8001edc:	4013      	ands	r3, r2
 8001ede:	4a30      	ldr	r2, [pc, #192]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	0d9b      	lsrs	r3, r3, #22
 8001ee8:	2203      	movs	r2, #3
 8001eea:	4013      	ands	r3, r2
 8001eec:	3301      	adds	r3, #1
 8001eee:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ef0:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	025b      	lsls	r3, r3, #9
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d00f      	beq.n	8001f1c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	000a      	movs	r2, r1
 8001f00:	0152      	lsls	r2, r2, #5
 8001f02:	1a52      	subs	r2, r2, r1
 8001f04:	0193      	lsls	r3, r2, #6
 8001f06:	1a9b      	subs	r3, r3, r2
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	185b      	adds	r3, r3, r1
 8001f0c:	025b      	lsls	r3, r3, #9
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	0018      	movs	r0, r3
 8001f12:	f7fe f8f9 	bl	8000108 <__udivsi3>
 8001f16:	0003      	movs	r3, r0
 8001f18:	617b      	str	r3, [r7, #20]
 8001f1a:	e023      	b.n	8001f64 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2210      	movs	r2, #16
 8001f22:	4013      	ands	r3, r2
 8001f24:	d00f      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001f26:	68b9      	ldr	r1, [r7, #8]
 8001f28:	000a      	movs	r2, r1
 8001f2a:	0152      	lsls	r2, r2, #5
 8001f2c:	1a52      	subs	r2, r2, r1
 8001f2e:	0193      	lsls	r3, r2, #6
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	185b      	adds	r3, r3, r1
 8001f36:	021b      	lsls	r3, r3, #8
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f7fe f8e4 	bl	8000108 <__udivsi3>
 8001f40:	0003      	movs	r3, r0
 8001f42:	617b      	str	r3, [r7, #20]
 8001f44:	e00e      	b.n	8001f64 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001f46:	68b9      	ldr	r1, [r7, #8]
 8001f48:	000a      	movs	r2, r1
 8001f4a:	0152      	lsls	r2, r2, #5
 8001f4c:	1a52      	subs	r2, r2, r1
 8001f4e:	0193      	lsls	r3, r2, #6
 8001f50:	1a9b      	subs	r3, r3, r2
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	185b      	adds	r3, r3, r1
 8001f56:	029b      	lsls	r3, r3, #10
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7fe f8d4 	bl	8000108 <__udivsi3>
 8001f60:	0003      	movs	r3, r0
 8001f62:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	613b      	str	r3, [r7, #16]
      break;
 8001f68:	e00d      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f6a:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	0b5b      	lsrs	r3, r3, #13
 8001f70:	2207      	movs	r2, #7
 8001f72:	4013      	ands	r3, r2
 8001f74:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	2280      	movs	r2, #128	@ 0x80
 8001f7c:	0212      	lsls	r2, r2, #8
 8001f7e:	409a      	lsls	r2, r3
 8001f80:	0013      	movs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
      break;
 8001f84:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f86:	693b      	ldr	r3, [r7, #16]
}
 8001f88:	0018      	movs	r0, r3
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b006      	add	sp, #24
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40021000 	.word	0x40021000
 8001f94:	003d0900 	.word	0x003d0900
 8001f98:	00f42400 	.word	0x00f42400
 8001f9c:	007a1200 	.word	0x007a1200
 8001fa0:	08003eac 	.word	0x08003eac

08001fa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e083      	b.n	80020be <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d109      	bne.n	8001fd2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	2382      	movs	r3, #130	@ 0x82
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d009      	beq.n	8001fde <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	61da      	str	r2, [r3, #28]
 8001fd0:	e005      	b.n	8001fde <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2251      	movs	r2, #81	@ 0x51
 8001fe8:	5c9b      	ldrb	r3, [r3, r2]
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d107      	bne.n	8002000 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2250      	movs	r2, #80	@ 0x50
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7fe fb2a 	bl	8000654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2251      	movs	r2, #81	@ 0x51
 8002004:	2102      	movs	r1, #2
 8002006:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2140      	movs	r1, #64	@ 0x40
 8002014:	438a      	bics	r2, r1
 8002016:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	2382      	movs	r3, #130	@ 0x82
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	401a      	ands	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6899      	ldr	r1, [r3, #8]
 8002026:	2384      	movs	r3, #132	@ 0x84
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	400b      	ands	r3, r1
 800202c:	431a      	orrs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68d9      	ldr	r1, [r3, #12]
 8002032:	2380      	movs	r3, #128	@ 0x80
 8002034:	011b      	lsls	r3, r3, #4
 8002036:	400b      	ands	r3, r1
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	2102      	movs	r1, #2
 8002040:	400b      	ands	r3, r1
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	2101      	movs	r1, #1
 800204a:	400b      	ands	r3, r1
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6999      	ldr	r1, [r3, #24]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	400b      	ands	r3, r1
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	2138      	movs	r1, #56	@ 0x38
 8002060:	400b      	ands	r3, r1
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	2180      	movs	r1, #128	@ 0x80
 800206a:	400b      	ands	r3, r1
 800206c:	431a      	orrs	r2, r3
 800206e:	0011      	movs	r1, r2
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002074:	2380      	movs	r3, #128	@ 0x80
 8002076:	019b      	lsls	r3, r3, #6
 8002078:	401a      	ands	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	0c1b      	lsrs	r3, r3, #16
 8002088:	2204      	movs	r2, #4
 800208a:	4013      	ands	r3, r2
 800208c:	0019      	movs	r1, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	2210      	movs	r2, #16
 8002094:	401a      	ands	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	430a      	orrs	r2, r1
 800209c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	69da      	ldr	r2, [r3, #28]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4907      	ldr	r1, [pc, #28]	@ (80020c8 <HAL_SPI_Init+0x124>)
 80020aa:	400a      	ands	r2, r1
 80020ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2251      	movs	r2, #81	@ 0x51
 80020b8:	2101      	movs	r1, #1
 80020ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	0018      	movs	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b002      	add	sp, #8
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	46c0      	nop			@ (mov r8, r8)
 80020c8:	fffff7ff 	.word	0xfffff7ff

080020cc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	1dbb      	adds	r3, r7, #6
 80020d8:	801a      	strh	r2, [r3, #0]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2251      	movs	r2, #81	@ 0x51
 80020de:	5c9b      	ldrb	r3, [r3, r2]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d001      	beq.n	80020ea <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80020e6:	2302      	movs	r3, #2
 80020e8:	e09b      	b.n	8002222 <HAL_SPI_Transmit_DMA+0x156>
  }

  if ((pData == NULL) || (Size == 0U))
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_SPI_Transmit_DMA+0x2c>
 80020f0:	1dbb      	adds	r3, r7, #6
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_SPI_Transmit_DMA+0x30>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e092      	b.n	8002222 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2250      	movs	r2, #80	@ 0x50
 8002100:	5c9b      	ldrb	r3, [r3, r2]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_SPI_Transmit_DMA+0x3e>
 8002106:	2302      	movs	r3, #2
 8002108:	e08b      	b.n	8002222 <HAL_SPI_Transmit_DMA+0x156>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2250      	movs	r2, #80	@ 0x50
 800210e:	2101      	movs	r1, #1
 8002110:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2251      	movs	r2, #81	@ 0x51
 8002116:	2103      	movs	r1, #3
 8002118:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	1dba      	adds	r2, r7, #6
 800212a:	8812      	ldrh	r2, [r2, #0]
 800212c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	1dba      	adds	r2, r7, #6
 8002132:	8812      	ldrh	r2, [r2, #0]
 8002134:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	021b      	lsls	r3, r3, #8
 800215c:	429a      	cmp	r2, r3
 800215e:	d110      	bne.n	8002182 <HAL_SPI_Transmit_DMA+0xb6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2140      	movs	r1, #64	@ 0x40
 800216c:	438a      	bics	r2, r1
 800216e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2180      	movs	r1, #128	@ 0x80
 800217c:	01c9      	lsls	r1, r1, #7
 800217e:	430a      	orrs	r2, r1
 8002180:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002186:	4a29      	ldr	r2, [pc, #164]	@ (800222c <HAL_SPI_Transmit_DMA+0x160>)
 8002188:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800218e:	4a28      	ldr	r2, [pc, #160]	@ (8002230 <HAL_SPI_Transmit_DMA+0x164>)
 8002190:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002196:	4a27      	ldr	r2, [pc, #156]	@ (8002234 <HAL_SPI_Transmit_DMA+0x168>)
 8002198:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219e:	2200      	movs	r2, #0
 80021a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	0019      	movs	r1, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	330c      	adds	r3, #12
 80021b2:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021b8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80021ba:	f7fe fd71 	bl	8000ca0 <HAL_DMA_Start_IT>
 80021be:	1e03      	subs	r3, r0, #0
 80021c0:	d00b      	beq.n	80021da <HAL_SPI_Transmit_DMA+0x10e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c6:	2210      	movs	r2, #16
 80021c8:	431a      	orrs	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2250      	movs	r2, #80	@ 0x50
 80021d2:	2100      	movs	r1, #0
 80021d4:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e023      	b.n	8002222 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2240      	movs	r2, #64	@ 0x40
 80021e2:	4013      	ands	r3, r2
 80021e4:	2b40      	cmp	r3, #64	@ 0x40
 80021e6:	d007      	beq.n	80021f8 <HAL_SPI_Transmit_DMA+0x12c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2140      	movs	r1, #64	@ 0x40
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2250      	movs	r2, #80	@ 0x50
 80021fc:	2100      	movs	r1, #0
 80021fe:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2120      	movs	r1, #32
 800220c:	430a      	orrs	r2, r1
 800220e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2102      	movs	r1, #2
 800221c:	430a      	orrs	r2, r1
 800221e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	08002a17 	.word	0x08002a17
 8002230:	08002829 	.word	0x08002829
 8002234:	08002a71 	.word	0x08002a71

08002238 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	1dbb      	adds	r3, r7, #6
 8002244:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2251      	movs	r2, #81	@ 0x51
 800224a:	5c9b      	ldrb	r3, [r3, r2]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b01      	cmp	r3, #1
 8002250:	d001      	beq.n	8002256 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8002252:	2302      	movs	r3, #2
 8002254:	e0ae      	b.n	80023b4 <HAL_SPI_Receive_DMA+0x17c>
  }

  if ((pData == NULL) || (Size == 0U))
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_SPI_Receive_DMA+0x2c>
 800225c:	1dbb      	adds	r3, r7, #6
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0a5      	b.n	80023b4 <HAL_SPI_Receive_DMA+0x17c>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d112      	bne.n	8002296 <HAL_SPI_Receive_DMA+0x5e>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	2382      	movs	r3, #130	@ 0x82
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	429a      	cmp	r2, r3
 800227a:	d10c      	bne.n	8002296 <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2251      	movs	r2, #81	@ 0x51
 8002280:	2104      	movs	r1, #4
 8002282:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8002284:	1dbb      	adds	r3, r7, #6
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	68b9      	ldr	r1, [r7, #8]
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 f89d 	bl	80023cc <HAL_SPI_TransmitReceive_DMA>
 8002292:	0003      	movs	r3, r0
 8002294:	e08e      	b.n	80023b4 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2250      	movs	r2, #80	@ 0x50
 800229a:	5c9b      	ldrb	r3, [r3, r2]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_SPI_Receive_DMA+0x6c>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e087      	b.n	80023b4 <HAL_SPI_Receive_DMA+0x17c>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2250      	movs	r2, #80	@ 0x50
 80022a8:	2101      	movs	r1, #1
 80022aa:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2251      	movs	r2, #81	@ 0x51
 80022b0:	2104      	movs	r1, #4
 80022b2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	1dba      	adds	r2, r7, #6
 80022c4:	8812      	ldrh	r2, [r2, #0]
 80022c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	1dba      	adds	r2, r7, #6
 80022cc:	8812      	ldrh	r2, [r2, #0]
 80022ce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	021b      	lsls	r3, r3, #8
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d10f      	bne.n	8002314 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2140      	movs	r1, #64	@ 0x40
 8002300:	438a      	bics	r2, r1
 8002302:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	492b      	ldr	r1, [pc, #172]	@ (80023bc <HAL_SPI_Receive_DMA+0x184>)
 8002310:	400a      	ands	r2, r1
 8002312:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002318:	4a29      	ldr	r2, [pc, #164]	@ (80023c0 <HAL_SPI_Receive_DMA+0x188>)
 800231a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002320:	4a28      	ldr	r2, [pc, #160]	@ (80023c4 <HAL_SPI_Receive_DMA+0x18c>)
 8002322:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002328:	4a27      	ldr	r2, [pc, #156]	@ (80023c8 <HAL_SPI_Receive_DMA+0x190>)
 800232a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002330:	2200      	movs	r2, #0
 8002332:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	330c      	adds	r3, #12
 800233e:	0019      	movs	r1, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002344:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800234a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800234c:	f7fe fca8 	bl	8000ca0 <HAL_DMA_Start_IT>
 8002350:	1e03      	subs	r3, r0, #0
 8002352:	d00b      	beq.n	800236c <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002358:	2210      	movs	r2, #16
 800235a:	431a      	orrs	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2250      	movs	r2, #80	@ 0x50
 8002364:	2100      	movs	r1, #0
 8002366:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e023      	b.n	80023b4 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2240      	movs	r2, #64	@ 0x40
 8002374:	4013      	ands	r3, r2
 8002376:	2b40      	cmp	r3, #64	@ 0x40
 8002378:	d007      	beq.n	800238a <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2140      	movs	r1, #64	@ 0x40
 8002386:	430a      	orrs	r2, r1
 8002388:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2250      	movs	r2, #80	@ 0x50
 800238e:	2100      	movs	r1, #0
 8002390:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2120      	movs	r1, #32
 800239e:	430a      	orrs	r2, r1
 80023a0:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2101      	movs	r1, #1
 80023ae:	430a      	orrs	r2, r1
 80023b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b004      	add	sp, #16
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	ffffbfff 	.word	0xffffbfff
 80023c0:	08002a35 	.word	0x08002a35
 80023c4:	080028d5 	.word	0x080028d5
 80023c8:	08002a71 	.word	0x08002a71

080023cc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	001a      	movs	r2, r3
 80023da:	1cbb      	adds	r3, r7, #2
 80023dc:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80023de:	2017      	movs	r0, #23
 80023e0:	183b      	adds	r3, r7, r0
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	2151      	movs	r1, #81	@ 0x51
 80023e6:	5c52      	ldrb	r2, [r2, r1]
 80023e8:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80023f0:	0001      	movs	r1, r0
 80023f2:	187b      	adds	r3, r7, r1
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d00e      	beq.n	8002418 <HAL_SPI_TransmitReceive_DMA+0x4c>
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	2382      	movs	r3, #130	@ 0x82
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	429a      	cmp	r2, r3
 8002402:	d107      	bne.n	8002414 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d103      	bne.n	8002414 <HAL_SPI_TransmitReceive_DMA+0x48>
 800240c:	187b      	adds	r3, r7, r1
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d001      	beq.n	8002418 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002414:	2302      	movs	r3, #2
 8002416:	e0d2      	b.n	80025be <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d006      	beq.n	800242c <HAL_SPI_TransmitReceive_DMA+0x60>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_SPI_TransmitReceive_DMA+0x60>
 8002424:	1cbb      	adds	r3, r7, #2
 8002426:	881b      	ldrh	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0c6      	b.n	80025be <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2250      	movs	r2, #80	@ 0x50
 8002434:	5c9b      	ldrb	r3, [r3, r2]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <HAL_SPI_TransmitReceive_DMA+0x72>
 800243a:	2302      	movs	r3, #2
 800243c:	e0bf      	b.n	80025be <HAL_SPI_TransmitReceive_DMA+0x1f2>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2250      	movs	r2, #80	@ 0x50
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2251      	movs	r2, #81	@ 0x51
 800244a:	5c9b      	ldrb	r3, [r3, r2]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b04      	cmp	r3, #4
 8002450:	d003      	beq.n	800245a <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2251      	movs	r2, #81	@ 0x51
 8002456:	2105      	movs	r1, #5
 8002458:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	1cba      	adds	r2, r7, #2
 800246a:	8812      	ldrh	r2, [r2, #0]
 800246c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	1cba      	adds	r2, r7, #2
 8002472:	8812      	ldrh	r2, [r2, #0]
 8002474:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	1cba      	adds	r2, r7, #2
 8002480:	8812      	ldrh	r2, [r2, #0]
 8002482:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	1cba      	adds	r2, r7, #2
 8002488:	8812      	ldrh	r2, [r2, #0]
 800248a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2251      	movs	r2, #81	@ 0x51
 800249c:	5c9b      	ldrb	r3, [r3, r2]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	d108      	bne.n	80024b6 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a8:	4a47      	ldr	r2, [pc, #284]	@ (80025c8 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80024aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b0:	4a46      	ldr	r2, [pc, #280]	@ (80025cc <HAL_SPI_TransmitReceive_DMA+0x200>)
 80024b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024b4:	e007      	b.n	80024c6 <HAL_SPI_TransmitReceive_DMA+0xfa>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ba:	4a45      	ldr	r2, [pc, #276]	@ (80025d0 <HAL_SPI_TransmitReceive_DMA+0x204>)
 80024bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	4a44      	ldr	r2, [pc, #272]	@ (80025d4 <HAL_SPI_TransmitReceive_DMA+0x208>)
 80024c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	4a43      	ldr	r2, [pc, #268]	@ (80025d8 <HAL_SPI_TransmitReceive_DMA+0x20c>)
 80024cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d2:	2200      	movs	r2, #0
 80024d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	330c      	adds	r3, #12
 80024e0:	0019      	movs	r1, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e6:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024ec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80024ee:	f7fe fbd7 	bl	8000ca0 <HAL_DMA_Start_IT>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d00b      	beq.n	800250e <HAL_SPI_TransmitReceive_DMA+0x142>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024fa:	2210      	movs	r2, #16
 80024fc:	431a      	orrs	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2250      	movs	r2, #80	@ 0x50
 8002506:	2100      	movs	r1, #0
 8002508:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e057      	b.n	80025be <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2101      	movs	r1, #1
 800251a:	430a      	orrs	r2, r1
 800251c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002522:	2200      	movs	r2, #0
 8002524:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800252a:	2200      	movs	r2, #0
 800252c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002532:	2200      	movs	r2, #0
 8002534:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800253a:	2200      	movs	r2, #0
 800253c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	0019      	movs	r1, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	330c      	adds	r3, #12
 800254e:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002554:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002556:	f7fe fba3 	bl	8000ca0 <HAL_DMA_Start_IT>
 800255a:	1e03      	subs	r3, r0, #0
 800255c:	d00b      	beq.n	8002576 <HAL_SPI_TransmitReceive_DMA+0x1aa>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002562:	2210      	movs	r2, #16
 8002564:	431a      	orrs	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2250      	movs	r2, #80	@ 0x50
 800256e:	2100      	movs	r1, #0
 8002570:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e023      	b.n	80025be <HAL_SPI_TransmitReceive_DMA+0x1f2>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2240      	movs	r2, #64	@ 0x40
 800257e:	4013      	ands	r3, r2
 8002580:	2b40      	cmp	r3, #64	@ 0x40
 8002582:	d007      	beq.n	8002594 <HAL_SPI_TransmitReceive_DMA+0x1c8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2140      	movs	r1, #64	@ 0x40
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2250      	movs	r2, #80	@ 0x50
 8002598:	2100      	movs	r1, #0
 800259a:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2120      	movs	r1, #32
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2102      	movs	r1, #2
 80025b8:	430a      	orrs	r2, r1
 80025ba:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	0018      	movs	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	b006      	add	sp, #24
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	46c0      	nop			@ (mov r8, r8)
 80025c8:	08002a35 	.word	0x08002a35
 80025cc:	080028d5 	.word	0x080028d5
 80025d0:	08002a53 	.word	0x08002a53
 80025d4:	08002983 	.word	0x08002983
 80025d8:	08002a71 	.word	0x08002a71

080025dc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b088      	sub	sp, #32
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	099b      	lsrs	r3, r3, #6
 80025f8:	001a      	movs	r2, r3
 80025fa:	2301      	movs	r3, #1
 80025fc:	4013      	ands	r3, r2
 80025fe:	d10f      	bne.n	8002620 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2201      	movs	r2, #1
 8002604:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002606:	d00b      	beq.n	8002620 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	099b      	lsrs	r3, r3, #6
 800260c:	001a      	movs	r2, r3
 800260e:	2301      	movs	r3, #1
 8002610:	4013      	ands	r3, r2
 8002612:	d005      	beq.n	8002620 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	0010      	movs	r0, r2
 800261c:	4798      	blx	r3
    return;
 800261e:	e0d5      	b.n	80027cc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	085b      	lsrs	r3, r3, #1
 8002624:	001a      	movs	r2, r3
 8002626:	2301      	movs	r3, #1
 8002628:	4013      	ands	r3, r2
 800262a:	d00b      	beq.n	8002644 <HAL_SPI_IRQHandler+0x68>
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	09db      	lsrs	r3, r3, #7
 8002630:	001a      	movs	r2, r3
 8002632:	2301      	movs	r3, #1
 8002634:	4013      	ands	r3, r2
 8002636:	d005      	beq.n	8002644 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	0010      	movs	r0, r2
 8002640:	4798      	blx	r3
    return;
 8002642:	e0c3      	b.n	80027cc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	001a      	movs	r2, r3
 800264a:	2301      	movs	r3, #1
 800264c:	4013      	ands	r3, r2
 800264e:	d10c      	bne.n	800266a <HAL_SPI_IRQHandler+0x8e>
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	099b      	lsrs	r3, r3, #6
 8002654:	001a      	movs	r2, r3
 8002656:	2301      	movs	r3, #1
 8002658:	4013      	ands	r3, r2
 800265a:	d106      	bne.n	800266a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	0a1b      	lsrs	r3, r3, #8
 8002660:	001a      	movs	r2, r3
 8002662:	2301      	movs	r3, #1
 8002664:	4013      	ands	r3, r2
 8002666:	d100      	bne.n	800266a <HAL_SPI_IRQHandler+0x8e>
 8002668:	e0b0      	b.n	80027cc <HAL_SPI_IRQHandler+0x1f0>
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	095b      	lsrs	r3, r3, #5
 800266e:	001a      	movs	r2, r3
 8002670:	2301      	movs	r3, #1
 8002672:	4013      	ands	r3, r2
 8002674:	d100      	bne.n	8002678 <HAL_SPI_IRQHandler+0x9c>
 8002676:	e0a9      	b.n	80027cc <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	099b      	lsrs	r3, r3, #6
 800267c:	001a      	movs	r2, r3
 800267e:	2301      	movs	r3, #1
 8002680:	4013      	ands	r3, r2
 8002682:	d023      	beq.n	80026cc <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2251      	movs	r2, #81	@ 0x51
 8002688:	5c9b      	ldrb	r3, [r3, r2]
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b03      	cmp	r3, #3
 800268e:	d011      	beq.n	80026b4 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002694:	2204      	movs	r2, #4
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	e00b      	b.n	80026cc <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026b4:	2300      	movs	r3, #0
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	693b      	ldr	r3, [r7, #16]
        return;
 80026ca:	e07f      	b.n	80027cc <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	001a      	movs	r2, r3
 80026d2:	2301      	movs	r3, #1
 80026d4:	4013      	ands	r3, r2
 80026d6:	d014      	beq.n	8002702 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026dc:	2201      	movs	r2, #1
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2140      	movs	r1, #64	@ 0x40
 80026fc:	438a      	bics	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	001a      	movs	r2, r3
 8002708:	2301      	movs	r3, #1
 800270a:	4013      	ands	r3, r2
 800270c:	d00c      	beq.n	8002728 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002712:	2208      	movs	r2, #8
 8002714:	431a      	orrs	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272c:	2b00      	cmp	r3, #0
 800272e:	d04c      	beq.n	80027ca <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	21e0      	movs	r1, #224	@ 0xe0
 800273c:	438a      	bics	r2, r1
 800273e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2251      	movs	r2, #81	@ 0x51
 8002744:	2101      	movs	r1, #1
 8002746:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2202      	movs	r2, #2
 800274c:	4013      	ands	r3, r2
 800274e:	d103      	bne.n	8002758 <HAL_SPI_IRQHandler+0x17c>
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2201      	movs	r2, #1
 8002754:	4013      	ands	r3, r2
 8002756:	d032      	beq.n	80027be <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2103      	movs	r1, #3
 8002764:	438a      	bics	r2, r1
 8002766:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800276c:	2b00      	cmp	r3, #0
 800276e:	d010      	beq.n	8002792 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002774:	4a17      	ldr	r2, [pc, #92]	@ (80027d4 <HAL_SPI_IRQHandler+0x1f8>)
 8002776:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277c:	0018      	movs	r0, r3
 800277e:	f7fe faf5 	bl	8000d6c <HAL_DMA_Abort_IT>
 8002782:	1e03      	subs	r3, r0, #0
 8002784:	d005      	beq.n	8002792 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800278a:	2240      	movs	r2, #64	@ 0x40
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002796:	2b00      	cmp	r3, #0
 8002798:	d016      	beq.n	80027c8 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800279e:	4a0d      	ldr	r2, [pc, #52]	@ (80027d4 <HAL_SPI_IRQHandler+0x1f8>)
 80027a0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027a6:	0018      	movs	r0, r3
 80027a8:	f7fe fae0 	bl	8000d6c <HAL_DMA_Abort_IT>
 80027ac:	1e03      	subs	r3, r0, #0
 80027ae:	d00b      	beq.n	80027c8 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b4:	2240      	movs	r2, #64	@ 0x40
 80027b6:	431a      	orrs	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80027bc:	e004      	b.n	80027c8 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 f829 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80027c6:	e000      	b.n	80027ca <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80027c8:	46c0      	nop			@ (mov r8, r8)
    return;
 80027ca:	46c0      	nop			@ (mov r8, r8)
  }
}
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b008      	add	sp, #32
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	08002ab3 	.word	0x08002ab3

080027d8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80027e0:	46c0      	nop			@ (mov r8, r8)
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b002      	add	sp, #8
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80027f0:	46c0      	nop			@ (mov r8, r8)
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b002      	add	sp, #8
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002800:	46c0      	nop			@ (mov r8, r8)
 8002802:	46bd      	mov	sp, r7
 8002804:	b002      	add	sp, #8
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002810:	46c0      	nop			@ (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	b002      	add	sp, #8
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002820:	46c0      	nop			@ (mov r8, r8)
 8002822:	46bd      	mov	sp, r7
 8002824:	b002      	add	sp, #8
 8002826:	bd80      	pop	{r7, pc}

08002828 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002834:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002836:	f7fe f8af 	bl	8000998 <HAL_GetTick>
 800283a:	0003      	movs	r3, r0
 800283c:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2220      	movs	r2, #32
 8002846:	4013      	ands	r3, r2
 8002848:	2b20      	cmp	r3, #32
 800284a:	d03c      	beq.n	80028c6 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2120      	movs	r1, #32
 8002858:	438a      	bics	r2, r1
 800285a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2102      	movs	r1, #2
 8002868:	438a      	bics	r2, r1
 800286a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2164      	movs	r1, #100	@ 0x64
 8002872:	0018      	movs	r0, r3
 8002874:	f000 fa2a 	bl	8002ccc <SPI_EndRxTxTransaction>
 8002878:	1e03      	subs	r3, r0, #0
 800287a:	d005      	beq.n	8002888 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002880:	2220      	movs	r2, #32
 8002882:	431a      	orrs	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10a      	bne.n	80028a6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002890:	2300      	movs	r3, #0
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2200      	movs	r2, #0
 80028aa:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	2251      	movs	r2, #81	@ 0x51
 80028b0:	2101      	movs	r1, #1
 80028b2:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	0018      	movs	r0, r3
 80028c0:	f7ff ffaa 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80028c4:	e003      	b.n	80028ce <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	0018      	movs	r0, r3
 80028ca:	f7fd fe6b 	bl	80005a4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b006      	add	sp, #24
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028e2:	f7fe f859 	bl	8000998 <HAL_GetTick>
 80028e6:	0003      	movs	r3, r0
 80028e8:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2220      	movs	r2, #32
 80028f2:	4013      	ands	r3, r2
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d03d      	beq.n	8002974 <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2120      	movs	r1, #32
 8002904:	438a      	bics	r2, r1
 8002906:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10e      	bne.n	800292e <SPI_DMAReceiveCplt+0x5a>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	2382      	movs	r3, #130	@ 0x82
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	429a      	cmp	r2, r3
 800291a:	d108      	bne.n	800292e <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2103      	movs	r1, #3
 8002928:	438a      	bics	r2, r1
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	e007      	b.n	800293e <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2101      	movs	r1, #1
 800293a:	438a      	bics	r2, r1
 800293c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2164      	movs	r1, #100	@ 0x64
 8002944:	0018      	movs	r0, r3
 8002946:	f000 f957 	bl	8002bf8 <SPI_EndRxTransaction>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d002      	beq.n	8002954 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2220      	movs	r2, #32
 8002952:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2251      	movs	r2, #81	@ 0x51
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002966:	2b00      	cmp	r3, #0
 8002968:	d004      	beq.n	8002974 <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	0018      	movs	r0, r3
 800296e:	f7ff ff53 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002972:	e003      	b.n	800297c <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	0018      	movs	r0, r3
 8002978:	f7fd fe28 	bl	80005cc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800297c:	46bd      	mov	sp, r7
 800297e:	b004      	add	sp, #16
 8002980:	bd80      	pop	{r7, pc}

08002982 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b084      	sub	sp, #16
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298e:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002990:	f7fe f802 	bl	8000998 <HAL_GetTick>
 8002994:	0003      	movs	r3, r0
 8002996:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2220      	movs	r2, #32
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	d030      	beq.n	8002a08 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2120      	movs	r1, #32
 80029b2:	438a      	bics	r2, r1
 80029b4:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2164      	movs	r1, #100	@ 0x64
 80029bc:	0018      	movs	r0, r3
 80029be:	f000 f985 	bl	8002ccc <SPI_EndRxTxTransaction>
 80029c2:	1e03      	subs	r3, r0, #0
 80029c4:	d005      	beq.n	80029d2 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ca:	2220      	movs	r2, #32
 80029cc:	431a      	orrs	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2103      	movs	r1, #3
 80029de:	438a      	bics	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2251      	movs	r2, #81	@ 0x51
 80029f2:	2101      	movs	r1, #1
 80029f4:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d004      	beq.n	8002a08 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	0018      	movs	r0, r3
 8002a02:	f7ff ff09 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002a06:	e003      	b.n	8002a10 <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f7ff fee4 	bl	80027d8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a10:	46bd      	mov	sp, r7
 8002a12:	b004      	add	sp, #16
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f7ff fede 	bl	80027e8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a2c:	46c0      	nop			@ (mov r8, r8)
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b004      	add	sp, #16
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f7ff fed7 	bl	80027f8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b004      	add	sp, #16
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	0018      	movs	r0, r3
 8002a64:	f7ff fed0 	bl	8002808 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b004      	add	sp, #16
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2103      	movs	r1, #3
 8002a8a:	438a      	bics	r2, r1
 8002a8c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a92:	2210      	movs	r2, #16
 8002a94:	431a      	orrs	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2251      	movs	r2, #81	@ 0x51
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f7ff feb7 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002aaa:	46c0      	nop			@ (mov r8, r8)
 8002aac:	46bd      	mov	sp, r7
 8002aae:	b004      	add	sp, #16
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abe:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f7ff fea2 	bl	8002818 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ad4:	46c0      	nop			@ (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b004      	add	sp, #16
 8002ada:	bd80      	pop	{r7, pc}

08002adc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b088      	sub	sp, #32
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	603b      	str	r3, [r7, #0]
 8002ae8:	1dfb      	adds	r3, r7, #7
 8002aea:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002aec:	f7fd ff54 	bl	8000998 <HAL_GetTick>
 8002af0:	0002      	movs	r2, r0
 8002af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	18d3      	adds	r3, r2, r3
 8002afa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002afc:	f7fd ff4c 	bl	8000998 <HAL_GetTick>
 8002b00:	0003      	movs	r3, r0
 8002b02:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b04:	4b3a      	ldr	r3, [pc, #232]	@ (8002bf0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	015b      	lsls	r3, r3, #5
 8002b0a:	0d1b      	lsrs	r3, r3, #20
 8002b0c:	69fa      	ldr	r2, [r7, #28]
 8002b0e:	4353      	muls	r3, r2
 8002b10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b12:	e059      	b.n	8002bc8 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	3301      	adds	r3, #1
 8002b18:	d056      	beq.n	8002bc8 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b1a:	f7fd ff3d 	bl	8000998 <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	69fa      	ldr	r2, [r7, #28]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d902      	bls.n	8002b30 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d142      	bne.n	8002bb6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	21e0      	movs	r1, #224	@ 0xe0
 8002b3c:	438a      	bics	r2, r1
 8002b3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	2382      	movs	r3, #130	@ 0x82
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d113      	bne.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	2380      	movs	r3, #128	@ 0x80
 8002b52:	021b      	lsls	r3, r3, #8
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d005      	beq.n	8002b64 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d107      	bne.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2140      	movs	r1, #64	@ 0x40
 8002b70:	438a      	bics	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b78:	2380      	movs	r3, #128	@ 0x80
 8002b7a:	019b      	lsls	r3, r3, #6
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d110      	bne.n	8002ba2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	491a      	ldr	r1, [pc, #104]	@ (8002bf4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002b8c:	400a      	ands	r2, r1
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2180      	movs	r1, #128	@ 0x80
 8002b9c:	0189      	lsls	r1, r1, #6
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2251      	movs	r2, #81	@ 0x51
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2250      	movs	r2, #80	@ 0x50
 8002bae:	2100      	movs	r1, #0
 8002bb0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e018      	b.n	8002be8 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d102      	bne.n	8002bc2 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61fb      	str	r3, [r7, #28]
 8002bc0:	e002      	b.n	8002bc8 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3b01      	subs	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	425a      	negs	r2, r3
 8002bd8:	4153      	adcs	r3, r2
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	001a      	movs	r2, r3
 8002bde:	1dfb      	adds	r3, r7, #7
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d196      	bne.n	8002b14 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	0018      	movs	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b008      	add	sp, #32
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	ffffdfff 	.word	0xffffdfff

08002bf8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af02      	add	r7, sp, #8
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	2382      	movs	r3, #130	@ 0x82
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d113      	bne.n	8002c38 <SPI_EndRxTransaction+0x40>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	2380      	movs	r3, #128	@ 0x80
 8002c16:	021b      	lsls	r3, r3, #8
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d005      	beq.n	8002c28 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d107      	bne.n	8002c38 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2140      	movs	r1, #64	@ 0x40
 8002c34:	438a      	bics	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	2382      	movs	r3, #130	@ 0x82
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d12b      	bne.n	8002c9c <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d012      	beq.n	8002c76 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	0013      	movs	r3, r2
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2180      	movs	r1, #128	@ 0x80
 8002c5e:	f7ff ff3d 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d02d      	beq.n	8002cc2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e026      	b.n	8002cc4 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	0013      	movs	r3, r2
 8002c80:	2200      	movs	r2, #0
 8002c82:	2101      	movs	r1, #1
 8002c84:	f7ff ff2a 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002c88:	1e03      	subs	r3, r0, #0
 8002c8a:	d01a      	beq.n	8002cc2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c90:	2220      	movs	r2, #32
 8002c92:	431a      	orrs	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e013      	b.n	8002cc4 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c9c:	68ba      	ldr	r2, [r7, #8]
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	0013      	movs	r3, r2
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2101      	movs	r1, #1
 8002caa:	f7ff ff17 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002cae:	1e03      	subs	r3, r0, #0
 8002cb0:	d007      	beq.n	8002cc2 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e000      	b.n	8002cc4 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b004      	add	sp, #16
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b088      	sub	sp, #32
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	0013      	movs	r3, r2
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	2102      	movs	r1, #2
 8002ce6:	f7ff fef9 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002cea:	1e03      	subs	r3, r0, #0
 8002cec:	d007      	beq.n	8002cfe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e037      	b.n	8002d6e <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <SPI_EndRxTxTransaction+0xac>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	491e      	ldr	r1, [pc, #120]	@ (8002d7c <SPI_EndRxTxTransaction+0xb0>)
 8002d04:	0018      	movs	r0, r3
 8002d06:	f7fd f9ff 	bl	8000108 <__udivsi3>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	001a      	movs	r2, r3
 8002d0e:	0013      	movs	r3, r2
 8002d10:	015b      	lsls	r3, r3, #5
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	189b      	adds	r3, r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	2382      	movs	r3, #130	@ 0x82
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d112      	bne.n	8002d4e <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	0013      	movs	r3, r2
 8002d32:	2200      	movs	r2, #0
 8002d34:	2180      	movs	r1, #128	@ 0x80
 8002d36:	f7ff fed1 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002d3a:	1e03      	subs	r3, r0, #0
 8002d3c:	d016      	beq.n	8002d6c <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d42:	2220      	movs	r2, #32
 8002d44:	431a      	orrs	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e00f      	b.n	8002d6e <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	2280      	movs	r2, #128	@ 0x80
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b80      	cmp	r3, #128	@ 0x80
 8002d66:	d0f2      	beq.n	8002d4e <SPI_EndRxTxTransaction+0x82>
 8002d68:	e000      	b.n	8002d6c <SPI_EndRxTxTransaction+0xa0>
        break;
 8002d6a:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	0018      	movs	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b006      	add	sp, #24
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	016e3600 	.word	0x016e3600

08002d80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e032      	b.n	8002df8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2239      	movs	r2, #57	@ 0x39
 8002d96:	5c9b      	ldrb	r3, [r3, r2]
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d107      	bne.n	8002dae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2238      	movs	r2, #56	@ 0x38
 8002da2:	2100      	movs	r1, #0
 8002da4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7fd fcfb 	bl	80007a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2239      	movs	r2, #57	@ 0x39
 8002db2:	2102      	movs	r1, #2
 8002db4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	0010      	movs	r0, r2
 8002dc2:	f000 f911 	bl	8002fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	223e      	movs	r2, #62	@ 0x3e
 8002dca:	2101      	movs	r1, #1
 8002dcc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	223a      	movs	r2, #58	@ 0x3a
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	5499      	strb	r1, [r3, r2]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	223b      	movs	r2, #59	@ 0x3b
 8002dda:	2101      	movs	r1, #1
 8002ddc:	5499      	strb	r1, [r3, r2]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	223c      	movs	r2, #60	@ 0x3c
 8002de2:	2101      	movs	r1, #1
 8002de4:	5499      	strb	r1, [r3, r2]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	223d      	movs	r2, #61	@ 0x3d
 8002dea:	2101      	movs	r1, #1
 8002dec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2239      	movs	r2, #57	@ 0x39
 8002df2:	2101      	movs	r1, #1
 8002df4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b002      	add	sp, #8
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d021      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d01d      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	4252      	negs	r2, r2
 8002e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	2203      	movs	r2, #3
 8002e40:	4013      	ands	r3, r2
 8002e42:	d004      	beq.n	8002e4e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	0018      	movs	r0, r3
 8002e48:	f000 f8b6 	bl	8002fb8 <HAL_TIM_IC_CaptureCallback>
 8002e4c:	e007      	b.n	8002e5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f000 f8a9 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f000 f8b5 	bl	8002fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2204      	movs	r2, #4
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d022      	beq.n	8002eb2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2204      	movs	r2, #4
 8002e70:	4013      	ands	r3, r2
 8002e72:	d01e      	beq.n	8002eb2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2205      	movs	r2, #5
 8002e7a:	4252      	negs	r2, r2
 8002e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2202      	movs	r2, #2
 8002e82:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	699a      	ldr	r2, [r3, #24]
 8002e8a:	23c0      	movs	r3, #192	@ 0xc0
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d004      	beq.n	8002e9c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 f88f 	bl	8002fb8 <HAL_TIM_IC_CaptureCallback>
 8002e9a:	e007      	b.n	8002eac <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f000 f882 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f000 f88e 	bl	8002fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	2208      	movs	r2, #8
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d021      	beq.n	8002efe <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d01d      	beq.n	8002efe <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2209      	movs	r2, #9
 8002ec8:	4252      	negs	r2, r2
 8002eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2204      	movs	r2, #4
 8002ed0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	2203      	movs	r2, #3
 8002eda:	4013      	ands	r3, r2
 8002edc:	d004      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f000 f869 	bl	8002fb8 <HAL_TIM_IC_CaptureCallback>
 8002ee6:	e007      	b.n	8002ef8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	0018      	movs	r0, r3
 8002eec:	f000 f85c 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f000 f868 	bl	8002fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2210      	movs	r2, #16
 8002f02:	4013      	ands	r3, r2
 8002f04:	d022      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2210      	movs	r2, #16
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d01e      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2211      	movs	r2, #17
 8002f14:	4252      	negs	r2, r2
 8002f16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	69da      	ldr	r2, [r3, #28]
 8002f24:	23c0      	movs	r3, #192	@ 0xc0
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d004      	beq.n	8002f36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 f842 	bl	8002fb8 <HAL_TIM_IC_CaptureCallback>
 8002f34:	e007      	b.n	8002f46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f000 f835 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	0018      	movs	r0, r3
 8002f42:	f000 f841 	bl	8002fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	4013      	ands	r3, r2
 8002f52:	d00c      	beq.n	8002f6e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d008      	beq.n	8002f6e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2202      	movs	r2, #2
 8002f62:	4252      	negs	r2, r2
 8002f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f000 f815 	bl	8002f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2240      	movs	r2, #64	@ 0x40
 8002f72:	4013      	ands	r3, r2
 8002f74:	d00c      	beq.n	8002f90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2240      	movs	r2, #64	@ 0x40
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d008      	beq.n	8002f90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2241      	movs	r2, #65	@ 0x41
 8002f84:	4252      	negs	r2, r2
 8002f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f000 f824 	bl	8002fd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f90:	46c0      	nop			@ (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b004      	add	sp, #16
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002fa0:	46c0      	nop			@ (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b002      	add	sp, #8
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fb0:	46c0      	nop			@ (mov r8, r8)
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b002      	add	sp, #8
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fc0:	46c0      	nop			@ (mov r8, r8)
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b002      	add	sp, #8
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fd0:	46c0      	nop			@ (mov r8, r8)
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b002      	add	sp, #8
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	2380      	movs	r3, #128	@ 0x80
 8002ffc:	05db      	lsls	r3, r3, #23
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d007      	beq.n	8003012 <TIM_Base_SetConfig+0x2a>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a22      	ldr	r2, [pc, #136]	@ (8003090 <TIM_Base_SetConfig+0xa8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d003      	beq.n	8003012 <TIM_Base_SetConfig+0x2a>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a21      	ldr	r2, [pc, #132]	@ (8003094 <TIM_Base_SetConfig+0xac>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d108      	bne.n	8003024 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2270      	movs	r2, #112	@ 0x70
 8003016:	4393      	bics	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	4313      	orrs	r3, r2
 8003022:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	2380      	movs	r3, #128	@ 0x80
 8003028:	05db      	lsls	r3, r3, #23
 800302a:	429a      	cmp	r2, r3
 800302c:	d007      	beq.n	800303e <TIM_Base_SetConfig+0x56>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a17      	ldr	r2, [pc, #92]	@ (8003090 <TIM_Base_SetConfig+0xa8>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d003      	beq.n	800303e <TIM_Base_SetConfig+0x56>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a16      	ldr	r2, [pc, #88]	@ (8003094 <TIM_Base_SetConfig+0xac>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d108      	bne.n	8003050 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4a15      	ldr	r2, [pc, #84]	@ (8003098 <TIM_Base_SetConfig+0xb0>)
 8003042:	4013      	ands	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	4313      	orrs	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2280      	movs	r2, #128	@ 0x80
 8003054:	4393      	bics	r3, r2
 8003056:	001a      	movs	r2, r3
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2204      	movs	r2, #4
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	601a      	str	r2, [r3, #0]
}
 8003088:	46c0      	nop			@ (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	b004      	add	sp, #16
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40010800 	.word	0x40010800
 8003094:	40011400 	.word	0x40011400
 8003098:	fffffcff 	.word	0xfffffcff

0800309c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2238      	movs	r2, #56	@ 0x38
 80030aa:	5c9b      	ldrb	r3, [r3, r2]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e042      	b.n	800313a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2238      	movs	r2, #56	@ 0x38
 80030b8:	2101      	movs	r1, #1
 80030ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2239      	movs	r2, #57	@ 0x39
 80030c0:	2102      	movs	r1, #2
 80030c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2270      	movs	r2, #112	@ 0x70
 80030d8:	4393      	bics	r3, r2
 80030da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	2380      	movs	r3, #128	@ 0x80
 80030f4:	05db      	lsls	r3, r3, #23
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d009      	beq.n	800310e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a11      	ldr	r2, [pc, #68]	@ (8003144 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d004      	beq.n	800310e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0f      	ldr	r2, [pc, #60]	@ (8003148 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d10c      	bne.n	8003128 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2280      	movs	r2, #128	@ 0x80
 8003112:	4393      	bics	r3, r2
 8003114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	4313      	orrs	r3, r2
 800311e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2239      	movs	r2, #57	@ 0x39
 800312c:	2101      	movs	r1, #1
 800312e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2238      	movs	r2, #56	@ 0x38
 8003134:	2100      	movs	r1, #0
 8003136:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	0018      	movs	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	b004      	add	sp, #16
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			@ (mov r8, r8)
 8003144:	40010800 	.word	0x40010800
 8003148:	40011400 	.word	0x40011400

0800314c <lis3mdl_process>:
  * once the `spi_cplt_flag` is set by the ISR.
  * @retval LIS3MDL_PROCESS_OK If a processing step was successfully initiated (e.g., a DMA transfer started)
  * or successfully completed, and the state machine can progress.
  */

LIS3MDL_Process_Status_t lis3mdl_process(LIS3MDL_Device *devices, uint8_t num_of_devices, volatile uint8_t *spi_cplt_flag){
 800314c:	b590      	push	{r4, r7, lr}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	230b      	movs	r3, #11
 8003158:	18fb      	adds	r3, r7, r3
 800315a:	1c0a      	adds	r2, r1, #0
 800315c:	701a      	strb	r2, [r3, #0]
	if(devices == NULL)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <lis3mdl_process+0x1c>
		return LIS3MDL_PROCESS_ERROR;
 8003164:	2303      	movs	r3, #3
 8003166:	e199      	b.n	800349c <lis3mdl_process+0x350>

	static int dev_index = 0;
	if(dev_index == 0){
 8003168:	4bce      	ldr	r3, [pc, #824]	@ (80034a4 <lis3mdl_process+0x358>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10a      	bne.n	8003186 <lis3mdl_process+0x3a>
		dev_index = get_first_non_idling_device_index(devices, num_of_devices);
 8003170:	230b      	movs	r3, #11
 8003172:	18fb      	adds	r3, r7, r3
 8003174:	781a      	ldrb	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	0011      	movs	r1, r2
 800317a:	0018      	movs	r0, r3
 800317c:	f000 fa84 	bl	8003688 <get_first_non_idling_device_index>
 8003180:	0002      	movs	r2, r0
 8003182:	4bc8      	ldr	r3, [pc, #800]	@ (80034a4 <lis3mdl_process+0x358>)
 8003184:	601a      	str	r2, [r3, #0]
	}

	if(dev_index < 0){
 8003186:	4bc7      	ldr	r3, [pc, #796]	@ (80034a4 <lis3mdl_process+0x358>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	da04      	bge.n	8003198 <lis3mdl_process+0x4c>
		dev_index = 0;
 800318e:	4bc5      	ldr	r3, [pc, #788]	@ (80034a4 <lis3mdl_process+0x358>)
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
		return LIS3MDL_PROCESS_ALL_DEVICES_IDLING;
 8003194:	2301      	movs	r3, #1
 8003196:	e181      	b.n	800349c <lis3mdl_process+0x350>
	}

	static uint8_t spi_transaction_started = 0;

	if(spi_transaction_started){
 8003198:	4bc3      	ldr	r3, [pc, #780]	@ (80034a8 <lis3mdl_process+0x35c>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d047      	beq.n	8003230 <lis3mdl_process+0xe4>
		if(!*spi_cplt_flag)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <lis3mdl_process+0x62>
			return LIS3MDL_PROCESS_WAITING_FOR_SPI_CPLT;
 80031aa:	2302      	movs	r3, #2
 80031ac:	e176      	b.n	800349c <lis3mdl_process+0x350>
		*spi_cplt_flag = 0;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	701a      	strb	r2, [r3, #0]

		if(lis3mdl_change_state_due_to_spi_cplt(&devices[dev_index].process_state) == LIS3MDL_STATE_CHANGE_INVALID_CHANGE)
 80031b4:	4bbb      	ldr	r3, [pc, #748]	@ (80034a4 <lis3mdl_process+0x358>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	001a      	movs	r2, r3
 80031ba:	232c      	movs	r3, #44	@ 0x2c
 80031bc:	4353      	muls	r3, r2
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	18d3      	adds	r3, r2, r3
 80031c2:	330f      	adds	r3, #15
 80031c4:	0018      	movs	r0, r3
 80031c6:	f000 fdf1 	bl	8003dac <lis3mdl_change_state_due_to_spi_cplt>
 80031ca:	0003      	movs	r3, r0
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d101      	bne.n	80031d4 <lis3mdl_process+0x88>
			return LIS3MDL_PROCESS_ERROR;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e163      	b.n	800349c <lis3mdl_process+0x350>

		if(devices[dev_index].process_state != LIS3MDL_WRITING_DATA && devices[dev_index].process_state != LIS3MDL_READING_DATA){
 80031d4:	4bb3      	ldr	r3, [pc, #716]	@ (80034a4 <lis3mdl_process+0x358>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	001a      	movs	r2, r3
 80031da:	232c      	movs	r3, #44	@ 0x2c
 80031dc:	4353      	muls	r3, r2
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	18d3      	adds	r3, r2, r3
 80031e2:	7bdb      	ldrb	r3, [r3, #15]
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d01b      	beq.n	8003220 <lis3mdl_process+0xd4>
 80031e8:	4bae      	ldr	r3, [pc, #696]	@ (80034a4 <lis3mdl_process+0x358>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	001a      	movs	r2, r3
 80031ee:	232c      	movs	r3, #44	@ 0x2c
 80031f0:	4353      	muls	r3, r2
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	18d3      	adds	r3, r2, r3
 80031f6:	7bdb      	ldrb	r3, [r3, #15]
 80031f8:	2b07      	cmp	r3, #7
 80031fa:	d011      	beq.n	8003220 <lis3mdl_process+0xd4>
			devices[dev_index].cs_gpio_port_handle->BSRR = devices[dev_index].cs_pin; // Pulling CS High
 80031fc:	4ba9      	ldr	r3, [pc, #676]	@ (80034a4 <lis3mdl_process+0x358>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	001a      	movs	r2, r3
 8003202:	232c      	movs	r3, #44	@ 0x2c
 8003204:	4353      	muls	r3, r2
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	18d3      	adds	r3, r2, r3
 800320a:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 800320c:	4ba5      	ldr	r3, [pc, #660]	@ (80034a4 <lis3mdl_process+0x358>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	001a      	movs	r2, r3
 8003212:	232c      	movs	r3, #44	@ 0x2c
 8003214:	4353      	muls	r3, r2
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	18d3      	adds	r3, r2, r3
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	000a      	movs	r2, r1
 800321e:	619a      	str	r2, [r3, #24]
		}

		spi_transaction_started = 0;
 8003220:	4ba1      	ldr	r3, [pc, #644]	@ (80034a8 <lis3mdl_process+0x35c>)
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
		dev_index = 0;
 8003226:	4b9f      	ldr	r3, [pc, #636]	@ (80034a4 <lis3mdl_process+0x358>)
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
		return LIS3MDL_PROCESS_OK;
 800322c:	2300      	movs	r3, #0
 800322e:	e135      	b.n	800349c <lis3mdl_process+0x350>
	}

	// If spi_transaction was not started
	devices[dev_index].cs_gpio_port_handle->BSRR = (devices[dev_index].cs_pin) << 16; // Pulling CS Low
 8003230:	4b9c      	ldr	r3, [pc, #624]	@ (80034a4 <lis3mdl_process+0x358>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	001a      	movs	r2, r3
 8003236:	232c      	movs	r3, #44	@ 0x2c
 8003238:	4353      	muls	r3, r2
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	18d3      	adds	r3, r2, r3
 800323e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003240:	0019      	movs	r1, r3
 8003242:	4b98      	ldr	r3, [pc, #608]	@ (80034a4 <lis3mdl_process+0x358>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	001a      	movs	r2, r3
 8003248:	232c      	movs	r3, #44	@ 0x2c
 800324a:	4353      	muls	r3, r2
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	18d3      	adds	r3, r2, r3
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	040a      	lsls	r2, r1, #16
 8003254:	619a      	str	r2, [r3, #24]
	spi_transaction_started = 1;
 8003256:	4b94      	ldr	r3, [pc, #592]	@ (80034a8 <lis3mdl_process+0x35c>)
 8003258:	2201      	movs	r2, #1
 800325a:	701a      	strb	r2, [r3, #0]
	uint8_t tx[7] = {0};
 800325c:	2310      	movs	r3, #16
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	0018      	movs	r0, r3
 8003262:	2307      	movs	r3, #7
 8003264:	001a      	movs	r2, r3
 8003266:	2100      	movs	r1, #0
 8003268:	f000 fdd6 	bl	8003e18 <memset>
	switch(devices[dev_index].process_state){
 800326c:	4b8d      	ldr	r3, [pc, #564]	@ (80034a4 <lis3mdl_process+0x358>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	001a      	movs	r2, r3
 8003272:	232c      	movs	r3, #44	@ 0x2c
 8003274:	4353      	muls	r3, r2
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	18d3      	adds	r3, r2, r3
 800327a:	7bdb      	ldrb	r3, [r3, #15]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d900      	bls.n	8003282 <lis3mdl_process+0x136>
 8003280:	e10b      	b.n	800349a <lis3mdl_process+0x34e>
 8003282:	009a      	lsls	r2, r3, #2
 8003284:	4b89      	ldr	r3, [pc, #548]	@ (80034ac <lis3mdl_process+0x360>)
 8003286:	18d3      	adds	r3, r2, r3
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	469f      	mov	pc, r3
	case LIS3MDL_RESETTING_REGISTERS:
		tx[0] = LIS3MDL_CTRL_REG2_ADDR;
 800328c:	2110      	movs	r1, #16
 800328e:	187b      	adds	r3, r7, r1
 8003290:	2221      	movs	r2, #33	@ 0x21
 8003292:	701a      	strb	r2, [r3, #0]
		tx[1] = LIS3MDL_REBOOT;
 8003294:	187b      	adds	r3, r7, r1
 8003296:	2208      	movs	r2, #8
 8003298:	705a      	strb	r2, [r3, #1]
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,tx, 2) != HAL_OK)
 800329a:	4b82      	ldr	r3, [pc, #520]	@ (80034a4 <lis3mdl_process+0x358>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	001a      	movs	r2, r3
 80032a0:	232c      	movs	r3, #44	@ 0x2c
 80032a2:	4353      	muls	r3, r2
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	18d3      	adds	r3, r2, r3
 80032a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032aa:	1879      	adds	r1, r7, r1
 80032ac:	2202      	movs	r2, #2
 80032ae:	0018      	movs	r0, r3
 80032b0:	f7fe ff0c 	bl	80020cc <HAL_SPI_Transmit_DMA>
 80032b4:	1e03      	subs	r3, r0, #0
 80032b6:	d001      	beq.n	80032bc <lis3mdl_process+0x170>
			return LIS3MDL_PROCESS_ERROR;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e0ef      	b.n	800349c <lis3mdl_process+0x350>
		return LIS3MDL_PROCESS_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	e0ed      	b.n	800349c <lis3mdl_process+0x350>
	case LIS3MDL_INITIALIZING_OFFSET_REGS:
		tx[0] = LIS3MDL_OFFSET_X_REG_L_M_ADDR | LIS3MDL_MD_BIT;
 80032c0:	2410      	movs	r4, #16
 80032c2:	193b      	adds	r3, r7, r4
 80032c4:	2245      	movs	r2, #69	@ 0x45
 80032c6:	701a      	strb	r2, [r3, #0]
		memcpy(tx + 1, devices[dev_index].config_regs.offsets, 6);
 80032c8:	193b      	adds	r3, r7, r4
 80032ca:	3301      	adds	r3, #1
 80032cc:	4a75      	ldr	r2, [pc, #468]	@ (80034a4 <lis3mdl_process+0x358>)
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	0011      	movs	r1, r2
 80032d2:	222c      	movs	r2, #44	@ 0x2c
 80032d4:	434a      	muls	r2, r1
 80032d6:	68f9      	ldr	r1, [r7, #12]
 80032d8:	188a      	adds	r2, r1, r2
 80032da:	0011      	movs	r1, r2
 80032dc:	2206      	movs	r2, #6
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 fdc6 	bl	8003e70 <memcpy>
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,tx, 7) != HAL_OK)
 80032e4:	4b6f      	ldr	r3, [pc, #444]	@ (80034a4 <lis3mdl_process+0x358>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	001a      	movs	r2, r3
 80032ea:	232c      	movs	r3, #44	@ 0x2c
 80032ec:	4353      	muls	r3, r2
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	18d3      	adds	r3, r2, r3
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	1939      	adds	r1, r7, r4
 80032f6:	2207      	movs	r2, #7
 80032f8:	0018      	movs	r0, r3
 80032fa:	f7fe fee7 	bl	80020cc <HAL_SPI_Transmit_DMA>
 80032fe:	1e03      	subs	r3, r0, #0
 8003300:	d001      	beq.n	8003306 <lis3mdl_process+0x1ba>
			return LIS3MDL_PROCESS_ERROR;
 8003302:	2303      	movs	r3, #3
 8003304:	e0ca      	b.n	800349c <lis3mdl_process+0x350>
		HAL_Delay(8); // Magic wait time, don't delete and don't ask
 8003306:	2008      	movs	r0, #8
 8003308:	f7fd fb50 	bl	80009ac <HAL_Delay>
		return LIS3MDL_PROCESS_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	e0c5      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_INITIALIZING_CTRL_REGS:
		tx[0] = LIS3MDL_CTRL_REG1_ADDR | LIS3MDL_MD_BIT;
 8003310:	2410      	movs	r4, #16
 8003312:	193b      	adds	r3, r7, r4
 8003314:	2260      	movs	r2, #96	@ 0x60
 8003316:	701a      	strb	r2, [r3, #0]
		memcpy(tx + 1, devices[dev_index].config_regs.ctrls, 5);
 8003318:	193b      	adds	r3, r7, r4
 800331a:	3301      	adds	r3, #1
 800331c:	4a61      	ldr	r2, [pc, #388]	@ (80034a4 <lis3mdl_process+0x358>)
 800331e:	6812      	ldr	r2, [r2, #0]
 8003320:	0011      	movs	r1, r2
 8003322:	222c      	movs	r2, #44	@ 0x2c
 8003324:	434a      	muls	r2, r1
 8003326:	68f9      	ldr	r1, [r7, #12]
 8003328:	188a      	adds	r2, r1, r2
 800332a:	1d91      	adds	r1, r2, #6
 800332c:	2205      	movs	r2, #5
 800332e:	0018      	movs	r0, r3
 8003330:	f000 fd9e 	bl	8003e70 <memcpy>
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,tx, 6) != HAL_OK)
 8003334:	4b5b      	ldr	r3, [pc, #364]	@ (80034a4 <lis3mdl_process+0x358>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	001a      	movs	r2, r3
 800333a:	232c      	movs	r3, #44	@ 0x2c
 800333c:	4353      	muls	r3, r2
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	18d3      	adds	r3, r2, r3
 8003342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003344:	1939      	adds	r1, r7, r4
 8003346:	2206      	movs	r2, #6
 8003348:	0018      	movs	r0, r3
 800334a:	f7fe febf 	bl	80020cc <HAL_SPI_Transmit_DMA>
 800334e:	1e03      	subs	r3, r0, #0
 8003350:	d001      	beq.n	8003356 <lis3mdl_process+0x20a>
			return LIS3MDL_PROCESS_ERROR;
 8003352:	2303      	movs	r3, #3
 8003354:	e0a2      	b.n	800349c <lis3mdl_process+0x350>
		HAL_Delay(8); // Magic wait time, don't delete and don't ask
 8003356:	2008      	movs	r0, #8
 8003358:	f7fd fb28 	bl	80009ac <HAL_Delay>
		return LIS3MDL_PROCESS_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	e09d      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_INITIALIZING_INT_REGS:
		tx[0] = LIS3MDL_INT_CFG_REG_ADDR| LIS3MDL_MD_BIT;
 8003360:	2410      	movs	r4, #16
 8003362:	193b      	adds	r3, r7, r4
 8003364:	2270      	movs	r2, #112	@ 0x70
 8003366:	701a      	strb	r2, [r3, #0]
		memcpy(tx + 1, devices[dev_index].config_regs.ints, 4);
 8003368:	193b      	adds	r3, r7, r4
 800336a:	3301      	adds	r3, #1
 800336c:	4a4d      	ldr	r2, [pc, #308]	@ (80034a4 <lis3mdl_process+0x358>)
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	0011      	movs	r1, r2
 8003372:	222c      	movs	r2, #44	@ 0x2c
 8003374:	434a      	muls	r2, r1
 8003376:	68f9      	ldr	r1, [r7, #12]
 8003378:	188a      	adds	r2, r1, r2
 800337a:	320b      	adds	r2, #11
 800337c:	0011      	movs	r1, r2
 800337e:	2204      	movs	r2, #4
 8003380:	0018      	movs	r0, r3
 8003382:	f000 fd75 	bl	8003e70 <memcpy>
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,tx, 5) != HAL_OK)
 8003386:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <lis3mdl_process+0x358>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	001a      	movs	r2, r3
 800338c:	232c      	movs	r3, #44	@ 0x2c
 800338e:	4353      	muls	r3, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	18d3      	adds	r3, r2, r3
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	1939      	adds	r1, r7, r4
 8003398:	2205      	movs	r2, #5
 800339a:	0018      	movs	r0, r3
 800339c:	f7fe fe96 	bl	80020cc <HAL_SPI_Transmit_DMA>
 80033a0:	1e03      	subs	r3, r0, #0
 80033a2:	d001      	beq.n	80033a8 <lis3mdl_process+0x25c>
			return LIS3MDL_PROCESS_ERROR;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e079      	b.n	800349c <lis3mdl_process+0x350>
		HAL_Delay(8); // Magic wait time, don't delete and don't ask
 80033a8:	2008      	movs	r0, #8
 80033aa:	f7fd faff 	bl	80009ac <HAL_Delay>
		return LIS3MDL_PROCESS_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	e074      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_SENDING_ADDRESS_TO_WRITE_TO:
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,&devices[dev_index].reg_addr, 1) != HAL_OK)
 80033b2:	4b3c      	ldr	r3, [pc, #240]	@ (80034a4 <lis3mdl_process+0x358>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	001a      	movs	r2, r3
 80033b8:	232c      	movs	r3, #44	@ 0x2c
 80033ba:	4353      	muls	r3, r2
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	18d3      	adds	r3, r2, r3
 80033c0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80033c2:	4b38      	ldr	r3, [pc, #224]	@ (80034a4 <lis3mdl_process+0x358>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	001a      	movs	r2, r3
 80033c8:	232c      	movs	r3, #44	@ 0x2c
 80033ca:	4353      	muls	r3, r2
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	18d3      	adds	r3, r2, r3
 80033d0:	3311      	adds	r3, #17
 80033d2:	2201      	movs	r2, #1
 80033d4:	0019      	movs	r1, r3
 80033d6:	f7fe fe79 	bl	80020cc <HAL_SPI_Transmit_DMA>
 80033da:	1e03      	subs	r3, r0, #0
 80033dc:	d001      	beq.n	80033e2 <lis3mdl_process+0x296>
					return LIS3MDL_PROCESS_ERROR;
 80033de:	2303      	movs	r3, #3
 80033e0:	e05c      	b.n	800349c <lis3mdl_process+0x350>
		return LIS3MDL_PROCESS_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e05a      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_SENDING_ADDRESS_TO_READ_FROM:
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,&devices[dev_index].reg_addr, 1) != HAL_OK)
 80033e6:	4b2f      	ldr	r3, [pc, #188]	@ (80034a4 <lis3mdl_process+0x358>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	001a      	movs	r2, r3
 80033ec:	232c      	movs	r3, #44	@ 0x2c
 80033ee:	4353      	muls	r3, r2
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	18d3      	adds	r3, r2, r3
 80033f4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80033f6:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <lis3mdl_process+0x358>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	001a      	movs	r2, r3
 80033fc:	232c      	movs	r3, #44	@ 0x2c
 80033fe:	4353      	muls	r3, r2
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	18d3      	adds	r3, r2, r3
 8003404:	3311      	adds	r3, #17
 8003406:	2201      	movs	r2, #1
 8003408:	0019      	movs	r1, r3
 800340a:	f7fe fe5f 	bl	80020cc <HAL_SPI_Transmit_DMA>
 800340e:	1e03      	subs	r3, r0, #0
 8003410:	d001      	beq.n	8003416 <lis3mdl_process+0x2ca>
			return LIS3MDL_PROCESS_ERROR;
 8003412:	2303      	movs	r3, #3
 8003414:	e042      	b.n	800349c <lis3mdl_process+0x350>
		return LIS3MDL_PROCESS_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e040      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_WRITING_DATA:
		tx[0] = devices[dev_index].tx[0];
 800341a:	4b22      	ldr	r3, [pc, #136]	@ (80034a4 <lis3mdl_process+0x358>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	001a      	movs	r2, r3
 8003420:	232c      	movs	r3, #44	@ 0x2c
 8003422:	4353      	muls	r3, r2
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	18d3      	adds	r3, r2, r3
 8003428:	7c9a      	ldrb	r2, [r3, #18]
 800342a:	2110      	movs	r1, #16
 800342c:	187b      	adds	r3, r7, r1
 800342e:	701a      	strb	r2, [r3, #0]
		if(HAL_SPI_Transmit_DMA(devices[dev_index].hspi,tx, 1) != HAL_OK)
 8003430:	4b1c      	ldr	r3, [pc, #112]	@ (80034a4 <lis3mdl_process+0x358>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	001a      	movs	r2, r3
 8003436:	232c      	movs	r3, #44	@ 0x2c
 8003438:	4353      	muls	r3, r2
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	18d3      	adds	r3, r2, r3
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	1879      	adds	r1, r7, r1
 8003442:	2201      	movs	r2, #1
 8003444:	0018      	movs	r0, r3
 8003446:	f7fe fe41 	bl	80020cc <HAL_SPI_Transmit_DMA>
 800344a:	1e03      	subs	r3, r0, #0
 800344c:	d001      	beq.n	8003452 <lis3mdl_process+0x306>
					return LIS3MDL_PROCESS_ERROR;
 800344e:	2303      	movs	r3, #3
 8003450:	e024      	b.n	800349c <lis3mdl_process+0x350>
		return LIS3MDL_PROCESS_OK;
 8003452:	2300      	movs	r3, #0
 8003454:	e022      	b.n	800349c <lis3mdl_process+0x350>

	case LIS3MDL_READING_DATA:
		if(HAL_SPI_Receive_DMA(devices[dev_index].hspi,devices[dev_index].rx, devices[dev_index].data_size) != HAL_OK)
 8003456:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <lis3mdl_process+0x358>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	001a      	movs	r2, r3
 800345c:	232c      	movs	r3, #44	@ 0x2c
 800345e:	4353      	muls	r3, r2
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	18d3      	adds	r3, r2, r3
 8003464:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003466:	4b0f      	ldr	r3, [pc, #60]	@ (80034a4 <lis3mdl_process+0x358>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	001a      	movs	r2, r3
 800346c:	232c      	movs	r3, #44	@ 0x2c
 800346e:	4353      	muls	r3, r2
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	18d3      	adds	r3, r2, r3
 8003474:	3318      	adds	r3, #24
 8003476:	0019      	movs	r1, r3
 8003478:	4b0a      	ldr	r3, [pc, #40]	@ (80034a4 <lis3mdl_process+0x358>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	001a      	movs	r2, r3
 800347e:	232c      	movs	r3, #44	@ 0x2c
 8003480:	4353      	muls	r3, r2
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	18d3      	adds	r3, r2, r3
 8003486:	7f9b      	ldrb	r3, [r3, #30]
 8003488:	001a      	movs	r2, r3
 800348a:	f7fe fed5 	bl	8002238 <HAL_SPI_Receive_DMA>
 800348e:	1e03      	subs	r3, r0, #0
 8003490:	d001      	beq.n	8003496 <lis3mdl_process+0x34a>
			return LIS3MDL_PROCESS_ERROR;
 8003492:	2303      	movs	r3, #3
 8003494:	e002      	b.n	800349c <lis3mdl_process+0x350>
		return LIS3MDL_PROCESS_OK;
 8003496:	2300      	movs	r3, #0
 8003498:	e000      	b.n	800349c <lis3mdl_process+0x350>

	default:
		return LIS3MDL_PROCESS_ERROR;
 800349a:	2303      	movs	r3, #3
	}

	return LIS3MDL_PROCESS_ERROR;
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b007      	add	sp, #28
 80034a2:	bd90      	pop	{r4, r7, pc}
 80034a4:	20000170 	.word	0x20000170
 80034a8:	20000174 	.word	0x20000174
 80034ac:	08003eb8 	.word	0x08003eb8

080034b0 <lis3mdl_get_magnetic_data>:
  * for the `lis3mdl_process` to complete the underlying SPI transaction).
  * @retval LIS3MDL_DATA_AVAILABLE If magnetic data has been successfully retrieved and
  * parsed into the `results` structure. The process then resets to start a new status check.
  */

LIS3MDL_Data_Retrieval_State_t lis3mdl_get_magnetic_data(LIS3MDL_Device *devices, uint8_t num_of_devices, uint8_t dev_index, LIS3MDL_Magnetic_Data_t *results){
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af02      	add	r7, sp, #8
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	0008      	movs	r0, r1
 80034ba:	0011      	movs	r1, r2
 80034bc:	607b      	str	r3, [r7, #4]
 80034be:	230b      	movs	r3, #11
 80034c0:	18fb      	adds	r3, r7, r3
 80034c2:	1c02      	adds	r2, r0, #0
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	230a      	movs	r3, #10
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	1c0a      	adds	r2, r1, #0
 80034cc:	701a      	strb	r2, [r3, #0]
	if(devices == NULL || results == NULL){
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <lis3mdl_get_magnetic_data+0x2a>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <lis3mdl_get_magnetic_data+0x2e>
		return LIS3MDL_DATA_RETRIEVAL_ERROR;
 80034da:	2305      	movs	r3, #5
 80034dc:	e0d0      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
	}

	switch(devices[dev_index].data_retrieval_state){
 80034de:	230a      	movs	r3, #10
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	222c      	movs	r2, #44	@ 0x2c
 80034e6:	4353      	muls	r3, r2
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	18d3      	adds	r3, r2, r3
 80034ec:	7c1b      	ldrb	r3, [r3, #16]
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d100      	bne.n	80034f4 <lis3mdl_get_magnetic_data+0x44>
 80034f2:	e06b      	b.n	80035cc <lis3mdl_get_magnetic_data+0x11c>
 80034f4:	dd00      	ble.n	80034f8 <lis3mdl_get_magnetic_data+0x48>
 80034f6:	e0c2      	b.n	800367e <lis3mdl_get_magnetic_data+0x1ce>
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d04d      	beq.n	8003598 <lis3mdl_get_magnetic_data+0xe8>
 80034fc:	dd00      	ble.n	8003500 <lis3mdl_get_magnetic_data+0x50>
 80034fe:	e0be      	b.n	800367e <lis3mdl_get_magnetic_data+0x1ce>
 8003500:	2b01      	cmp	r3, #1
 8003502:	d002      	beq.n	800350a <lis3mdl_get_magnetic_data+0x5a>
 8003504:	2b02      	cmp	r3, #2
 8003506:	d01a      	beq.n	800353e <lis3mdl_get_magnetic_data+0x8e>
 8003508:	e0b9      	b.n	800367e <lis3mdl_get_magnetic_data+0x1ce>
	case LIS3MDL_STARTING_STATUS_CHECK:
		if(lis3mdl_read_reg(devices, num_of_devices, dev_index, LIS3MDL_STATUS_REG_ADDR, 1) == HAL_OK){
 800350a:	240a      	movs	r4, #10
 800350c:	193b      	adds	r3, r7, r4
 800350e:	781a      	ldrb	r2, [r3, #0]
 8003510:	230b      	movs	r3, #11
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	7819      	ldrb	r1, [r3, #0]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	2301      	movs	r3, #1
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	2327      	movs	r3, #39	@ 0x27
 800351e:	f000 f8db 	bl	80036d8 <lis3mdl_read_reg>
 8003522:	1e03      	subs	r3, r0, #0
 8003524:	d109      	bne.n	800353a <lis3mdl_get_magnetic_data+0x8a>
			devices[dev_index].data_retrieval_state = LIS3MDL_STATUS_CHECK_IN_PROGRESS;
 8003526:	193b      	adds	r3, r7, r4
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	222c      	movs	r2, #44	@ 0x2c
 800352c:	4353      	muls	r3, r2
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	18d3      	adds	r3, r2, r3
 8003532:	2202      	movs	r2, #2
 8003534:	741a      	strb	r2, [r3, #16]
			return LIS3MDL_STATUS_CHECK_IN_PROGRESS;
 8003536:	2302      	movs	r3, #2
 8003538:	e0a2      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
		}
		return LIS3MDL_STARTING_STATUS_CHECK;
 800353a:	2301      	movs	r3, #1
 800353c:	e0a0      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>

	case LIS3MDL_STATUS_CHECK_IN_PROGRESS:
		if(get_first_non_idling_device_index(devices, num_of_devices) < 0){ // Every device is idling including this one
 800353e:	230b      	movs	r3, #11
 8003540:	18fb      	adds	r3, r7, r3
 8003542:	781a      	ldrb	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	0011      	movs	r1, r2
 8003548:	0018      	movs	r0, r3
 800354a:	f000 f89d 	bl	8003688 <get_first_non_idling_device_index>
 800354e:	1e03      	subs	r3, r0, #0
 8003550:	da20      	bge.n	8003594 <lis3mdl_get_magnetic_data+0xe4>
			if(devices[dev_index].rx[0] & LIS3MDL_ZYXDA){ // Data available bit from status register
 8003552:	210a      	movs	r1, #10
 8003554:	187b      	adds	r3, r7, r1
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	222c      	movs	r2, #44	@ 0x2c
 800355a:	4353      	muls	r3, r2
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	18d3      	adds	r3, r2, r3
 8003560:	7e1b      	ldrb	r3, [r3, #24]
 8003562:	001a      	movs	r2, r3
 8003564:	2308      	movs	r3, #8
 8003566:	4013      	ands	r3, r2
 8003568:	d009      	beq.n	800357e <lis3mdl_get_magnetic_data+0xce>
				devices[dev_index].data_retrieval_state = LIS3MDL_STARTING_DATA_RETRIEVAL;
 800356a:	187b      	adds	r3, r7, r1
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	222c      	movs	r2, #44	@ 0x2c
 8003570:	4353      	muls	r3, r2
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	18d3      	adds	r3, r2, r3
 8003576:	2203      	movs	r2, #3
 8003578:	741a      	strb	r2, [r3, #16]
				return LIS3MDL_STARTING_DATA_RETRIEVAL;
 800357a:	2303      	movs	r3, #3
 800357c:	e080      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
			}
			devices[dev_index].data_retrieval_state = LIS3MDL_STARTING_STATUS_CHECK; // Data is not yet available reread the status reg until it is available
 800357e:	230a      	movs	r3, #10
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	222c      	movs	r2, #44	@ 0x2c
 8003586:	4353      	muls	r3, r2
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	18d3      	adds	r3, r2, r3
 800358c:	2201      	movs	r2, #1
 800358e:	741a      	strb	r2, [r3, #16]
			return LIS3MDL_STARTING_STATUS_CHECK;
 8003590:	2301      	movs	r3, #1
 8003592:	e075      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
		}
		return LIS3MDL_STATUS_CHECK_IN_PROGRESS;
 8003594:	2302      	movs	r3, #2
 8003596:	e073      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>

	case LIS3MDL_STARTING_DATA_RETRIEVAL:
		if(lis3mdl_read_reg(devices, num_of_devices, dev_index, LIS3MDL_OUT_X_L_ADDR, 6) == HAL_OK){
 8003598:	240a      	movs	r4, #10
 800359a:	193b      	adds	r3, r7, r4
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	230b      	movs	r3, #11
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	7819      	ldrb	r1, [r3, #0]
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	2306      	movs	r3, #6
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	2329      	movs	r3, #41	@ 0x29
 80035ac:	f000 f894 	bl	80036d8 <lis3mdl_read_reg>
 80035b0:	1e03      	subs	r3, r0, #0
 80035b2:	d109      	bne.n	80035c8 <lis3mdl_get_magnetic_data+0x118>
			devices[dev_index].data_retrieval_state = LIS3MDL_DATA_RETRIEVAL_IN_PROGRESS;
 80035b4:	193b      	adds	r3, r7, r4
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	222c      	movs	r2, #44	@ 0x2c
 80035ba:	4353      	muls	r3, r2
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	18d3      	adds	r3, r2, r3
 80035c0:	2204      	movs	r2, #4
 80035c2:	741a      	strb	r2, [r3, #16]
			return LIS3MDL_DATA_RETRIEVAL_IN_PROGRESS;
 80035c4:	2304      	movs	r3, #4
 80035c6:	e05b      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
		}
		return LIS3MDL_STARTING_DATA_RETRIEVAL;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e059      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>

	case LIS3MDL_DATA_RETRIEVAL_IN_PROGRESS:
		if(get_first_non_idling_device_index(devices, num_of_devices) < 0){ // Every device is idling including this one
 80035cc:	230b      	movs	r3, #11
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	781a      	ldrb	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	0011      	movs	r1, r2
 80035d6:	0018      	movs	r0, r3
 80035d8:	f000 f856 	bl	8003688 <get_first_non_idling_device_index>
 80035dc:	1e03      	subs	r3, r0, #0
 80035de:	da4c      	bge.n	800367a <lis3mdl_get_magnetic_data+0x1ca>
			results->x = (devices[dev_index].rx[0]) | (devices[dev_index].rx[1] << 8);
 80035e0:	200a      	movs	r0, #10
 80035e2:	183b      	adds	r3, r7, r0
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	222c      	movs	r2, #44	@ 0x2c
 80035e8:	4353      	muls	r3, r2
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	18d3      	adds	r3, r2, r3
 80035ee:	7e1b      	ldrb	r3, [r3, #24]
 80035f0:	b21a      	sxth	r2, r3
 80035f2:	183b      	adds	r3, r7, r0
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	212c      	movs	r1, #44	@ 0x2c
 80035f8:	434b      	muls	r3, r1
 80035fa:	68f9      	ldr	r1, [r7, #12]
 80035fc:	18cb      	adds	r3, r1, r3
 80035fe:	7e5b      	ldrb	r3, [r3, #25]
 8003600:	b21b      	sxth	r3, r3
 8003602:	021b      	lsls	r3, r3, #8
 8003604:	b21b      	sxth	r3, r3
 8003606:	4313      	orrs	r3, r2
 8003608:	b21a      	sxth	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	801a      	strh	r2, [r3, #0]
			results->y = (devices[dev_index].rx[2]) | (devices[dev_index].rx[3] << 8);
 800360e:	183b      	adds	r3, r7, r0
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	222c      	movs	r2, #44	@ 0x2c
 8003614:	4353      	muls	r3, r2
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	18d3      	adds	r3, r2, r3
 800361a:	7e9b      	ldrb	r3, [r3, #26]
 800361c:	b21a      	sxth	r2, r3
 800361e:	183b      	adds	r3, r7, r0
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	212c      	movs	r1, #44	@ 0x2c
 8003624:	434b      	muls	r3, r1
 8003626:	68f9      	ldr	r1, [r7, #12]
 8003628:	18cb      	adds	r3, r1, r3
 800362a:	7edb      	ldrb	r3, [r3, #27]
 800362c:	b21b      	sxth	r3, r3
 800362e:	021b      	lsls	r3, r3, #8
 8003630:	b21b      	sxth	r3, r3
 8003632:	4313      	orrs	r3, r2
 8003634:	b21a      	sxth	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	805a      	strh	r2, [r3, #2]
			results->z = (devices[dev_index].rx[4]) | (devices[dev_index].rx[5] << 8);
 800363a:	183b      	adds	r3, r7, r0
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	222c      	movs	r2, #44	@ 0x2c
 8003640:	4353      	muls	r3, r2
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	18d3      	adds	r3, r2, r3
 8003646:	7f1b      	ldrb	r3, [r3, #28]
 8003648:	b21a      	sxth	r2, r3
 800364a:	183b      	adds	r3, r7, r0
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	212c      	movs	r1, #44	@ 0x2c
 8003650:	434b      	muls	r3, r1
 8003652:	68f9      	ldr	r1, [r7, #12]
 8003654:	18cb      	adds	r3, r1, r3
 8003656:	7f5b      	ldrb	r3, [r3, #29]
 8003658:	b21b      	sxth	r3, r3
 800365a:	021b      	lsls	r3, r3, #8
 800365c:	b21b      	sxth	r3, r3
 800365e:	4313      	orrs	r3, r2
 8003660:	b21a      	sxth	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	809a      	strh	r2, [r3, #4]

			devices[dev_index].data_retrieval_state = LIS3MDL_STARTING_STATUS_CHECK;
 8003666:	183b      	adds	r3, r7, r0
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	222c      	movs	r2, #44	@ 0x2c
 800366c:	4353      	muls	r3, r2
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	18d3      	adds	r3, r2, r3
 8003672:	2201      	movs	r2, #1
 8003674:	741a      	strb	r2, [r3, #16]
			return LIS3MDL_DATA_AVAILABLE;
 8003676:	2300      	movs	r3, #0
 8003678:	e002      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
		}
		return LIS3MDL_DATA_RETRIEVAL_IN_PROGRESS;
 800367a:	2304      	movs	r3, #4
 800367c:	e000      	b.n	8003680 <lis3mdl_get_magnetic_data+0x1d0>
	default:
		return LIS3MDL_DATA_RETRIEVAL_ERROR;
 800367e:	2305      	movs	r3, #5
	}

}
 8003680:	0018      	movs	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	b005      	add	sp, #20
 8003686:	bd90      	pop	{r4, r7, pc}

08003688 <get_first_non_idling_device_index>:
  * @retval The zero-based index of the first non-idling device.
  * @retval -1 if all devices in the array are in the `LIS3MDL_IDLE` state,
  * or if the `devices` pointer is NULL.
  */

int get_first_non_idling_device_index(LIS3MDL_Device *devices, uint8_t num_of_devices){
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	000a      	movs	r2, r1
 8003692:	1cfb      	adds	r3, r7, #3
 8003694:	701a      	strb	r2, [r3, #0]
	if(devices == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <get_first_non_idling_device_index+0x1a>
		return -1;
 800369c:	2301      	movs	r3, #1
 800369e:	425b      	negs	r3, r3
 80036a0:	e016      	b.n	80036d0 <get_first_non_idling_device_index+0x48>

	for(int i=0; i<num_of_devices; i++){
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	e00c      	b.n	80036c2 <get_first_non_idling_device_index+0x3a>
		if(devices[i].process_state != LIS3MDL_IDLE)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	222c      	movs	r2, #44	@ 0x2c
 80036ac:	4353      	muls	r3, r2
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	18d3      	adds	r3, r2, r3
 80036b2:	7bdb      	ldrb	r3, [r3, #15]
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d001      	beq.n	80036bc <get_first_non_idling_device_index+0x34>
			return i;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	e009      	b.n	80036d0 <get_first_non_idling_device_index+0x48>
	for(int i=0; i<num_of_devices; i++){
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	3301      	adds	r3, #1
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	1cfb      	adds	r3, r7, #3
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	dbed      	blt.n	80036a8 <get_first_non_idling_device_index+0x20>
	}

	return -1;
 80036cc:	2301      	movs	r3, #1
 80036ce:	425b      	negs	r3, r3
}
 80036d0:	0018      	movs	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b004      	add	sp, #16
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <lis3mdl_read_reg>:
  * invalid `reg` flags, or `size` out of bounds), or if `lis3mdl_clear_data` fails.
  * @retval HAL_BUSY If any LIS3MDL device (including the target `device_index`) is
  * currently busy with another ongoing SPI transaction (i.e., not in `LIS3MDL_IDLE` state).
  */

HAL_StatusTypeDef lis3mdl_read_reg(LIS3MDL_Device *devices, uint8_t num_of_devices, uint8_t device_index, uint8_t reg, uint8_t size){
 80036d8:	b590      	push	{r4, r7, lr}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	000c      	movs	r4, r1
 80036e2:	0010      	movs	r0, r2
 80036e4:	0019      	movs	r1, r3
 80036e6:	1cfb      	adds	r3, r7, #3
 80036e8:	1c22      	adds	r2, r4, #0
 80036ea:	701a      	strb	r2, [r3, #0]
 80036ec:	1cbb      	adds	r3, r7, #2
 80036ee:	1c02      	adds	r2, r0, #0
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	1c7b      	adds	r3, r7, #1
 80036f4:	1c0a      	adds	r2, r1, #0
 80036f6:	701a      	strb	r2, [r3, #0]
	if(devices == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <lis3mdl_read_reg+0x2a>
		return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e064      	b.n	80037cc <lis3mdl_read_reg+0xf4>

	if(get_first_non_idling_device_index(devices, num_of_devices) >= 0)
 8003702:	1cfb      	adds	r3, r7, #3
 8003704:	781a      	ldrb	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	0011      	movs	r1, r2
 800370a:	0018      	movs	r0, r3
 800370c:	f7ff ffbc 	bl	8003688 <get_first_non_idling_device_index>
 8003710:	1e03      	subs	r3, r0, #0
 8003712:	db01      	blt.n	8003718 <lis3mdl_read_reg+0x40>
		return HAL_BUSY;
 8003714:	2302      	movs	r3, #2
 8003716:	e059      	b.n	80037cc <lis3mdl_read_reg+0xf4>

	if((reg & LIS3MDL_READ_BIT) == LIS3MDL_READ_BIT || (reg & LIS3MDL_MD_BIT) == LIS3MDL_MD_BIT)
 8003718:	1c7b      	adds	r3, r7, #1
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	b25b      	sxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	db04      	blt.n	800372c <lis3mdl_read_reg+0x54>
 8003722:	1c7b      	adds	r3, r7, #1
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2240      	movs	r2, #64	@ 0x40
 8003728:	4013      	ands	r3, r2
 800372a:	d001      	beq.n	8003730 <lis3mdl_read_reg+0x58>
		return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e04d      	b.n	80037cc <lis3mdl_read_reg+0xf4>

	if(size < 1 || size > LIS3MDL_BUFFER_SIZE)
 8003730:	2218      	movs	r2, #24
 8003732:	18bb      	adds	r3, r7, r2
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <lis3mdl_read_reg+0x6a>
 800373a:	18bb      	adds	r3, r7, r2
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b06      	cmp	r3, #6
 8003740:	d901      	bls.n	8003746 <lis3mdl_read_reg+0x6e>
		return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e042      	b.n	80037cc <lis3mdl_read_reg+0xf4>

	if(lis3mdl_clear_data(&devices[device_index])!=0)
 8003746:	1cbb      	adds	r3, r7, #2
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	222c      	movs	r2, #44	@ 0x2c
 800374c:	4353      	muls	r3, r2
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	18d3      	adds	r3, r2, r3
 8003752:	0018      	movs	r0, r3
 8003754:	f000 f83e 	bl	80037d4 <lis3mdl_clear_data>
 8003758:	1e03      	subs	r3, r0, #0
 800375a:	d001      	beq.n	8003760 <lis3mdl_read_reg+0x88>
		return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e035      	b.n	80037cc <lis3mdl_read_reg+0xf4>

	devices[device_index].reg_addr = reg | LIS3MDL_READ_BIT;
 8003760:	1cbb      	adds	r3, r7, #2
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	222c      	movs	r2, #44	@ 0x2c
 8003766:	4353      	muls	r3, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	18d3      	adds	r3, r2, r3
 800376c:	1c7a      	adds	r2, r7, #1
 800376e:	7812      	ldrb	r2, [r2, #0]
 8003770:	2180      	movs	r1, #128	@ 0x80
 8003772:	4249      	negs	r1, r1
 8003774:	430a      	orrs	r2, r1
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	745a      	strb	r2, [r3, #17]
	if(size > 1)
 800377a:	2318      	movs	r3, #24
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d910      	bls.n	80037a6 <lis3mdl_read_reg+0xce>
		devices[device_index].reg_addr |= LIS3MDL_MD_BIT;
 8003784:	1cbb      	adds	r3, r7, #2
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	222c      	movs	r2, #44	@ 0x2c
 800378a:	4353      	muls	r3, r2
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	18d3      	adds	r3, r2, r3
 8003790:	7c5a      	ldrb	r2, [r3, #17]
 8003792:	1cbb      	adds	r3, r7, #2
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	212c      	movs	r1, #44	@ 0x2c
 8003798:	434b      	muls	r3, r1
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	18cb      	adds	r3, r1, r3
 800379e:	2140      	movs	r1, #64	@ 0x40
 80037a0:	430a      	orrs	r2, r1
 80037a2:	b2d2      	uxtb	r2, r2
 80037a4:	745a      	strb	r2, [r3, #17]
	devices[device_index].data_size = size;
 80037a6:	1cbb      	adds	r3, r7, #2
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	222c      	movs	r2, #44	@ 0x2c
 80037ac:	4353      	muls	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	18d2      	adds	r2, r2, r3
 80037b2:	2318      	movs	r3, #24
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	7793      	strb	r3, [r2, #30]

	devices[device_index].process_state = LIS3MDL_SENDING_ADDRESS_TO_READ_FROM;
 80037ba:	1cbb      	adds	r3, r7, #2
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	222c      	movs	r2, #44	@ 0x2c
 80037c0:	4353      	muls	r3, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	18d3      	adds	r3, r2, r3
 80037c6:	2205      	movs	r2, #5
 80037c8:	73da      	strb	r2, [r3, #15]

	return HAL_OK;
 80037ca:	2300      	movs	r3, #0

}
 80037cc:	0018      	movs	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	b003      	add	sp, #12
 80037d2:	bd90      	pop	{r4, r7, pc}

080037d4 <lis3mdl_clear_data>:
  *
  * @retval 0 if the data was successfully cleared.
  * @retval 1 if the `device` pointer is NULL.
  */

uint8_t lis3mdl_clear_data(LIS3MDL_Device *device){
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
	if(device == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <lis3mdl_clear_data+0x12>
		return 1;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e014      	b.n	8003810 <lis3mdl_clear_data+0x3c>

	memset(device->tx, 0, LIS3MDL_BUFFER_SIZE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3312      	adds	r3, #18
 80037ea:	2206      	movs	r2, #6
 80037ec:	2100      	movs	r1, #0
 80037ee:	0018      	movs	r0, r3
 80037f0:	f000 fb12 	bl	8003e18 <memset>
	memset(device->rx, 0, LIS3MDL_BUFFER_SIZE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3318      	adds	r3, #24
 80037f8:	2206      	movs	r2, #6
 80037fa:	2100      	movs	r1, #0
 80037fc:	0018      	movs	r0, r3
 80037fe:	f000 fb0b 	bl	8003e18 <memset>
	device->reg_addr = 0;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	745a      	strb	r2, [r3, #17]
	device->data_size = 0;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	779a      	strb	r2, [r3, #30]
	return 0;
 800380e:	2300      	movs	r3, #0
}
 8003810:	0018      	movs	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	b002      	add	sp, #8
 8003816:	bd80      	pop	{r7, pc}

08003818 <lis3mdl_initialize_device_struct>:
  * @param cs_pin GPIO pin number for the Chip Select (CS) pin.
  *
  * @retval 0 on success, 1 on error (e.g., NULL pointer).
  */

uint8_t lis3mdl_initialize_device_struct(LIS3MDL_Device *device, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_gpio_port_handle, uint16_t cs_pin){
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	001a      	movs	r2, r3
 8003826:	1cbb      	adds	r3, r7, #2
 8003828:	801a      	strh	r2, [r3, #0]
	if (device == NULL || hspi == NULL || cs_gpio_port_handle == NULL)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d005      	beq.n	800383c <lis3mdl_initialize_device_struct+0x24>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d002      	beq.n	800383c <lis3mdl_initialize_device_struct+0x24>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <lis3mdl_initialize_device_struct+0x28>
		return 1;
 800383c:	2301      	movs	r3, #1
 800383e:	e024      	b.n	800388a <lis3mdl_initialize_device_struct+0x72>

	device->process_state = LIS3MDL_RESETTING_REGISTERS;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	73da      	strb	r2, [r3, #15]
	device->data_retrieval_state = LIS3MDL_STARTING_STATUS_CHECK;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	741a      	strb	r2, [r3, #16]

	device->reg_addr = 0;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	745a      	strb	r2, [r3, #17]
	device->data_size = 0;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	779a      	strb	r2, [r3, #30]
	memset(device->rx, 0, LIS3MDL_BUFFER_SIZE);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3318      	adds	r3, #24
 800385c:	2206      	movs	r2, #6
 800385e:	2100      	movs	r1, #0
 8003860:	0018      	movs	r0, r3
 8003862:	f000 fad9 	bl	8003e18 <memset>
	memset(device->tx, 0, LIS3MDL_BUFFER_SIZE);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	3312      	adds	r3, #18
 800386a:	2206      	movs	r2, #6
 800386c:	2100      	movs	r1, #0
 800386e:	0018      	movs	r0, r3
 8003870:	f000 fad2 	bl	8003e18 <memset>
	device->hspi = hspi;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	629a      	str	r2, [r3, #40]	@ 0x28
	device->cs_gpio_port_handle = cs_gpio_port_handle;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	621a      	str	r2, [r3, #32]
	device->cs_pin = cs_pin;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1cba      	adds	r2, r7, #2
 8003884:	8812      	ldrh	r2, [r2, #0]
 8003886:	849a      	strh	r2, [r3, #36]	@ 0x24

	return 0;
 8003888:	2300      	movs	r3, #0
}
 800388a:	0018      	movs	r0, r3
 800388c:	46bd      	mov	sp, r7
 800388e:	b004      	add	sp, #16
 8003890:	bd80      	pop	{r7, pc}

08003892 <lis3mdl_setup_config_registers>:
  * @param input_params A structure containing desired initialization parameters (e.g., ODR, Full Scale, etc.).
  *
  * @retval The return value from lis3mdl_put_params_into_registers (0 on success, non-zero on error).
  */

uint8_t lis3mdl_setup_config_registers(LIS3MDL_Device *device, LIS3MDL_Init_Params input_params){
 8003892:	b084      	sub	sp, #16
 8003894:	b5b0      	push	{r4, r5, r7, lr}
 8003896:	b08a      	sub	sp, #40	@ 0x28
 8003898:	af08      	add	r7, sp, #32
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	2004      	movs	r0, #4
 800389e:	2418      	movs	r4, #24
 80038a0:	1900      	adds	r0, r0, r4
 80038a2:	19c0      	adds	r0, r0, r7
 80038a4:	6001      	str	r1, [r0, #0]
 80038a6:	6042      	str	r2, [r0, #4]
 80038a8:	6083      	str	r3, [r0, #8]
	return lis3mdl_put_params_into_registers(input_params, device->config_regs.offsets, device->config_regs.ctrls, device->config_regs.ints);
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	1d99      	adds	r1, r3, #6
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	330b      	adds	r3, #11
 80038b4:	0018      	movs	r0, r3
 80038b6:	2304      	movs	r3, #4
 80038b8:	191b      	adds	r3, r3, r4
 80038ba:	19db      	adds	r3, r3, r7
 80038bc:	9006      	str	r0, [sp, #24]
 80038be:	9105      	str	r1, [sp, #20]
 80038c0:	9204      	str	r2, [sp, #16]
 80038c2:	466a      	mov	r2, sp
 80038c4:	0011      	movs	r1, r2
 80038c6:	001a      	movs	r2, r3
 80038c8:	3210      	adds	r2, #16
 80038ca:	ca31      	ldmia	r2!, {r0, r4, r5}
 80038cc:	c131      	stmia	r1!, {r0, r4, r5}
 80038ce:	6812      	ldr	r2, [r2, #0]
 80038d0:	600a      	str	r2, [r1, #0]
 80038d2:	6818      	ldr	r0, [r3, #0]
 80038d4:	6859      	ldr	r1, [r3, #4]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f000 f86a 	bl	80039b2 <lis3mdl_put_params_into_registers>
 80038de:	0003      	movs	r3, r0
}
 80038e0:	0018      	movs	r0, r3
 80038e2:	46bd      	mov	sp, r7
 80038e4:	b002      	add	sp, #8
 80038e6:	bcb0      	pop	{r4, r5, r7}
 80038e8:	bc08      	pop	{r3}
 80038ea:	b004      	add	sp, #16
 80038ec:	4718      	bx	r3

080038ee <lis3mdl_set_default_params>:
  * @param init_params Pointer to the `LIS3MDL_Init_Params` structure to be initialized.
  *
  * @retval 0 if successful, 1 if `init_params` is NULL.
  */

uint8_t lis3mdl_set_default_params(LIS3MDL_Init_Params *init_params){
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
	if(init_params == NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <lis3mdl_set_default_params+0x12>
		return 1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e054      	b.n	80039aa <lis3mdl_set_default_params+0xbc>

	init_params->offset_x = 0;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	801a      	strh	r2, [r3, #0]
	init_params->offset_y = 0;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	805a      	strh	r2, [r3, #2]
	init_params->offset_z = 0;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	809a      	strh	r2, [r3, #4]

	init_params->temp_en = 0;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	719a      	strb	r2, [r3, #6]
	init_params->xy_operation_mode = LIS3MDL_MEDIUM_PERFORMANCE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	71da      	strb	r2, [r3, #7]
	init_params->output_data_rate = LIS3MDL_ODR_10;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2204      	movs	r2, #4
 8003922:	721a      	strb	r2, [r3, #8]
	init_params->fast_odr = 0;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	725a      	strb	r2, [r3, #9]
	init_params->self_test = 0;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	729a      	strb	r2, [r3, #10]

	init_params->full_scale = LIS3MDL_FULL_SCALE_16_GAUSS;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2203      	movs	r2, #3
 8003934:	72da      	strb	r2, [r3, #11]

	init_params->low_power_mode = 0;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	731a      	strb	r2, [r3, #12]
	init_params->spi_interface_mode = 0;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	735a      	strb	r2, [r3, #13]
	init_params->conversion_mode = LIS3MDL_CONTINIOUS_CONVERSION;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	739a      	strb	r2, [r3, #14]

	init_params->z_operation_mode = LIS3MDL_MEDIUM_PERFORMANCE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	73da      	strb	r2, [r3, #15]

	init_params->fast_read = 0;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	741a      	strb	r2, [r3, #16]
	init_params->block_data_update = 1;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	745a      	strb	r2, [r3, #17]

	init_params->x_interrupt_generation = 0;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	749a      	strb	r2, [r3, #18]
	init_params->y_interrupt_generation = 0;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	74da      	strb	r2, [r3, #19]
	init_params->z_interrupt_generation = 0;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	751a      	strb	r2, [r3, #20]
	init_params->interrupt_active_configuration = 0;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	755a      	strb	r2, [r3, #21]
	init_params->latch_interrupt = 0;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	759a      	strb	r2, [r3, #22]
	init_params->int_pin = 0;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	75da      	strb	r2, [r3, #23]

	init_params->positive_thresh_x_enable = 0;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	761a      	strb	r2, [r3, #24]
	init_params->positive_thresh_y_enable = 0;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	765a      	strb	r2, [r3, #25]
	init_params->positive_thresh_z_enable = 0;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	769a      	strb	r2, [r3, #26]
	init_params->negative_thresh_x_enable = 0;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	76da      	strb	r2, [r3, #27]
	init_params->negative_thresh_y_enable = 0;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
	init_params->negative_thresh_z_enable = 0;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	775a      	strb	r2, [r3, #29]

	init_params->interrupt_threshold = 0;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	83da      	strh	r2, [r3, #30]
	return 0;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	0018      	movs	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b002      	add	sp, #8
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <lis3mdl_put_params_into_registers>:
  * @param int_regs Pointer to a `uint8_t` array of size 4 to store interrupt register bytes (INT_CFG_REG to INT_THS_H_REG).
  *
  * @retval 0 if successful, 1 if any of the output register pointers are NULL.
  */

uint8_t lis3mdl_put_params_into_registers(LIS3MDL_Init_Params init_params, uint8_t *offset_regs, uint8_t *ctrl_regs, uint8_t *int_regs){
 80039b2:	b084      	sub	sp, #16
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	240c      	movs	r4, #12
 80039ba:	193c      	adds	r4, r7, r4
 80039bc:	6020      	str	r0, [r4, #0]
 80039be:	6061      	str	r1, [r4, #4]
 80039c0:	60a2      	str	r2, [r4, #8]
 80039c2:	60e3      	str	r3, [r4, #12]
	if(offset_regs == NULL || ctrl_regs == NULL || int_regs == NULL)
 80039c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <lis3mdl_put_params_into_registers+0x24>
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <lis3mdl_put_params_into_registers+0x24>
 80039d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <lis3mdl_put_params_into_registers+0x28>
		return 1;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e1e1      	b.n	8003d9e <lis3mdl_put_params_into_registers+0x3ec>

	offset_regs[0] = (uint8_t)(init_params.offset_x & 0x00FF);
 80039da:	200c      	movs	r0, #12
 80039dc:	183b      	adds	r3, r7, r0
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e4:	701a      	strb	r2, [r3, #0]
	offset_regs[1] = (uint8_t)((init_params.offset_x & 0xFF00)>>8);
 80039e6:	183b      	adds	r3, r7, r0
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f0:	3301      	adds	r3, #1
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	701a      	strb	r2, [r3, #0]
	offset_regs[2] = (uint8_t)(init_params.offset_y & 0x00FF);
 80039f6:	183b      	adds	r3, r7, r0
 80039f8:	885a      	ldrh	r2, [r3, #2]
 80039fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fc:	3302      	adds	r3, #2
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	701a      	strb	r2, [r3, #0]
	offset_regs[3] = (uint8_t)((init_params.offset_y & 0xFF00)>>8);
 8003a02:	183b      	adds	r3, r7, r0
 8003a04:	885b      	ldrh	r3, [r3, #2]
 8003a06:	0a1b      	lsrs	r3, r3, #8
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a0c:	3303      	adds	r3, #3
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	701a      	strb	r2, [r3, #0]
	offset_regs[4] = (uint8_t)(init_params.offset_z & 0x00FF);
 8003a12:	183b      	adds	r3, r7, r0
 8003a14:	889a      	ldrh	r2, [r3, #4]
 8003a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a18:	3304      	adds	r3, #4
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]
	offset_regs[5] = (uint8_t)((init_params.offset_z & 0xFF00)>>8);
 8003a1e:	183b      	adds	r3, r7, r0
 8003a20:	889b      	ldrh	r3, [r3, #4]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a28:	3305      	adds	r3, #5
 8003a2a:	b2d2      	uxtb	r2, r2
 8003a2c:	701a      	strb	r2, [r3, #0]

	ctrl_regs[0] = 0;
 8003a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]
	ctrl_regs[0] |= (init_params.temp_en << 7) & LIS3MDL_TEMP_EN;
 8003a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b25a      	sxtb	r2, r3
 8003a3a:	183b      	adds	r3, r7, r0
 8003a3c:	799b      	ldrb	r3, [r3, #6]
 8003a3e:	b25b      	sxtb	r3, r3
 8003a40:	01db      	lsls	r3, r3, #7
 8003a42:	b25b      	sxtb	r3, r3
 8003a44:	4313      	orrs	r3, r2
 8003a46:	b25b      	sxtb	r3, r3
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4c:	701a      	strb	r2, [r3, #0]
	ctrl_regs[0] |= (init_params.xy_operation_mode << 5) & LIS3MDL_XY_OPERATING_MODE;
 8003a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	b25a      	sxtb	r2, r3
 8003a54:	183b      	adds	r3, r7, r0
 8003a56:	79db      	ldrb	r3, [r3, #7]
 8003a58:	b25b      	sxtb	r3, r3
 8003a5a:	015b      	lsls	r3, r3, #5
 8003a5c:	b25b      	sxtb	r3, r3
 8003a5e:	2160      	movs	r1, #96	@ 0x60
 8003a60:	400b      	ands	r3, r1
 8003a62:	b25b      	sxtb	r3, r3
 8003a64:	4313      	orrs	r3, r2
 8003a66:	b25b      	sxtb	r3, r3
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6c:	701a      	strb	r2, [r3, #0]
	ctrl_regs[0] |= (init_params.output_data_rate << 2) & LIS3MDL_ODR;
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	b25a      	sxtb	r2, r3
 8003a74:	183b      	adds	r3, r7, r0
 8003a76:	7a1b      	ldrb	r3, [r3, #8]
 8003a78:	b25b      	sxtb	r3, r3
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	b25b      	sxtb	r3, r3
 8003a7e:	211c      	movs	r1, #28
 8003a80:	400b      	ands	r3, r1
 8003a82:	b25b      	sxtb	r3, r3
 8003a84:	4313      	orrs	r3, r2
 8003a86:	b25b      	sxtb	r3, r3
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	701a      	strb	r2, [r3, #0]
	ctrl_regs[0] |= (init_params.fast_odr << 1) & LIS3MDL_FAST_ODR;
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	b25a      	sxtb	r2, r3
 8003a94:	183b      	adds	r3, r7, r0
 8003a96:	7a5b      	ldrb	r3, [r3, #9]
 8003a98:	b25b      	sxtb	r3, r3
 8003a9a:	18db      	adds	r3, r3, r3
 8003a9c:	b25b      	sxtb	r3, r3
 8003a9e:	2102      	movs	r1, #2
 8003aa0:	400b      	ands	r3, r1
 8003aa2:	b25b      	sxtb	r3, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	b25b      	sxtb	r3, r3
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aac:	701a      	strb	r2, [r3, #0]
	ctrl_regs[0] |= (init_params.self_test << 0) & LIS3MDL_SELF_TEST;
 8003aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	b25a      	sxtb	r2, r3
 8003ab4:	183b      	adds	r3, r7, r0
 8003ab6:	7a9b      	ldrb	r3, [r3, #10]
 8003ab8:	b25b      	sxtb	r3, r3
 8003aba:	2101      	movs	r1, #1
 8003abc:	400b      	ands	r3, r1
 8003abe:	b25b      	sxtb	r3, r3
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	b25b      	sxtb	r3, r3
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac8:	701a      	strb	r2, [r3, #0]

	ctrl_regs[1] = 0;
 8003aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003acc:	3301      	adds	r3, #1
 8003ace:	2200      	movs	r2, #0
 8003ad0:	701a      	strb	r2, [r3, #0]
	ctrl_regs[1] |= (init_params.full_scale << 5) & LIS3MDL_FULL_SCALE;
 8003ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b25a      	sxtb	r2, r3
 8003ada:	183b      	adds	r3, r7, r0
 8003adc:	7adb      	ldrb	r3, [r3, #11]
 8003ade:	b25b      	sxtb	r3, r3
 8003ae0:	015b      	lsls	r3, r3, #5
 8003ae2:	b25b      	sxtb	r3, r3
 8003ae4:	2160      	movs	r1, #96	@ 0x60
 8003ae6:	400b      	ands	r3, r1
 8003ae8:	b25b      	sxtb	r3, r3
 8003aea:	4313      	orrs	r3, r2
 8003aec:	b25a      	sxtb	r2, r3
 8003aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af0:	3301      	adds	r3, #1
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	701a      	strb	r2, [r3, #0]

	ctrl_regs[2] = 0;
 8003af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af8:	3302      	adds	r3, #2
 8003afa:	2200      	movs	r2, #0
 8003afc:	701a      	strb	r2, [r3, #0]
	ctrl_regs[2] |= (init_params.low_power_mode << 5) & LIS3MDL_LP;
 8003afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b00:	3302      	adds	r3, #2
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	b25a      	sxtb	r2, r3
 8003b06:	183b      	adds	r3, r7, r0
 8003b08:	7b1b      	ldrb	r3, [r3, #12]
 8003b0a:	b25b      	sxtb	r3, r3
 8003b0c:	015b      	lsls	r3, r3, #5
 8003b0e:	b25b      	sxtb	r3, r3
 8003b10:	2120      	movs	r1, #32
 8003b12:	400b      	ands	r3, r1
 8003b14:	b25b      	sxtb	r3, r3
 8003b16:	4313      	orrs	r3, r2
 8003b18:	b25a      	sxtb	r2, r3
 8003b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b1c:	3302      	adds	r3, #2
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	701a      	strb	r2, [r3, #0]
	ctrl_regs[2] |= (init_params.spi_interface_mode << 2) & LIS3MDL_SIM;
 8003b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b24:	3302      	adds	r3, #2
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	b25a      	sxtb	r2, r3
 8003b2a:	183b      	adds	r3, r7, r0
 8003b2c:	7b5b      	ldrb	r3, [r3, #13]
 8003b2e:	b25b      	sxtb	r3, r3
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	b25b      	sxtb	r3, r3
 8003b34:	2104      	movs	r1, #4
 8003b36:	400b      	ands	r3, r1
 8003b38:	b25b      	sxtb	r3, r3
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	b25a      	sxtb	r2, r3
 8003b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b40:	3302      	adds	r3, #2
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]
	ctrl_regs[2] |= (init_params.conversion_mode << 0) & LIS3MDL_MD;
 8003b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b48:	3302      	adds	r3, #2
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	b25a      	sxtb	r2, r3
 8003b4e:	183b      	adds	r3, r7, r0
 8003b50:	7b9b      	ldrb	r3, [r3, #14]
 8003b52:	b25b      	sxtb	r3, r3
 8003b54:	2103      	movs	r1, #3
 8003b56:	400b      	ands	r3, r1
 8003b58:	b25b      	sxtb	r3, r3
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	b25a      	sxtb	r2, r3
 8003b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b60:	3302      	adds	r3, #2
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	701a      	strb	r2, [r3, #0]

	ctrl_regs[3] = 0;
 8003b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b68:	3303      	adds	r3, #3
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
	ctrl_regs[3] |= (init_params.z_operation_mode << 2) & LIS3MDL_Z_OPERATING_MODE;
 8003b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b70:	3303      	adds	r3, #3
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	b25a      	sxtb	r2, r3
 8003b76:	183b      	adds	r3, r7, r0
 8003b78:	7bdb      	ldrb	r3, [r3, #15]
 8003b7a:	b25b      	sxtb	r3, r3
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	b25b      	sxtb	r3, r3
 8003b80:	210c      	movs	r1, #12
 8003b82:	400b      	ands	r3, r1
 8003b84:	b25b      	sxtb	r3, r3
 8003b86:	4313      	orrs	r3, r2
 8003b88:	b25a      	sxtb	r2, r3
 8003b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8c:	3303      	adds	r3, #3
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	701a      	strb	r2, [r3, #0]

	ctrl_regs[4] = 0;
 8003b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b94:	3304      	adds	r3, #4
 8003b96:	2200      	movs	r2, #0
 8003b98:	701a      	strb	r2, [r3, #0]
	ctrl_regs[4] |= (init_params.fast_read << 7) & LIS3MDL_FAST_READ;
 8003b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	b25a      	sxtb	r2, r3
 8003ba2:	183b      	adds	r3, r7, r0
 8003ba4:	7c1b      	ldrb	r3, [r3, #16]
 8003ba6:	b25b      	sxtb	r3, r3
 8003ba8:	01db      	lsls	r3, r3, #7
 8003baa:	b25b      	sxtb	r3, r3
 8003bac:	4313      	orrs	r3, r2
 8003bae:	b25a      	sxtb	r2, r3
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	b2d2      	uxtb	r2, r2
 8003bb6:	701a      	strb	r2, [r3, #0]
	ctrl_regs[4] |= (init_params.fast_read << 6) & LIS3MDL_BDU;
 8003bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bba:	3304      	adds	r3, #4
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	b25a      	sxtb	r2, r3
 8003bc0:	183b      	adds	r3, r7, r0
 8003bc2:	7c1b      	ldrb	r3, [r3, #16]
 8003bc4:	b25b      	sxtb	r3, r3
 8003bc6:	019b      	lsls	r3, r3, #6
 8003bc8:	b25b      	sxtb	r3, r3
 8003bca:	2140      	movs	r1, #64	@ 0x40
 8003bcc:	400b      	ands	r3, r1
 8003bce:	b25b      	sxtb	r3, r3
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	b25a      	sxtb	r2, r3
 8003bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd6:	3304      	adds	r3, #4
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	701a      	strb	r2, [r3, #0]

	int_regs[0] = 0;
 8003bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.x_interrupt_generation << 7) & LIS3MDL_XIEN;
 8003be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	b25a      	sxtb	r2, r3
 8003be8:	183b      	adds	r3, r7, r0
 8003bea:	7c9b      	ldrb	r3, [r3, #18]
 8003bec:	b25b      	sxtb	r3, r3
 8003bee:	01db      	lsls	r3, r3, #7
 8003bf0:	b25b      	sxtb	r3, r3
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	b25b      	sxtb	r3, r3
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfa:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.y_interrupt_generation << 6) & LIS3MDL_YIEN;
 8003bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	b25a      	sxtb	r2, r3
 8003c02:	183b      	adds	r3, r7, r0
 8003c04:	7cdb      	ldrb	r3, [r3, #19]
 8003c06:	b25b      	sxtb	r3, r3
 8003c08:	019b      	lsls	r3, r3, #6
 8003c0a:	b25b      	sxtb	r3, r3
 8003c0c:	2140      	movs	r1, #64	@ 0x40
 8003c0e:	400b      	ands	r3, r1
 8003c10:	b25b      	sxtb	r3, r3
 8003c12:	4313      	orrs	r3, r2
 8003c14:	b25b      	sxtb	r3, r3
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c1a:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.z_interrupt_generation << 5) & LIS3MDL_YIEN;
 8003c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b25a      	sxtb	r2, r3
 8003c22:	183b      	adds	r3, r7, r0
 8003c24:	7d1b      	ldrb	r3, [r3, #20]
 8003c26:	b25b      	sxtb	r3, r3
 8003c28:	015b      	lsls	r3, r3, #5
 8003c2a:	b25b      	sxtb	r3, r3
 8003c2c:	2140      	movs	r1, #64	@ 0x40
 8003c2e:	400b      	ands	r3, r1
 8003c30:	b25b      	sxtb	r3, r3
 8003c32:	4313      	orrs	r3, r2
 8003c34:	b25b      	sxtb	r3, r3
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3a:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= 0x08; // Reserved
 8003c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	2208      	movs	r2, #8
 8003c42:	4313      	orrs	r3, r2
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c48:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.interrupt_active_configuration << 2) & LIS3MDL_IEA;
 8003c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	b25a      	sxtb	r2, r3
 8003c50:	183b      	adds	r3, r7, r0
 8003c52:	7d5b      	ldrb	r3, [r3, #21]
 8003c54:	b25b      	sxtb	r3, r3
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	b25b      	sxtb	r3, r3
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	b25b      	sxtb	r3, r3
 8003c60:	4313      	orrs	r3, r2
 8003c62:	b25b      	sxtb	r3, r3
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c68:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.latch_interrupt << 1) & LIS3MDL_LIR;
 8003c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	b25a      	sxtb	r2, r3
 8003c70:	183b      	adds	r3, r7, r0
 8003c72:	7d9b      	ldrb	r3, [r3, #22]
 8003c74:	b25b      	sxtb	r3, r3
 8003c76:	18db      	adds	r3, r3, r3
 8003c78:	b25b      	sxtb	r3, r3
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	400b      	ands	r3, r1
 8003c7e:	b25b      	sxtb	r3, r3
 8003c80:	4313      	orrs	r3, r2
 8003c82:	b25b      	sxtb	r3, r3
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c88:	701a      	strb	r2, [r3, #0]
	int_regs[0] |= (init_params.int_pin << 0) & LIS3MDL_IEN;
 8003c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	b25a      	sxtb	r2, r3
 8003c90:	183b      	adds	r3, r7, r0
 8003c92:	7ddb      	ldrb	r3, [r3, #23]
 8003c94:	b25b      	sxtb	r3, r3
 8003c96:	2101      	movs	r1, #1
 8003c98:	400b      	ands	r3, r1
 8003c9a:	b25b      	sxtb	r3, r3
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	b25b      	sxtb	r3, r3
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca4:	701a      	strb	r2, [r3, #0]

	int_regs[1] = 0;
 8003ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca8:	3301      	adds	r3, #1
 8003caa:	2200      	movs	r2, #0
 8003cac:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.positive_thresh_x_enable << 7) & LIS3MDL_PTH_X;
 8003cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	b25a      	sxtb	r2, r3
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	7e1b      	ldrb	r3, [r3, #24]
 8003cba:	b25b      	sxtb	r3, r3
 8003cbc:	01db      	lsls	r3, r3, #7
 8003cbe:	b25b      	sxtb	r3, r3
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	b25a      	sxtb	r2, r3
 8003cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.positive_thresh_y_enable << 6) & LIS3MDL_PTH_Y;
 8003ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cce:	3301      	adds	r3, #1
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	b25a      	sxtb	r2, r3
 8003cd4:	183b      	adds	r3, r7, r0
 8003cd6:	7e5b      	ldrb	r3, [r3, #25]
 8003cd8:	b25b      	sxtb	r3, r3
 8003cda:	019b      	lsls	r3, r3, #6
 8003cdc:	b25b      	sxtb	r3, r3
 8003cde:	2140      	movs	r1, #64	@ 0x40
 8003ce0:	400b      	ands	r3, r1
 8003ce2:	b25b      	sxtb	r3, r3
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	b25a      	sxtb	r2, r3
 8003ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cea:	3301      	adds	r3, #1
 8003cec:	b2d2      	uxtb	r2, r2
 8003cee:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.positive_thresh_z_enable << 5) & LIS3MDL_PTH_Z;
 8003cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	b25a      	sxtb	r2, r3
 8003cf8:	183b      	adds	r3, r7, r0
 8003cfa:	7e9b      	ldrb	r3, [r3, #26]
 8003cfc:	b25b      	sxtb	r3, r3
 8003cfe:	015b      	lsls	r3, r3, #5
 8003d00:	b25b      	sxtb	r3, r3
 8003d02:	2120      	movs	r1, #32
 8003d04:	400b      	ands	r3, r1
 8003d06:	b25b      	sxtb	r3, r3
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	b25a      	sxtb	r2, r3
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0e:	3301      	adds	r3, #1
 8003d10:	b2d2      	uxtb	r2, r2
 8003d12:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.negative_thresh_x_enable << 4) & LIS3MDL_NTH_X;
 8003d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d16:	3301      	adds	r3, #1
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b25a      	sxtb	r2, r3
 8003d1c:	183b      	adds	r3, r7, r0
 8003d1e:	7edb      	ldrb	r3, [r3, #27]
 8003d20:	b25b      	sxtb	r3, r3
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	b25b      	sxtb	r3, r3
 8003d26:	2110      	movs	r1, #16
 8003d28:	400b      	ands	r3, r1
 8003d2a:	b25b      	sxtb	r3, r3
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b25a      	sxtb	r2, r3
 8003d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d32:	3301      	adds	r3, #1
 8003d34:	b2d2      	uxtb	r2, r2
 8003d36:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.negative_thresh_y_enable << 3) & LIS3MDL_NTH_Y;
 8003d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	b25a      	sxtb	r2, r3
 8003d40:	183b      	adds	r3, r7, r0
 8003d42:	7f1b      	ldrb	r3, [r3, #28]
 8003d44:	b25b      	sxtb	r3, r3
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	b25b      	sxtb	r3, r3
 8003d4a:	2108      	movs	r1, #8
 8003d4c:	400b      	ands	r3, r1
 8003d4e:	b25b      	sxtb	r3, r3
 8003d50:	4313      	orrs	r3, r2
 8003d52:	b25a      	sxtb	r2, r3
 8003d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d56:	3301      	adds	r3, #1
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	701a      	strb	r2, [r3, #0]
	int_regs[1] |= (init_params.negative_thresh_z_enable << 2) & LIS3MDL_NTH_Z;
 8003d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d5e:	3301      	adds	r3, #1
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	b25a      	sxtb	r2, r3
 8003d64:	183b      	adds	r3, r7, r0
 8003d66:	7f5b      	ldrb	r3, [r3, #29]
 8003d68:	b25b      	sxtb	r3, r3
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	b25b      	sxtb	r3, r3
 8003d6e:	2104      	movs	r1, #4
 8003d70:	400b      	ands	r3, r1
 8003d72:	b25b      	sxtb	r3, r3
 8003d74:	4313      	orrs	r3, r2
 8003d76:	b25a      	sxtb	r2, r3
 8003d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	701a      	strb	r2, [r3, #0]

	int_regs[2] = (uint8_t)(init_params.interrupt_threshold & 0x00FF);
 8003d80:	183b      	adds	r3, r7, r0
 8003d82:	8bda      	ldrh	r2, [r3, #30]
 8003d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d86:	3302      	adds	r3, #2
 8003d88:	b2d2      	uxtb	r2, r2
 8003d8a:	701a      	strb	r2, [r3, #0]
	int_regs[3] = (uint8_t)((init_params.interrupt_threshold & 0xFF00)>>8);
 8003d8c:	183b      	adds	r3, r7, r0
 8003d8e:	8bdb      	ldrh	r3, [r3, #30]
 8003d90:	0a1b      	lsrs	r3, r3, #8
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d96:	3303      	adds	r3, #3
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]

	return 0;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	0018      	movs	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc90      	pop	{r4, r7}
 8003da4:	bc08      	pop	{r3}
 8003da6:	b004      	add	sp, #16
 8003da8:	4718      	bx	r3
	...

08003dac <lis3mdl_change_state_due_to_spi_cplt>:
  * @retval LIS3MDL_STATE_CHANGE_OK if the state transition is valid and successful.
  * @retval LIS3MDL_STATE_CHANGE_INVALID_CHANGE if the current state does not allow
  * a valid transition upon SPI completion (e.g., unexpected state).
  */

LIS3MDL_State_Change_Error_t lis3mdl_change_state_due_to_spi_cplt(LIS3MDL_Process_State_t *state){
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
	switch(*state){
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d824      	bhi.n	8003e06 <lis3mdl_change_state_due_to_spi_cplt+0x5a>
 8003dbc:	009a      	lsls	r2, r3, #2
 8003dbe:	4b15      	ldr	r3, [pc, #84]	@ (8003e14 <lis3mdl_change_state_due_to_spi_cplt+0x68>)
 8003dc0:	18d3      	adds	r3, r2, r3
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	469f      	mov	pc, r3
	case LIS3MDL_RESETTING_REGISTERS:
		*state = LIS3MDL_INITIALIZING_OFFSET_REGS;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	701a      	strb	r2, [r3, #0]
		break;
 8003dcc:	e01d      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>
	case LIS3MDL_INITIALIZING_OFFSET_REGS:
//		*state = LIS3MDL_INITIALIZING_CTRL_REGS;
		*state = LIS3MDL_INITIALIZING_CTRL_REGS;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	701a      	strb	r2, [r3, #0]
		break;
 8003dd4:	e019      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_INITIALIZING_CTRL_REGS:
		*state = LIS3MDL_INITIALIZING_INT_REGS;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2203      	movs	r2, #3
 8003dda:	701a      	strb	r2, [r3, #0]
		break;
 8003ddc:	e015      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_INITIALIZING_INT_REGS:
		*state = LIS3MDL_IDLE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2204      	movs	r2, #4
 8003de2:	701a      	strb	r2, [r3, #0]
		break;
 8003de4:	e011      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_SENDING_ADDRESS_TO_READ_FROM:
		*state = LIS3MDL_READING_DATA;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2207      	movs	r2, #7
 8003dea:	701a      	strb	r2, [r3, #0]
		break;
 8003dec:	e00d      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_SENDING_ADDRESS_TO_WRITE_TO:
		*state = LIS3MDL_WRITING_DATA;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2208      	movs	r2, #8
 8003df2:	701a      	strb	r2, [r3, #0]
		break;
 8003df4:	e009      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_WRITING_DATA:
		*state = LIS3MDL_IDLE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2204      	movs	r2, #4
 8003dfa:	701a      	strb	r2, [r3, #0]
		break;
 8003dfc:	e005      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	case LIS3MDL_READING_DATA:
		*state = LIS3MDL_IDLE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2204      	movs	r2, #4
 8003e02:	701a      	strb	r2, [r3, #0]
		break;
 8003e04:	e001      	b.n	8003e0a <lis3mdl_change_state_due_to_spi_cplt+0x5e>

	default:
		return LIS3MDL_STATE_CHANGE_INVALID_CHANGE;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <lis3mdl_change_state_due_to_spi_cplt+0x60>
	}

	return LIS3MDL_STATE_CHANGE_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	b002      	add	sp, #8
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	08003edc 	.word	0x08003edc

08003e18 <memset>:
 8003e18:	0003      	movs	r3, r0
 8003e1a:	1882      	adds	r2, r0, r2
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d100      	bne.n	8003e22 <memset+0xa>
 8003e20:	4770      	bx	lr
 8003e22:	7019      	strb	r1, [r3, #0]
 8003e24:	3301      	adds	r3, #1
 8003e26:	e7f9      	b.n	8003e1c <memset+0x4>

08003e28 <__libc_init_array>:
 8003e28:	b570      	push	{r4, r5, r6, lr}
 8003e2a:	2600      	movs	r6, #0
 8003e2c:	4c0c      	ldr	r4, [pc, #48]	@ (8003e60 <__libc_init_array+0x38>)
 8003e2e:	4d0d      	ldr	r5, [pc, #52]	@ (8003e64 <__libc_init_array+0x3c>)
 8003e30:	1b64      	subs	r4, r4, r5
 8003e32:	10a4      	asrs	r4, r4, #2
 8003e34:	42a6      	cmp	r6, r4
 8003e36:	d109      	bne.n	8003e4c <__libc_init_array+0x24>
 8003e38:	2600      	movs	r6, #0
 8003e3a:	f000 f823 	bl	8003e84 <_init>
 8003e3e:	4c0a      	ldr	r4, [pc, #40]	@ (8003e68 <__libc_init_array+0x40>)
 8003e40:	4d0a      	ldr	r5, [pc, #40]	@ (8003e6c <__libc_init_array+0x44>)
 8003e42:	1b64      	subs	r4, r4, r5
 8003e44:	10a4      	asrs	r4, r4, #2
 8003e46:	42a6      	cmp	r6, r4
 8003e48:	d105      	bne.n	8003e56 <__libc_init_array+0x2e>
 8003e4a:	bd70      	pop	{r4, r5, r6, pc}
 8003e4c:	00b3      	lsls	r3, r6, #2
 8003e4e:	58eb      	ldr	r3, [r5, r3]
 8003e50:	4798      	blx	r3
 8003e52:	3601      	adds	r6, #1
 8003e54:	e7ee      	b.n	8003e34 <__libc_init_array+0xc>
 8003e56:	00b3      	lsls	r3, r6, #2
 8003e58:	58eb      	ldr	r3, [r5, r3]
 8003e5a:	4798      	blx	r3
 8003e5c:	3601      	adds	r6, #1
 8003e5e:	e7f2      	b.n	8003e46 <__libc_init_array+0x1e>
 8003e60:	08003f00 	.word	0x08003f00
 8003e64:	08003f00 	.word	0x08003f00
 8003e68:	08003f04 	.word	0x08003f04
 8003e6c:	08003f00 	.word	0x08003f00

08003e70 <memcpy>:
 8003e70:	2300      	movs	r3, #0
 8003e72:	b510      	push	{r4, lr}
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d100      	bne.n	8003e7a <memcpy+0xa>
 8003e78:	bd10      	pop	{r4, pc}
 8003e7a:	5ccc      	ldrb	r4, [r1, r3]
 8003e7c:	54c4      	strb	r4, [r0, r3]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	e7f8      	b.n	8003e74 <memcpy+0x4>
	...

08003e84 <_init>:
 8003e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e8a:	bc08      	pop	{r3}
 8003e8c:	469e      	mov	lr, r3
 8003e8e:	4770      	bx	lr

08003e90 <_fini>:
 8003e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e92:	46c0      	nop			@ (mov r8, r8)
 8003e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e96:	bc08      	pop	{r3}
 8003e98:	469e      	mov	lr, r3
 8003e9a:	4770      	bx	lr
