{
    "e18-co502-RV32IM-Pipeline-Implementation-Group-06-": {
        "title": "RV32IM Pipeline Implementation Group 06",
        "description": "",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-Pipeline-Implementation-Group-06-/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group-06-",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-Pipeline-Implementation-Group-06-",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-Pipeline-Implementation-Group-06/"
    },
    "e18-co502-RV32IM-Pipeline-Implementation-Group4": {
        "title": "RV32IM Pipeline Implementation Group4",
        "description": "Single-cycle MIPS-like processor with a memory subsystem including a cache.",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-Pipeline-Implementation-Group4/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-Pipeline-Implementation-Group4",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-Pipeline-Implementation-Group4/"
    },
    "e18-co502-RV32IM-Pipeline-Implementation-Group4-1": {
        "title": "RV32IM Pipeline Implementation Group4 1",
        "description": "Single-cycle MIPS-like processor with a memory subsystem including a cache.",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-Pipeline-Implementation-Group4-1/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4-1",
        "page_url": "#",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-Pipeline-Implementation-Group4-1/"
    },
    "e18-co502-RV32IM-pipeline-implementation-group03": {
        "title": "RV32IM pipeline implementation group03",
        "description": "",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-pipeline-implementation-group03/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group03",
        "page_url": "#",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group03/"
    },
    "e18-co502-RV32IM-pipeline-implementation-group05": {
        "title": "RV32IM pipeline implementation group05",
        "description": "Building a basic RV32IM  pipeline",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-pipeline-implementation-group05/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group05",
        "page_url": "#",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group05/"
    },
    "e18-co502-RV32IM-pipeline-implementation-group7": {
        "title": "RV32IM pipeline implementation group7",
        "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-pipeline-implementation-group7/",
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group7/"
    }
}