Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 10 19:08:37 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_drc -file RV32I_MCU_drc_routed.rpt -pb RV32I_MCU_drc_routed.pb -rpx RV32I_MCU_drc_routed.rpx
| Design       : RV32I_MCU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 4          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U_CPU_Core/U_DataPath/U_PC/q_reg[2]_1[0] is a gated clock net sourced by a combinational pin U_CPU_Core/U_DataPath/U_PC/IDR_reg[3]_i_1/O, cell U_CPU_Core/U_DataPath/U_PC/IDR_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net U_CPU_Core/U_DataPath/U_PC/q_reg[6]_0[0] is a gated clock net sourced by a combinational pin U_CPU_Core/U_DataPath/U_PC/loadType_reg[2]_i_2/O, cell U_CPU_Core/U_DataPath/U_PC/loadType_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net U_CPU_Core/U_DataPath/U_PC/q_reg[7]_0 is a gated clock net sourced by a combinational pin U_CPU_Core/U_DataPath/U_PC/StoreType_reg[2]_i_1/O, cell U_CPU_Core/U_DataPath/U_PC/StoreType_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/tx_done_reg_reg_i_2_n_0 is a gated clock net sourced by a combinational pin U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/tx_done_reg_reg_i_2/O, cell U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/tx_done_reg_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


