{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639073642499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  9 12:14:02 2021 " "Processing started: Thu Dec  9 12:14:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639073642500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639073642500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639073642500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639073642555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639073642777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639073642777 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639073642824 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639073642824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639073643409 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639073643504 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|shAmt\[4\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|shAmt\[4\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639073643528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639073643528 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639073643537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639073643557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.052 " "Worst-case setup slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 iCLK  " "    1.052               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073643623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 iCLK  " "    0.342               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073643636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.685 " "Worst-case recovery slack is 17.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.685               0.000 iCLK  " "   17.685               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073643641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.729 " "Worst-case removal slack is 1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 iCLK  " "    1.729               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073643647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.603 " "Worst-case minimum pulse width slack is 9.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.603               0.000 iCLK  " "    9.603               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073643651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073643651 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.907 ns " "Worst Case Available Settling Time: 30.907 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073645510 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.052 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.052" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.052  " "Path #1: Setup slack is 1.052 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      3.065  R        clock network delay " "     3.065      3.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "     3.297      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q " "     3.297      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      1.193 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa " "     4.490      1.193 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.902      0.412 FR  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout " "     4.902      0.412 FR  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      1.040 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab " "     5.942      1.040 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.376      0.434 RF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     6.376      0.434 RF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.634      0.258 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac " "     6.634      0.258 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "     6.915      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.164      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "     7.164      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "     7.289      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.538      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "     7.538      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.663      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "     7.663      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.953      0.290 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab " "     7.953      0.290 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.378      0.425 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "     8.378      0.425 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.629      0.251 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "     8.629      0.251 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.754      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "     8.754      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.252 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad " "     9.006      0.252 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.131      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "     9.131      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.380      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad " "     9.380      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.505      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "     9.505      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.755      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "     9.755      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.880      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "     9.880      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.136      0.256 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "    10.136      0.256 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.417      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "    10.417      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.667      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "    10.667      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.792      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "    10.792      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.047      0.255 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac " "    11.047      0.255 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.328      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "    11.328      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.577      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "    11.577      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.702      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "    11.702      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.376      0.674 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad " "    12.376      0.674 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.501      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "    12.501      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.750      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad " "    12.750      0.249 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.875      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "    12.875      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.173      0.298 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa " "    13.173      0.298 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.597      0.424 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "    13.597      0.424 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.847      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad " "    13.847      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.972      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "    13.972      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.229      0.257 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac " "    14.229      0.257 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.510      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "    14.510      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.915      0.405 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad " "    14.915      0.405 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.040      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "    15.040      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.338      0.298 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa " "    15.338      0.298 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762      0.424 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "    15.762      0.424 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.159      0.397 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "    16.159      0.397 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.284      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "    16.284      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.540      0.256 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac " "    16.540      0.256 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.821      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "    16.821      0.281 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.072      0.251 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "    17.072      0.251 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.197      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "    17.197      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.447      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "    17.447      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.572      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    17.572      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.822      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "    17.822      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.947      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    17.947      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.197      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    18.197      0.250 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.322      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    18.322      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.560      0.238 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    18.560      0.238 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.685      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    18.685      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.938      0.253 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    18.938      0.253 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.063      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    19.063      0.125 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.803      0.740 FF    IC  MainALU\|mux_control\|Mux1~5\|datad " "    19.803      0.740 FF    IC  MainALU\|mux_control\|Mux1~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.953      0.150 FR  CELL  MainALU\|mux_control\|Mux1~5\|combout " "    19.953      0.150 FR  CELL  MainALU\|mux_control\|Mux1~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.157      0.204 RR    IC  MainALU\|mux_control\|Mux1~6\|datad " "    20.157      0.204 RR    IC  MainALU\|mux_control\|Mux1~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.312      0.155 RR  CELL  MainALU\|mux_control\|Mux1~6\|combout " "    20.312      0.155 RR  CELL  MainALU\|mux_control\|Mux1~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.022      0.710 RR    IC  MainALU\|mux_control\|Mux1~7\|datac " "    21.022      0.710 RR    IC  MainALU\|mux_control\|Mux1~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.292      0.270 RF  CELL  MainALU\|mux_control\|Mux1~7\|combout " "    21.292      0.270 RF  CELL  MainALU\|mux_control\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.527      0.235 FF    IC  MainALU\|mux_control\|Mux1~8\|datac " "    21.527      0.235 FF    IC  MainALU\|mux_control\|Mux1~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      0.281 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout " "    21.808      0.281 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d " "    21.808      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.912      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    21.912      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.934      2.934  R        clock network delay " "    22.934      2.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      0.032           clock pessimism removed " "    22.966      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.946     -0.020           clock uncertainty " "    22.946     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.964      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    22.964      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.912 " "Data Arrival Time  :    21.912" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.964 " "Data Required Time :    22.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.052  " "Slack              :     1.052 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645527 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.342 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.342  " "Path #1: Hold slack is 0.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      2.942  R        clock network delay " "     2.942      2.942  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.174      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "     3.174      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.174      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q " "     3.174      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.887      0.713 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\] " "     3.887      0.713 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.959      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.427      3.427  R        clock network delay " "     3.427      3.427  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.395     -0.032           clock pessimism removed " "     3.395     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.395      0.000           clock uncertainty " "     3.395      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.617      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.959 " "Data Arrival Time  :     3.959" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.617 " "Data Required Time :     3.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.342  " "Slack              :     0.342 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.685 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.685" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.685  " "Path #1: Recovery slack is 17.685 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      3.041  R        clock network delay " "     3.041      3.041  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.273      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.273      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.273      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.273      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.260      0.987 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.260      0.987 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.540      1.280 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.540      1.280 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.271      3.271  R        clock network delay " "    23.271      3.271  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.303      0.032           clock pessimism removed " "    23.303      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.283     -0.020           clock uncertainty " "    23.283     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.225     -0.058     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    23.225     -0.058     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.540 " "Data Arrival Time  :     5.540" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.225 " "Data Required Time :    23.225" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.685  " "Slack              :    17.685 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.729 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.729" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.729  " "Path #1: Removal slack is 1.729 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      2.930  R        clock network delay " "     2.930      2.930  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.162      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.162      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.162      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.162      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.094      0.932 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.094      0.932 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.260      1.166 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.260      1.166 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.377      3.377  R        clock network delay " "     3.377      3.377  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345     -0.032           clock pessimism removed " "     3.345     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.000           clock uncertainty " "     3.345      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.186      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.531      0.186      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.260 " "Data Arrival Time  :     5.260" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.531 " "Data Required Time :     3.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.729  " "Slack              :     1.729 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073645547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073645547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639073645549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639073645580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639073646226 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|shAmt\[4\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|shAmt\[4\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639073646399 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639073646399 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.624 " "Worst-case setup slack is 2.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.624               0.000 iCLK  " "    2.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073646439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 iCLK  " "    0.340               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073646452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.887 " "Worst-case recovery slack is 17.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.887               0.000 iCLK  " "   17.887               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073646458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.556 " "Worst-case removal slack is 1.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 iCLK  " "    1.556               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073646463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.566 " "Worst-case minimum pulse width slack is 9.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.566               0.000 iCLK  " "    9.566               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073646468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073646468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.627 ns " "Worst Case Available Settling Time: 31.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073648456 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.624 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.624" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.624  " "Path #1: Setup slack is 2.624 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      2.783  R        clock network delay " "     2.783      2.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "     2.996      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q " "     2.996      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.062      1.066 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa " "     4.062      1.066 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.431      0.369 FR  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout " "     4.431      0.369 FR  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.416      0.985 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab " "     5.416      0.985 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.785      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     5.785      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.993      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac " "     5.993      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.258      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "     6.258      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.466      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "     6.466      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.610      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "     6.610      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.819      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "     6.819      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.963      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "     6.963      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.200      0.237 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab " "     7.200      0.237 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.569      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "     7.569      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.780      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "     7.780      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "     7.924      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.135      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad " "     8.135      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.279      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "     8.279      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.488      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad " "     8.488      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.632      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "     8.632      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "     8.841      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.985      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "     8.985      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.191      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "     9.191      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.456      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "     9.456      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.665      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "     9.665      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.809      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "     9.809      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.015      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac " "    10.015      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.280      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "    10.280      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.489      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "    10.489      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.633      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "    10.633      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.273      0.640 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad " "    11.273      0.640 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.417      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "    11.417      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.626      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad " "    11.626      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.770      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "    11.770      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.010      0.240 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa " "    12.010      0.240 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.377      0.367 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "    12.377      0.367 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.586      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad " "    12.586      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.730      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "    12.730      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.937      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac " "    12.937      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.202      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "    13.202      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.581      0.379 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad " "    13.581      0.379 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.725      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "    13.725      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.965      0.240 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa " "    13.965      0.240 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.332      0.367 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "    14.332      0.367 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.697      0.365 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "    14.697      0.365 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.841      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "    14.841      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.048      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac " "    15.048      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.313      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "    15.313      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.523      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "    15.523      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.667      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "    15.667      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.876      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "    15.876      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.020      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    16.020      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.229      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "    16.229      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.373      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    16.373      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.583      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    16.583      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.727      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    16.727      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.922      0.195 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    16.922      0.195 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.066      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    17.066      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.278      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    17.278      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.422      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    17.422      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.121      0.699 RR    IC  MainALU\|mux_control\|Mux1~5\|datad " "    18.121      0.699 RR    IC  MainALU\|mux_control\|Mux1~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.265      0.144 RR  CELL  MainALU\|mux_control\|Mux1~5\|combout " "    18.265      0.144 RR  CELL  MainALU\|mux_control\|Mux1~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.453      0.188 RR    IC  MainALU\|mux_control\|Mux1~6\|datad " "    18.453      0.188 RR    IC  MainALU\|mux_control\|Mux1~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.597      0.144 RR  CELL  MainALU\|mux_control\|Mux1~6\|combout " "    18.597      0.144 RR  CELL  MainALU\|mux_control\|Mux1~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.263      0.666 RR    IC  MainALU\|mux_control\|Mux1~7\|datac " "    19.263      0.666 RR    IC  MainALU\|mux_control\|Mux1~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.508      0.245 RF  CELL  MainALU\|mux_control\|Mux1~7\|combout " "    19.508      0.245 RF  CELL  MainALU\|mux_control\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.723      0.215 FF    IC  MainALU\|mux_control\|Mux1~8\|datac " "    19.723      0.215 FF    IC  MainALU\|mux_control\|Mux1~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.975      0.252 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout " "    19.975      0.252 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.975      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d " "    19.975      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.065      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    20.065      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.662      2.662  R        clock network delay " "    22.662      2.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.690      0.028           clock pessimism removed " "    22.690      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.670     -0.020           clock uncertainty " "    22.670     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.689      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    22.689      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.065 " "Data Arrival Time  :    20.065" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.689 " "Data Required Time :    22.689" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.624  " "Slack              :     2.624 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.340  " "Path #1: Hold slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      2.670  R        clock network delay " "     2.670      2.670  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "     2.883      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q " "     2.883      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      0.661 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\] " "     3.544      0.661 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.617      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.104      3.104  R        clock network delay " "     3.104      3.104  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076     -0.028           clock pessimism removed " "     3.076     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      0.000           clock uncertainty " "     3.076      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.277      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.617 " "Data Arrival Time  :     3.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.277 " "Data Required Time :     3.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.887 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.887" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648492 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648492 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.887  " "Path #1: Recovery slack is 17.887 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.757      2.757  R        clock network delay " "     2.757      2.757  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     2.970      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.970      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.913 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.883      0.913 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.031      1.148 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.031      1.148 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.959      2.959  R        clock network delay " "    22.959      2.959  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.987      0.028           clock pessimism removed " "    22.987      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.967     -0.020           clock uncertainty " "    22.967     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.918     -0.049     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    22.918     -0.049     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.031 " "Data Arrival Time  :     5.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.918 " "Data Required Time :    22.918" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.887  " "Slack              :    17.887 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.556 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648495 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648495 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.556  " "Path #1: Removal slack is 1.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      2.659  R        clock network delay " "     2.659      2.659  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.872      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     2.872      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.872      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.872      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.707      0.835 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.707      0.835 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.756      1.049 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.756      1.049 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      3.060  R        clock network delay " "     3.060      3.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032     -0.028           clock pessimism removed " "     3.032     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000           clock uncertainty " "     3.032      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.168      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.200      0.168      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.756 " "Data Arrival Time  :     4.756" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.200 " "Data Required Time :     3.200" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.556  " "Slack              :     1.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073648496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073648496 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639073648497 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|shAmt\[4\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|shAmt\[4\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639073648656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639073648656 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.654 " "Worst-case setup slack is 10.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.654               0.000 iCLK  " "   10.654               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073648675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 iCLK  " "    0.134               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073648689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.847 " "Worst-case recovery slack is 18.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.847               0.000 iCLK  " "   18.847               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073648696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.825 " "Worst-case removal slack is 0.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 iCLK  " "    0.825               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073648702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639073648708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639073648708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.167 ns " "Worst Case Available Settling Time: 35.167 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639073650844 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.654 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.654" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.654  " "Path #1: Setup slack is 10.654 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      1.637  R        clock network delay " "     1.637      1.637  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\] " "     1.742      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[174\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q " "     1.742      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[174\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.384      0.642 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa " "     2.384      0.642 FF    IC  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.557      0.173 FF  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout " "     2.557      0.173 FF  CELL  ALUmux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.109      0.552 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab " "     3.109      0.552 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.286      0.177 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     3.286      0.177 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac " "     3.411      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "     3.544      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.664      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "     3.664      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "     3.727      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.846      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "     3.846      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.909      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "     3.909      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.142 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab " "     4.051      0.142 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.258      0.207 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "     4.258      0.207 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.379      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "     4.379      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.442      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "     4.442      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad " "     4.564      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.627      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "     4.627      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.747      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad " "     4.747      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.810      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "     4.810      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.929      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "     4.929      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.992      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "     4.992      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.114      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "     5.114      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.247      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "     5.247      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.366      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "     5.366      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.429      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "     5.429      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.551      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac " "     5.551      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.684      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "     5.684      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "     5.803      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.866      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "     5.866      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.213      0.347 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad " "     6.213      0.347 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.276      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "     6.276      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad " "     6.394      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.457      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "     6.457      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.603      0.146 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa " "     6.603      0.146 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.807      0.204 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "     6.807      0.204 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.925      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad " "     6.925      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.988      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "     6.988      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.112      0.124 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac " "     7.112      0.124 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "     7.245      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.448      0.203 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad " "     7.448      0.203 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.511      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "     7.511      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.656      0.145 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa " "     7.656      0.145 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.860      0.204 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "     7.860      0.204 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.060      0.200 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "     8.060      0.200 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.123      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "     8.123      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.246      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac " "     8.246      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.379      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "     8.379      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.500      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "     8.500      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.563      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "     8.563      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.683      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "     8.683      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.746      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "     8.746      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.865      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "     8.865      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.928      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "     8.928      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.048      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "     9.048      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.111      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "     9.111      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.224      0.113 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "     9.224      0.113 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.287      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "     9.287      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.410      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "     9.410      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.473      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "     9.473      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.869      0.396 FF    IC  MainALU\|mux_control\|Mux1~5\|datad " "     9.869      0.396 FF    IC  MainALU\|mux_control\|Mux1~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.932      0.063 FF  CELL  MainALU\|mux_control\|Mux1~5\|combout " "     9.932      0.063 FF  CELL  MainALU\|mux_control\|Mux1~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.041      0.109 FF    IC  MainALU\|mux_control\|Mux1~6\|datad " "    10.041      0.109 FF    IC  MainALU\|mux_control\|Mux1~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.104      0.063 FF  CELL  MainALU\|mux_control\|Mux1~6\|combout " "    10.104      0.063 FF  CELL  MainALU\|mux_control\|Mux1~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.478      0.374 FF    IC  MainALU\|mux_control\|Mux1~7\|datac " "    10.478      0.374 FF    IC  MainALU\|mux_control\|Mux1~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.611      0.133 FF  CELL  MainALU\|mux_control\|Mux1~7\|combout " "    10.611      0.133 FF  CELL  MainALU\|mux_control\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.724      0.113 FF    IC  MainALU\|mux_control\|Mux1~8\|datac " "    10.724      0.113 FF    IC  MainALU\|mux_control\|Mux1~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.857      0.133 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout " "    10.857      0.133 FF  CELL  MainALU\|mux_control\|Mux1~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.857      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d " "    10.857      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[30\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.907      0.050 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    10.907      0.050 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554      1.554  R        clock network delay " "    21.554      1.554  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.574      0.020           clock pessimism removed " "    21.574      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554     -0.020           clock uncertainty " "    21.554     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.561      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\] " "    21.561      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.907 " "Data Arrival Time  :    10.907" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.561 " "Data Required Time :    21.561" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.654  " "Slack              :    10.654 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650864 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650864 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.134  " "Path #1: Hold slack is 0.134 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      1.563  R        clock network delay " "     1.563      1.563  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\] " "     1.668      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[71\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q " "     1.668      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[71\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.003      0.335 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\] " "     2.003      0.335 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.039      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      1.821  R        clock network delay " "     1.821      1.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801     -0.020           clock pessimism removed " "     1.801     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.000           clock uncertainty " "     1.801      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.905      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.039 " "Data Arrival Time  :     2.039" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.905 " "Data Required Time :     1.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.134  " "Slack              :     0.134 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650879 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.847 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.847" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.847  " "Path #1: Recovery slack is 18.847 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      1.611  R        clock network delay " "     1.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.716      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.716      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.528 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.244      0.528 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.855      0.611 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.855      0.611 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.727      1.727  R        clock network delay " "    21.727      1.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.747      0.020           clock pessimism removed " "    21.747      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.727     -0.020           clock uncertainty " "    21.727     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.702     -0.025     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    21.702     -0.025     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.855 " "Data Arrival Time  :     2.855" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.702 " "Data Required Time :    21.702" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.847  " "Slack              :    18.847 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.825 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650884 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.825  " "Path #1: Removal slack is 0.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.551      1.551  R        clock network delay " "     1.551      1.551  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.656      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.656      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.110      0.454 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.110      0.454 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.690      0.580 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.690      0.580 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795      1.795  R        clock network delay " "     1.795      1.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.775     -0.020           clock pessimism removed " "     1.775     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.775      0.000           clock uncertainty " "     1.775      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.090      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     1.865      0.090      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.690 " "Data Arrival Time  :     2.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.865 " "Data Required Time :     1.865" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.825  " "Slack              :     0.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639073650885 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639073650885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639073651310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639073651320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639073651424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  9 12:14:11 2021 " "Processing ended: Thu Dec  9 12:14:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639073651424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639073651424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639073651424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639073651424 ""}
