<stg><name>applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln116 = store i10 0, i10 %k

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %k_3 = load i10 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln116 = icmp_eq  i10 %k_3, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %add_ln116 = add i10 %k_3, i10 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln116 = br i1 %icmp_ln116, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:0 %zext_ln116 = zext i10 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %state_re_addr = getelementptr i32 %state_re, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="state_re_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %state_im_addr = getelementptr i32 %state_im, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="state_im_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:6 %state_re_load = load i9 %state_re_addr

]]></Node>
<StgValue><ssdm name="state_re_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:7 %state_im_load = load i9 %state_im_addr

]]></Node>
<StgValue><ssdm name="state_im_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln116 = store i10 %add_ln116, i10 %k

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln116"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:6 %state_re_load = load i9 %state_re_addr

]]></Node>
<StgValue><ssdm name="state_re_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:7 %state_im_load = load i9 %state_im_addr

]]></Node>
<StgValue><ssdm name="state_im_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="bufA_re_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc.split:9 %store_ln116 = store i32 %state_re_load, i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="bufA_im_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc.split:11 %store_ln116 = store i32 %state_im_load, i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln116 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="state_re" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="state_im" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="bufA_re" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufA_re"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="bufA_im" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufA_im"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="k" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="bufA_im" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="58" from="bufA_re" to="specmemcore_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="63" from="state_im" to="specmemcore_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="68" from="state_re" to="specmemcore_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln116" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="k" to="store_ln116" fromId="5" toId="10">
</dataflow>
<dataflow id="75" from="k" to="k_3" fromId="5" toId="12">
</dataflow>
<dataflow id="76" from="k_3" to="icmp_ln116" fromId="12" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln116" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="k_3" to="add_ln116" fromId="12" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln116" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="icmp_ln116" to="br_ln116" fromId="13" toId="15">
</dataflow>
<dataflow id="83" from="k_3" to="zext_ln116" fromId="12" toId="16">
</dataflow>
<dataflow id="84" from="state_re" to="state_re_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="state_re_addr" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="zext_ln116" to="state_re_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="88" from="state_im" to="state_im_addr" fromId="43" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_85" to="state_im_addr" fromId="85" toId="18">
</dataflow>
<dataflow id="90" from="zext_ln116" to="state_im_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="91" from="state_re_addr" to="state_re_load" fromId="17" toId="19">
</dataflow>
<dataflow id="92" from="state_im_addr" to="state_im_load" fromId="18" toId="20">
</dataflow>
<dataflow id="93" from="add_ln116" to="store_ln116" fromId="14" toId="21">
</dataflow>
<dataflow id="94" from="k" to="store_ln116" fromId="5" toId="21">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln116" fromId="95" toId="22">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln116" fromId="97" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln116" fromId="99" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specpipeline_ln116" fromId="99" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specpipeline_ln116" fromId="99" toId="22">
</dataflow>
<dataflow id="104" from="empty_0" to="specpipeline_ln116" fromId="103" toId="22">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln116" fromId="105" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_107" to="speclooptripcount_ln116" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_107" to="speclooptripcount_ln116" fromId="107" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_107" to="speclooptripcount_ln116" fromId="107" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="111" toId="24">
</dataflow>
<dataflow id="114" from="empty_20" to="specloopname_ln116" fromId="113" toId="24">
</dataflow>
<dataflow id="115" from="state_re_addr" to="state_re_load" fromId="17" toId="25">
</dataflow>
<dataflow id="116" from="state_im_addr" to="state_im_load" fromId="18" toId="26">
</dataflow>
<dataflow id="117" from="bufA_re" to="bufA_re_addr" fromId="44" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_85" to="bufA_re_addr" fromId="85" toId="27">
</dataflow>
<dataflow id="119" from="zext_ln116" to="bufA_re_addr" fromId="16" toId="27">
</dataflow>
<dataflow id="120" from="state_re_load" to="store_ln116" fromId="25" toId="28">
</dataflow>
<dataflow id="121" from="bufA_re_addr" to="store_ln116" fromId="27" toId="28">
</dataflow>
<dataflow id="122" from="bufA_im" to="bufA_im_addr" fromId="45" toId="29">
</dataflow>
<dataflow id="123" from="StgValue_85" to="bufA_im_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="124" from="zext_ln116" to="bufA_im_addr" fromId="16" toId="29">
</dataflow>
<dataflow id="125" from="state_im_load" to="store_ln116" fromId="26" toId="30">
</dataflow>
<dataflow id="126" from="bufA_im_addr" to="store_ln116" fromId="29" toId="30">
</dataflow>
<dataflow id="127" from="icmp_ln116" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
