module two_comp(input [7:0] A,output [7:0] B);

assign B=~A+1;

endmodule