//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062208/logic_design/lab3/Lab3_Team25_Multi_Bank_Memory/Lab3_TeamX_Multi_Bank_Memory_t.v
/users/course/2022F/LDL17700000/u110062208/logic_design/lab3/Lab3_Team25_Multi_Bank_Memory/Lab3_TeamX_Multi_Bank_Memory.v
