{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417755801626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417755801626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 23:03:21 2014 " "Processing started: Thu Dec 04 23:03:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417755801626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417755801626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC_W_PCM -c SOC_W_PCM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC_W_PCM -c SOC_W_PCM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417755801626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417755802132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_in data_in testbench.sv(10) " "Verilog HDL Declaration information at testbench.sv(10): object \"Data_in\" differs only in case from object \"data_in\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PCM_MM_reg.sv(24) " "Verilog HDL information at PCM_MM_reg.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417755802215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcm_mm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcm_mm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCM_MM_reg " "Found entity 1: PCM_MM_reg" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/tsb.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/tsb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSB " "Found entity 1: TSB" {  } { { "SLC3-M/TSB.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/TSB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PCM_MM.sv(128) " "Verilog HDL information at PCM_MM.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "PCM_MM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417755802221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcm_mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcm_mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCM_MM " "Found entity 1: PCM_MM" {  } { { "PCM_MM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file slc3-m/test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3-M/SLC3_2.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802228 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "SLC3-M/test_memory.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3-m/slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/slc.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/slc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC " "Found entity 1: SLC" {  } { { "SLC3-M/SLC.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext11.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT11 " "Found entity 1: SEXT11" {  } { { "SLC3-M/SEXT11.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext9.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT9 " "Found entity 1: SEXT9" {  } { { "SLC3-M/SEXT9.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext6.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT6 " "Found entity 1: SEXT6" {  } { { "SLC3-M/SEXT6.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext5.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "SLC3-M/SEXT5.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "SLC3-M/RegFile.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/regaddrmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/regaddrmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegAddrMux " "Found entity 1: RegAddrMux" {  } { { "SLC3-M/RegAddrMux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/RegAddrMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "SLC3-M/Reg16.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Reg16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/nzpreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/nzpreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZPreg " "Found entity 1: NZPreg" {  } { { "SLC3-M/NZPreg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/NZPreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "SLC3-M/Mux4.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "SLC3-M/Mux2.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "SLC3-M/Mem2IO.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(75) " "Verilog HDL information at ISDU.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417755802268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(147) " "Verilog HDL information at ISDU.sv(147): always construct contains both blocking and non-blocking assignments" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417755802268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802268 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SLC3-M/HexDriver.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417755802271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SLC3-M/HexDriver.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX PCmux CPU.sv(10) " "Verilog HDL Declaration information at CPU.sv(10): object \"PCMUX\" differs only in case from object \"PCmux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX MARmux CPU.sv(11) " "Verilog HDL Declaration information at CPU.sv(11): object \"MARMUX\" differs only in case from object \"MARmux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2MUX SR2mux CPU.sv(11) " "Verilog HDL Declaration information at CPU.sv(11): object \"SR2MUX\" differs only in case from object \"SR2mux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802275 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU.sv(13) " "Verilog HDL Expression warning at ALU.sv(13): truncated literal to match 2 bits" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417755802278 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU.sv(14) " "Verilog HDL Expression warning at ALU.sv(14): truncated literal to match 2 bits" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417755802278 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU.sv(15) " "Verilog HDL Expression warning at ALU.sv(15): truncated literal to match 2 bits" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417755802278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/nois_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/nois_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system " "Found entity 1: nois_system" {  } { { "nois_system/synthesis/nois_system.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nois_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nois_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_irq_mapper " "Found entity 1: nois_system_irq_mapper" {  } { { "nois_system/synthesis/submodules/nois_system_irq_mapper.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0 " "Found entity 1: nois_system_mm_interconnect_0" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802343 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux_006" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux_006" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_008_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802412 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_008 " "Found entity 2: nois_system_mm_interconnect_0_router_008" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_005_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802416 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_005 " "Found entity 2: nois_system_mm_interconnect_0_router_005" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_002_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802420 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_002 " "Found entity 2: nois_system_mm_interconnect_0_router_002" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_001_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802424 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_001 " "Found entity 2: nois_system_mm_interconnect_0_router_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417755802427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802428 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router " "Found entity 2: nois_system_mm_interconnect_0_router" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nois_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nois_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sdram_clk.v 4 4 " "Found 4 design units, including 4 entities, in source file nois_system/synthesis/submodules/nois_system_sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_clk_dffpipe_l2c " "Found entity 1: nois_system_sdram_clk_dffpipe_l2c" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802456 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram_clk_stdsync_sv6 " "Found entity 2: nois_system_sdram_clk_stdsync_sv6" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802456 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_sdram_clk_altpll_l942 " "Found entity 3: nois_system_sdram_clk_altpll_l942" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802456 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_sdram_clk " "Found entity 4: nois_system_sdram_clk" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_input_efifo_module " "Found entity 1: nois_system_sdram_input_efifo_module" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802461 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram " "Found entity 2: nois_system_sdram" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_onchip_memory2_1 " "Found entity 1: nois_system_onchip_memory2_1" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_pccm_rsp.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_pccm_rsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_PCCM_rsp " "Found entity 1: nois_system_PCCM_rsp" {  } { { "nois_system/synthesis/submodules/nois_system_PCCM_rsp.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_PCCM_rsp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_pccm_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_pccm_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_PCCM_ctl " "Found entity 1: nois_system_PCCM_ctl" {  } { { "nois_system/synthesis/submodules/nois_system_PCCM_ctl.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_PCCM_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sysid_qsys_0 " "Found entity 1: nois_system_sysid_qsys_0" {  } { { "nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nois_system_jtag_uart_0_sim_scfifo_w" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_jtag_uart_0_scfifo_w " "Found entity 2: nois_system_jtag_uart_0_scfifo_w" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nois_system_jtag_uart_0_sim_scfifo_r" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_jtag_uart_0_scfifo_r " "Found entity 4: nois_system_jtag_uart_0_scfifo_r" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_jtag_uart_0 " "Found entity 5: nois_system_jtag_uart_0" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_onchip_memory2_0 " "Found entity 1: nois_system_onchip_memory2_0" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nois_system_nios2_qsys_0_register_bank_a_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nois_system_nios2_qsys_0_register_bank_b_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nois_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nois_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nois_system_nios2_qsys_0_nios2_ocimem" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "6 nois_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nois_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "7 nois_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nois_system_nios2_qsys_0_nios2_oci_break" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "8 nois_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nois_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "9 nois_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nois_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "10 nois_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nois_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "11 nois_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nois_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "12 nois_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nois_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "13 nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "14 nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "15 nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "16 nois_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nois_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "17 nois_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nois_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "18 nois_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nois_system_nios2_qsys_0_nios2_oci_im" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "19 nois_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nois_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "20 nois_system_nios2_qsys_0_nios2_oci " "Found entity 20: nois_system_nios2_qsys_0_nios2_oci" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""} { "Info" "ISGN_ENTITY_NAME" "21 nois_system_nios2_qsys_0 " "Found entity 21: nois_system_nios2_qsys_0" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nois_system_nios2_qsys_0_oci_test_bench" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_test_bench " "Found entity 1: nois_system_nios2_qsys_0_test_bench" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/soc_w_pcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/soc_w_pcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_W_PCM " "Found entity 1: SOC_W_PCM" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/pccm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/pccm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCCM " "Found entity 1: PCCM" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417755802529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417755802529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data SLC.sv(19) " "Verilog HDL Implicit Net warning at SLC.sv(19): created implicit net for \"Data\"" {  } { { "SLC3-M/SLC.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417755802530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED CPU.sv(49) " "Verilog HDL Implicit Net warning at CPU.sv(49): created implicit net for \"LED\"" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417755802530 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(316) " "Verilog HDL or VHDL warning at nois_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(326) " "Verilog HDL or VHDL warning at nois_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(336) " "Verilog HDL or VHDL warning at nois_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(680) " "Verilog HDL or VHDL warning at nois_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417755802567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SOC_W_PCM.sv(99) " "Verilog HDL Instantiation warning at SOC_W_PCM.sv(99): instance has no name" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417755802630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SOC_W_PCM " "Elaborating entity \"SOC_W_PCM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417755802787 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "addr 0 SOC_W_PCM.sv(95) " "Net \"addr\" at SOC_W_PCM.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_in 0 SOC_W_PCM.sv(96) " "Net \"data_in\" at SOC_W_PCM.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_in 0 SOC_W_PCM.sv(96) " "Net \"cpu_in\" at SOC_W_PCM.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resolved 0 SOC_W_PCM.sv(94) " "Net \"resolved\" at SOC_W_PCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_write 0 SOC_W_PCM.sv(94) " "Net \"cpu_write\" at SOC_W_PCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_addr SOC_W_PCM.sv(2) " "Output port \"sdram_wire_addr\" at SOC_W_PCM.sv(2) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802790 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_ba SOC_W_PCM.sv(3) " "Output port \"sdram_wire_ba\" at SOC_W_PCM.sv(3) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_dqm SOC_W_PCM.sv(8) " "Output port \"sdram_wire_dqm\" at SOC_W_PCM.sv(8) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_cas_n SOC_W_PCM.sv(4) " "Output port \"sdram_wire_cas_n\" at SOC_W_PCM.sv(4) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_cke SOC_W_PCM.sv(5) " "Output port \"sdram_wire_cke\" at SOC_W_PCM.sv(5) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_cs_n SOC_W_PCM.sv(6) " "Output port \"sdram_wire_cs_n\" at SOC_W_PCM.sv(6) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_ras_n SOC_W_PCM.sv(9) " "Output port \"sdram_wire_ras_n\" at SOC_W_PCM.sv(9) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_we_n SOC_W_PCM.sv(10) " "Output port \"sdram_wire_we_n\" at SOC_W_PCM.sv(10) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_wire_clk SOC_W_PCM.sv(11) " "Output port \"sdram_wire_clk\" at SOC_W_PCM.sv(11) has no driver" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417755802791 "|SOC_W_PCM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCM_MM_reg PCM_MM_reg:comb_3 " "Elaborating entity \"PCM_MM_reg\" for hierarchy \"PCM_MM_reg:comb_3\"" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "comb_3" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417755802836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state PCM_MM_reg.sv(11) " "Verilog HDL Always Construct warning at PCM_MM_reg.sv(11): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417755802837 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[0\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[1\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[2\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[3\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[4\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[5\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[6\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[7\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802838 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[8\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[9\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[9\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[10\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[10\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[11\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[11\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[12\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[12\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[13\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[13\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[14\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[14\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[15\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[15\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[16\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[16\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[17\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[17\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[18\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[18\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[19\] PCM_MM_reg.sv(24) " "Inferred latch for \"addr_reg\[19\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802839 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONFLICT PCM_MM_reg.sv(24) " "Inferred latch for \"next_state.CONFLICT\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT PCM_MM_reg.sv(24) " "Inferred latch for \"next_state.WAIT\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "schedule PCM_MM_reg.sv(24) " "Inferred latch for \"schedule\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[0\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[0\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[1\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[1\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[2\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[2\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[3\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[3\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[4\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[4\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[5\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[5\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[6\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[6\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[7\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[7\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[8\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[8\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802840 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[9\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[9\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[10\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[10\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[11\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[11\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[12\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[12\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[13\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[13\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[14\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[14\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_out\[15\] PCM_MM_reg.sv(24) " "Inferred latch for \"cpu_out\[15\]\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_ready PCM_MM_reg.sv(33) " "Inferred latch for \"cpu_ready\" at PCM_MM_reg.sv(33)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONFLICT PCM_MM_reg.sv(11) " "Inferred latch for \"next_state.CONFLICT\" at PCM_MM_reg.sv(11)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT PCM_MM_reg.sv(11) " "Inferred latch for \"next_state.WAIT\" at PCM_MM_reg.sv(11)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802841 "|SOC_W_PCM|PCM_MM_reg:comb_3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.WAIT PCM_MM_reg.sv(24) " "Can't resolve multiple constant drivers for net \"next_state.WAIT\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802842 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PCM_MM_reg.sv(11) " "Constant driver at PCM_MM_reg.sv(11)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 11 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1417755802842 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.CONFLICT PCM_MM_reg.sv(24) " "Can't resolve multiple constant drivers for net \"next_state.CONFLICT\" at PCM_MM_reg.sv(24)" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417755802842 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PCM_MM_reg:comb_3 " "Can't elaborate user hierarchy \"PCM_MM_reg:comb_3\"" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "comb_3" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 99 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417755802842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/ECE385/finalProj/output_files/SOC_W_PCM.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/ECE385/finalProj/output_files/SOC_W_PCM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417755802937 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417755803538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 04 23:03:23 2014 " "Processing ended: Thu Dec 04 23:03:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417755803538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417755803538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417755803538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417755803538 ""}
