INFO: [VRFC 10-163] Analyzing VHDL file "/home/tutel/DigitalDesign/synch_FIFO/synch_FIFO.srcs/sources_1/new/synch_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synch_FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tutel/DigitalDesign/synch_FIFO/synch_FIFO.srcs/sim_1/new/synch_fifo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synch_fifo_tb'
