parent	,	V_34
IRQ_NOREQUEST	,	V_10
__iomem	,	T_2
num	,	V_3
sirfsoc_handle_irq	,	F_4
writel_relaxed	,	F_11
irq_gc_mask_clr_bit	,	V_22
IRQ_NOPROBE	,	V_11
u32	,	T_4
sirfsoc_irqdomain	,	V_15
ret	,	V_8
sirfsoc_alloc_gc	,	F_1
"unable to map intc cpu registers\n"	,	L_2
irq_domain_add_linear	,	F_10
pt_regs	,	V_28
clr	,	V_9
sirfsoc_irq_init	,	F_7
handle_domain_irq	,	F_6
sirfsoc_irq_st	,	V_40
irq_get_domain_generic_chip	,	F_3
panic	,	F_9
readl_relaxed	,	F_5
sirfsoc_irq_suspend	,	F_13
level1	,	V_44
level0	,	V_43
sirfsoc_irq_syscore_ops	,	V_45
irq_mask	,	V_21
"irq_sirfsoc"	,	L_1
np	,	V_33
IRQ_NOAUTOEN	,	V_12
__exception_irq_entry	,	T_3
IRQ_LEVEL	,	V_14
chip_types	,	V_19
irq_alloc_domain_generic_chips	,	F_2
SIRFSOC_INIT_IRQ_ID	,	V_31
irq_chip_type	,	V_6
handle_level_irq	,	V_16
device_node	,	V_32
SIRFSOC_INT_RISC_MASK0	,	V_27
IRQ_GC_INIT_MASK_CACHE	,	V_17
SIRFSOC_INT_RISC_MASK1	,	V_39
irq_start	,	V_2
host_data	,	V_29
irq_chip_generic	,	V_4
irqstat	,	V_30
reg_base	,	V_18
sirfsoc_irq_pm_init	,	F_15
gc	,	V_5
irq_generic_chip_ops	,	V_36
mask	,	V_26
irq_gc_mask_set_bit	,	V_24
chip	,	V_20
set_handle_irq	,	F_12
set	,	V_13
mask1	,	V_42
irq_unmask	,	V_23
mask0	,	V_41
regs	,	V_25
ct	,	V_7
SIRFSOC_NUM_IRQS	,	V_35
sirfsoc_irq_resume	,	F_14
SIRFSOC_INT_RISC_LEVEL0	,	V_37
SIRFSOC_INT_RISC_LEVEL1	,	V_38
__init	,	T_1
of_iomap	,	F_8
register_syscore_ops	,	F_16
base	,	V_1
