*** April 21 2024 Status ***

Project complete. Full github update after final exams.  Final layout:
![](https://github.com/taylortempleton/64bit_CAM/blob/main/CAMLayout.png)

********



# 64-bit Content Addressable Memory

## Project Summary

Output: Design a 64-bit Content Addressable Memory.

Purpose: Build understanding content addressable memory optimize design for delay, power and area, physically verify (pass DRC & LVS), extract and simulate layout parasitics (LPE)

Tools: Synopsys Custom Compiler, HSPICE,  StarRC, Linux



## Milestone #1
-Review of design options to be explored (logic styles and circuit topologies for bit-cells, decoders and flipflops)
-First pass floor plan

3/25 Draft planning diagrams for data+control signals:

![](https://github.com/taylortempleton/64bit_CAM/blob/main/ECE546_Milestone1_FloorPlan_Draft_01.svg)
![](https://github.com/taylortempleton/64bit_CAM/blob/main/ECE546_Milestone1_FloorPlan_Draft_02.svg)
![](https://github.com/taylortempleton/64bit_CAM/blob/main/ECE546_Milestone1_FloorPlan_Draft_03.svg)



## Milestone #2
(Due 4/4)


## Final Submission
(Due 4/23)




-----------------

## Instructions


