mem_init(pri_mem, 0x80000000, 0x1000, ALL_ZERO);
mem_load(pri_mem, 0x80000000, "pdp_8x8x64_2x2_ave_int8_0_in.dat");
mem_init(pri_mem, 0x80100000, 0x1000, ALL_ZERO);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x7);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x701c07);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x7);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x101);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x3f);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x1100);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x8000);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x8000);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x7);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0x7);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x701c07);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0x701c07);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x7);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0x7);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x10);
reg_write(NVDLA_PDP_RDMA.D_FLYING_MODE_0, 0x1);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x3f);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0x3f);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80100000);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
intr_notify(PDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x80100000, 0x1000, 0xbad56856);
