
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 14:02:18 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.7 seconds. CPU system time: 1.54 seconds. Elapsed time: 20.66 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,510 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 101,881 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,430 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,576 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 25>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_dummy.cpp:213:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (firmware/hls_dummy.cpp:380:23) in function 'hls_dummy' completely with a factor of 25 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_dummy.cpp:213:23) in function 'sparse_relu<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 41.52 seconds. CPU system time: 1.19 seconds. Elapsed time: 50.41 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.592 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>'
	 'sparse_relu<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1>'
	 'Block_entry2733_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:187:59) to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>'... converting 4201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1>' (firmware/hls_dummy.cpp:141:34)...1175 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.54 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 3 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 25>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_fixed<10, 2, 5, 3, 0>, ap_fixed<10, 2, 5, 3, 0>, 25, 1>' to 'sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 105.73 seconds. CPU system time: 0.5 seconds. Elapsed time: 106.68 seconds; current allocated memory: 2.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.1 seconds. CPU system time: 0.25 seconds. Elapsed time: 13.83 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_fixed<10, 2, 5, 3, 0>, ap_fixed<10, 2, 5, 3, 0>, 25, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_fixed<10, 2, 5, 3, 0>, ap_fixed<10, 2, 5, 3, 0>, 25, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.43 seconds; current allocated memory: 2.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry2733_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.41 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' is 9500 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.85 seconds. CPU system time: 0.57 seconds. Elapsed time: 9.04 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 78.69 seconds. CPU system time: 2.72 seconds. Elapsed time: 83.06 seconds; current allocated memory: 2.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry2733_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry2733_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_16_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_17_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_18_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_19_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_20_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_21_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_22_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_23_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_24_U(hls_dummy_fifo_w9_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.18 seconds. Elapsed time: 19.23 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 44.82 seconds. CPU system time: 0.39 seconds. Elapsed time: 45.96 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.85 seconds; current allocated memory: 2.896 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 333.49 seconds. CPU system time: 8.48 seconds. Elapsed time: 394.08 seconds; current allocated memory: 1.422 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m34s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.551 ; gain = 114.023 ; free physical = 187813 ; free virtual = 377274
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37542
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.039 ; gain = 407.617 ; free physical = 205854 ; free virtual = 395435
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry2733_proc' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry2733_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry2733_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry2733_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w9_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w9_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w9_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w9_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w9_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w9_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w9_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w9_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/relu/relu-p25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w9_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3392.102 ; gain = 959.680 ; free physical = 205075 ; free virtual = 394833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.102 ; gain = 959.680 ; free physical = 205048 ; free virtual = 394846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 4226.430 ; gain = 1794.008 ; free physical = 209119 ; free virtual = 399138
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 25    
	   2 Input   10 Bit       Adders := 100   
	   3 Input   10 Bit       Adders := 100   
	  11 Input   10 Bit       Adders := 25    
	   4 Input   10 Bit       Adders := 25    
	   3 Input    5 Bit       Adders := 1200  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 250   
+---XORs : 
	   2 Input      1 Bit         XORs := 3251  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 551   
	                9 Bit    Registers := 100   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 151   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 125   
	                1 Bit    Registers := 3382  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 1466  
	   3 Input   10 Bit        Muxes := 575   
	   4 Input   10 Bit        Muxes := 25    
	   5 Input    9 Bit        Muxes := 600   
	   2 Input    9 Bit        Muxes := 875   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 248   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 127   
	   2 Input    1 Bit        Muxes := 1120  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[9]' (FDRE) to 'select_ln148_911_reg_182742_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[8]' (FDRE) to 'select_ln148_911_reg_182742_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[7]' (FDRE) to 'select_ln148_911_reg_182742_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[6]' (FDRE) to 'select_ln148_911_reg_182742_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_911_reg_182747_reg[6]' (FDE) to 'select_ln144_911_reg_182747_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[5]' (FDRE) to 'select_ln148_911_reg_182742_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[3]' (FDRE) to 'select_ln148_911_reg_182742_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_911_reg_182742_reg[2]' (FDRE) to 'select_ln148_911_reg_182742_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_911_reg_182747_reg[2]' (FDS) to 'select_ln144_1103_reg_185859_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[9]' (FDRE) to 'select_ln148_815_reg_181078_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[8]' (FDRE) to 'select_ln148_815_reg_181078_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[7]' (FDRE) to 'select_ln148_815_reg_181078_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[6]' (FDRE) to 'select_ln148_815_reg_181078_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_815_reg_181083_reg[6]' (FDE) to 'select_ln144_815_reg_181083_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[5]' (FDRE) to 'select_ln148_815_reg_181078_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[3]' (FDRE) to 'select_ln148_815_reg_181078_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_815_reg_181078_reg[2]' (FDRE) to 'select_ln148_815_reg_181078_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_815_reg_181083_reg[2]' (FDS) to 'select_ln144_1103_reg_185859_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[9]' (FDRE) to 'select_ln148_767_reg_180219_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[8]' (FDRE) to 'select_ln148_767_reg_180219_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[7]' (FDRE) to 'select_ln148_767_reg_180219_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[6]' (FDRE) to 'select_ln148_767_reg_180219_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_767_reg_180224_reg[6]' (FDE) to 'select_ln144_767_reg_180224_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[5]' (FDRE) to 'select_ln148_767_reg_180219_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[3]' (FDRE) to 'select_ln148_767_reg_180219_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_767_reg_180219_reg[2]' (FDRE) to 'select_ln148_767_reg_180219_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_767_reg_180224_reg[2]' (FDS) to 'select_ln144_1103_reg_185859_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[9]' (FDRE) to 'select_ln148_287_reg_170639_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[8]' (FDRE) to 'select_ln148_287_reg_170639_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[7]' (FDRE) to 'select_ln148_287_reg_170639_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[6]' (FDRE) to 'select_ln148_287_reg_170639_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_287_reg_170644_reg[6]' (FDE) to 'select_ln144_287_reg_170644_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[5]' (FDRE) to 'select_ln148_287_reg_170639_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[3]' (FDRE) to 'select_ln148_287_reg_170639_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_287_reg_170639_reg[2]' (FDRE) to 'select_ln148_287_reg_170639_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_287_reg_170644_reg[2]' (FDS) to 'select_ln144_1103_reg_185859_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[0]' (FDRE) to 'select_ln148_1103_reg_185854_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[1]' (FDRE) to 'select_ln148_1103_reg_185854_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1103_reg_185859_reg[1]' (FDE) to 'select_ln144_1103_reg_185859_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[2]' (FDRE) to 'select_ln148_1103_reg_185854_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1103_reg_185859_reg[2]' (FDS) to 'select_ln144_1007_reg_184339_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[3]' (FDRE) to 'select_ln148_1103_reg_185854_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[4]' (FDRE) to 'select_ln148_1103_reg_185854_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[5]' (FDRE) to 'select_ln148_1103_reg_185854_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1103_reg_185854_reg[7]' (FDRE) to 'select_ln148_1103_reg_185854_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[0]' (FDRE) to 'select_ln148_1007_reg_184334_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[1]' (FDRE) to 'select_ln148_1007_reg_184334_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1007_reg_184339_reg[1]' (FDE) to 'select_ln144_1007_reg_184339_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[2]' (FDRE) to 'select_ln148_1007_reg_184334_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1007_reg_184339_reg[2]' (FDS) to 'select_ln144_623_reg_177539_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[3]' (FDRE) to 'select_ln148_1007_reg_184334_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[4]' (FDRE) to 'select_ln148_1007_reg_184334_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[5]' (FDRE) to 'select_ln148_1007_reg_184334_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_1007_reg_184334_reg[7]' (FDRE) to 'select_ln148_1007_reg_184334_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[0]' (FDRE) to 'select_ln148_959_reg_183547_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[1]' (FDRE) to 'select_ln148_959_reg_183547_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_959_reg_183552_reg[1]' (FDE) to 'select_ln144_959_reg_183552_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[2]' (FDRE) to 'select_ln148_959_reg_183547_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_959_reg_183552_reg[2]' (FDS) to 'select_ln144_623_reg_177539_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[3]' (FDRE) to 'select_ln148_959_reg_183547_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[4]' (FDRE) to 'select_ln148_959_reg_183547_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[5]' (FDRE) to 'select_ln148_959_reg_183547_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_959_reg_183547_reg[7]' (FDRE) to 'select_ln148_959_reg_183547_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[0]' (FDRE) to 'select_ln148_623_reg_177534_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[1]' (FDRE) to 'select_ln148_623_reg_177534_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_623_reg_177539_reg[1]' (FDE) to 'select_ln144_623_reg_177539_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[2]' (FDRE) to 'select_ln148_623_reg_177534_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_623_reg_177539_reg[2]' (FDS) to 'select_ln144_527_reg_175659_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[3]' (FDRE) to 'select_ln148_623_reg_177534_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[4]' (FDRE) to 'select_ln148_623_reg_177534_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[5]' (FDRE) to 'select_ln148_623_reg_177534_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_623_reg_177534_reg[7]' (FDRE) to 'select_ln148_623_reg_177534_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[0]' (FDRE) to 'select_ln148_575_reg_176603_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[1]' (FDRE) to 'select_ln148_575_reg_176603_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_575_reg_176608_reg[1]' (FDE) to 'select_ln144_575_reg_176608_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[2]' (FDRE) to 'select_ln148_575_reg_176603_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_575_reg_176608_reg[2]' (FDS) to 'select_ln144_527_reg_175659_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[3]' (FDRE) to 'select_ln148_575_reg_176603_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[4]' (FDRE) to 'select_ln148_575_reg_176603_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[5]' (FDRE) to 'select_ln148_575_reg_176603_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_575_reg_176603_reg[7]' (FDRE) to 'select_ln148_575_reg_176603_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[0]' (FDRE) to 'select_ln148_527_reg_175654_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[1]' (FDRE) to 'select_ln148_527_reg_175654_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_527_reg_175659_reg[1]' (FDE) to 'select_ln144_527_reg_175659_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[2]' (FDRE) to 'select_ln148_527_reg_175654_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln144_527_reg_175659_reg[2]' (FDS) to 'select_ln144_479_reg_174692_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[3]' (FDRE) to 'select_ln148_527_reg_175654_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[4]' (FDRE) to 'select_ln148_527_reg_175654_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[5]' (FDRE) to 'select_ln148_527_reg_175654_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_527_reg_175654_reg[7]' (FDRE) to 'select_ln148_527_reg_175654_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[0]' (FDRE) to 'select_ln148_479_reg_174687_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[1]' (FDRE) to 'select_ln148_479_reg_174687_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln144_479_reg_174692_reg[1]' (FDE) to 'select_ln144_479_reg_174692_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[2]' (FDRE) to 'select_ln148_479_reg_174687_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_479_reg_174692_reg[2] )
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[3]' (FDRE) to 'select_ln148_479_reg_174687_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[4]' (FDRE) to 'select_ln148_479_reg_174687_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[5]' (FDRE) to 'select_ln148_479_reg_174687_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln148_479_reg_174687_reg[7]' (FDRE) to 'select_ln148_479_reg_174687_reg[9]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_397_reg_180652_reg[0]' (FDE) to 'icmp_ln141_654_reg_178048_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_794_reg_180637_reg[0]' (FDE) to 'icmp_ln147_327_reg_178081_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_191_reg_168512_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_863_reg_181924_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_335_reg_171683_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_143_reg_167419_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_671_reg_178452_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i139_i_i_reg_9218_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_9158_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\reg_2858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_reg_9378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_25_fu_1398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_24_fu_1394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_23_fu_1390_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_22_fu_1386_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_21_fu_1382_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_20_fu_1378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_19_fu_1374_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_18_fu_1370_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_17_fu_1366_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_16_fu_1362_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_15_fu_1358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_14_fu_1354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_13_fu_1350_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_12_fu_1346_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_11_fu_1342_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_10_fu_1338_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_9_fu_1334_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_8_fu_1330_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_7_fu_1326_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_6_fu_1322_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_5_fu_1318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_4_fu_1314_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_3_fu_1310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_2_fu_1306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_1_fu_1302_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry2733_proc_U0/\layer2_out_0_preg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry2733_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry2733_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:01 . Memory (MB): peak = 4265.820 ; gain = 1833.398 ; free physical = 179506 ; free virtual = 391603
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 4320.914 ; gain = 1888.492 ; free physical = 178897 ; free virtual = 391233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 4332.840 ; gain = 1900.418 ; free physical = 177516 ; free virtual = 390038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:38 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 197460 ; free virtual = 389593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:39 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 197460 ; free virtual = 389597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:03:58 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 197128 ; free virtual = 389469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:04:05 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 196369 ; free virtual = 388791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:04:09 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 195629 ; free virtual = 388083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:46 ; elapsed = 00:04:11 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 195054 ; free virtual = 387527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  6700|
|3     |LUT1   |  1987|
|4     |LUT2   | 20813|
|5     |LUT3   |  9265|
|6     |LUT4   | 21931|
|7     |LUT5   |  3166|
|8     |LUT6   | 43142|
|9     |MUXF7  |    14|
|10    |FDRE   |  9970|
|11    |FDSE   |   377|
|12    |IBUF   |  1004|
|13    |OBUF   |   278|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                     |Cells  |
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                           | 118648|
|2     |  Block_entry2733_proc_U0                                            |hls_dummy_Block_entry2733_proc                                             |    225|
|3     |  sparse_arr_feat_act1_out_10_U                                      |hls_dummy_fifo_w9_d2_S                                                     |     47|
|4     |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_842                                        |     37|
|5     |  sparse_arr_feat_act1_out_11_U                                      |hls_dummy_fifo_w9_d2_S_0                                                   |     46|
|6     |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_841                                        |     37|
|7     |  sparse_arr_feat_act1_out_12_U                                      |hls_dummy_fifo_w9_d2_S_1                                                   |     46|
|8     |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_840                                        |     37|
|9     |  sparse_arr_feat_act1_out_13_U                                      |hls_dummy_fifo_w9_d2_S_2                                                   |     46|
|10    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_839                                        |     37|
|11    |  sparse_arr_feat_act1_out_14_U                                      |hls_dummy_fifo_w9_d2_S_3                                                   |     47|
|12    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_838                                        |     37|
|13    |  sparse_arr_feat_act1_out_15_U                                      |hls_dummy_fifo_w9_d2_S_4                                                   |     47|
|14    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_837                                        |     37|
|15    |  sparse_arr_feat_act1_out_16_U                                      |hls_dummy_fifo_w9_d2_S_5                                                   |     48|
|16    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_836                                        |     37|
|17    |  sparse_arr_feat_act1_out_17_U                                      |hls_dummy_fifo_w9_d2_S_6                                                   |     46|
|18    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_835                                        |     37|
|19    |  sparse_arr_feat_act1_out_18_U                                      |hls_dummy_fifo_w9_d2_S_7                                                   |     48|
|20    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_834                                        |     37|
|21    |  sparse_arr_feat_act1_out_19_U                                      |hls_dummy_fifo_w9_d2_S_8                                                   |     46|
|22    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_833                                        |     37|
|23    |  sparse_arr_feat_act1_out_1_U                                       |hls_dummy_fifo_w9_d2_S_9                                                   |     47|
|24    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_832                                        |     37|
|25    |  sparse_arr_feat_act1_out_20_U                                      |hls_dummy_fifo_w9_d2_S_10                                                  |     46|
|26    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_831                                        |     37|
|27    |  sparse_arr_feat_act1_out_21_U                                      |hls_dummy_fifo_w9_d2_S_11                                                  |     48|
|28    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_830                                        |     37|
|29    |  sparse_arr_feat_act1_out_22_U                                      |hls_dummy_fifo_w9_d2_S_12                                                  |     47|
|30    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_829                                        |     37|
|31    |  sparse_arr_feat_act1_out_23_U                                      |hls_dummy_fifo_w9_d2_S_13                                                  |     46|
|32    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_828                                        |     37|
|33    |  sparse_arr_feat_act1_out_24_U                                      |hls_dummy_fifo_w9_d2_S_14                                                  |     46|
|34    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_827                                        |     37|
|35    |  sparse_arr_feat_act1_out_2_U                                       |hls_dummy_fifo_w9_d2_S_15                                                  |     46|
|36    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_826                                        |     37|
|37    |  sparse_arr_feat_act1_out_3_U                                       |hls_dummy_fifo_w9_d2_S_16                                                  |     48|
|38    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_825                                        |     37|
|39    |  sparse_arr_feat_act1_out_4_U                                       |hls_dummy_fifo_w9_d2_S_17                                                  |     47|
|40    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_824                                        |     37|
|41    |  sparse_arr_feat_act1_out_5_U                                       |hls_dummy_fifo_w9_d2_S_18                                                  |     47|
|42    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_823                                        |     37|
|43    |  sparse_arr_feat_act1_out_6_U                                       |hls_dummy_fifo_w9_d2_S_19                                                  |     46|
|44    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_822                                        |     37|
|45    |  sparse_arr_feat_act1_out_7_U                                       |hls_dummy_fifo_w9_d2_S_20                                                  |     48|
|46    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_821                                        |     37|
|47    |  sparse_arr_feat_act1_out_8_U                                       |hls_dummy_fifo_w9_d2_S_21                                                  |     47|
|48    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_820                                        |     37|
|49    |  sparse_arr_feat_act1_out_9_U                                       |hls_dummy_fifo_w9_d2_S_22                                                  |     46|
|50    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg_819                                        |     37|
|51    |  sparse_arr_feat_act1_out_U                                         |hls_dummy_fifo_w9_d2_S_23                                                  |     50|
|52    |    U_hls_dummy_fifo_w9_d2_S_ShiftReg                                |hls_dummy_fifo_w9_d2_S_ShiftReg                                            |     37|
|53    |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                    |     40|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_818                                       |     30|
|55    |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_24                                                 |     39|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_817                                       |     30|
|57    |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_25                                                 |     39|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_816                                       |     30|
|59    |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_26                                                 |     39|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_815                                       |     30|
|61    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_27                                                 |     41|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_814                                       |     30|
|63    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_28                                                 |     40|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_813                                       |     30|
|65    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_29                                                 |     39|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_812                                       |     30|
|67    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_30                                                 |     40|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_811                                       |     30|
|69    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_31                                                 |     40|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_810                                       |     30|
|71    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_32                                                 |     39|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_809                                       |     30|
|73    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_33                                                 |     41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_808                                       |     30|
|75    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_34                                                 |     39|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_807                                       |     30|
|77    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_35                                                 |     40|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_806                                       |     30|
|79    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_36                                                 |     40|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_805                                       |     30|
|81    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_37                                                 |     39|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_804                                       |     30|
|83    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_38                                                 |     39|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_803                                       |     30|
|85    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_39                                                 |     39|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_802                                       |     30|
|87    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_40                                                 |     40|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_801                                       |     30|
|89    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_41                                                 |     40|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_800                                       |     30|
|91    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_42                                                 |     39|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_799                                       |     30|
|93    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_43                                                 |     39|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_798                                       |     30|
|95    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_44                                                 |     41|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_797                                       |     30|
|97    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_45                                                 |     39|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_796                                       |     30|
|99    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_46                                                 |     43|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_795                                       |     30|
|101   |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_47                                                 |     70|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_794                                       |     30|
|103   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_48                                                 |   1634|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_793                                       |   1623|
|105   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_49                                                 |   1623|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_792                                       |   1614|
|107   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_50                                                 |   1624|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_791                                       |   1614|
|109   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_51                                                 |   1627|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_790                                       |   1617|
|111   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_52                                                 |   1626|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_789                                       |   1617|
|113   |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_53                                                 |   1629|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_788                                       |   1620|
|115   |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_54                                                 |   1626|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_787                                       |   1617|
|117   |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_55                                                 |   1627|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_786                                       |   1617|
|119   |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_56                                                 |   1626|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_785                                       |   1617|
|121   |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_57                                                 |   1632|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_784                                       |   1623|
|123   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_58                                                 |   1632|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_783                                       |   1623|
|125   |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_59                                                 |   1631|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_782                                       |   1620|
|127   |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_60                                                 |   1626|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_781                                       |   1617|
|129   |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_61                                                 |   1617|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_780                                       |   1608|
|131   |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_62                                                 |   1621|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_779                                       |   1612|
|133   |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_63                                                 |   1549|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_778                                       |   1538|
|135   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_64                                                 |   1629|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_777                                       |   1620|
|137   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_65                                                 |   1632|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_776                                       |   1623|
|139   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_66                                                 |   1622|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_775                                       |   1611|
|141   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_67                                                 |   1623|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_774                                       |   1614|
|143   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_68                                                 |   1621|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_773                                       |   1611|
|145   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_69                                                 |   1621|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_772                                       |   1612|
|147   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_70                                                 |   1632|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_771                                       |   1623|
|149   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_71                                                 |   1631|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_770                                       |   1620|
|151   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_72                                                 |   1660|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |   1651|
|153   |  sparse_arr_hash_reduce_out_10_U                                    |hls_dummy_fifo_w4_d2_S                                                     |    135|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_769                                        |    126|
|155   |  sparse_arr_hash_reduce_out_11_U                                    |hls_dummy_fifo_w4_d2_S_73                                                  |    204|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_768                                        |    193|
|157   |  sparse_arr_hash_reduce_out_12_U                                    |hls_dummy_fifo_w4_d2_S_74                                                  |    175|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_767                                        |    166|
|159   |  sparse_arr_hash_reduce_out_13_U                                    |hls_dummy_fifo_w4_d2_S_75                                                  |    165|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_766                                        |    156|
|161   |  sparse_arr_hash_reduce_out_14_U                                    |hls_dummy_fifo_w4_d2_S_76                                                  |    156|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_765                                        |    147|
|163   |  sparse_arr_hash_reduce_out_15_U                                    |hls_dummy_fifo_w4_d2_S_77                                                  |    176|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_764                                        |    167|
|165   |  sparse_arr_hash_reduce_out_16_U                                    |hls_dummy_fifo_w4_d2_S_78                                                  |    164|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_763                                        |    152|
|167   |  sparse_arr_hash_reduce_out_17_U                                    |hls_dummy_fifo_w4_d2_S_79                                                  |    164|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_762                                        |    155|
|169   |  sparse_arr_hash_reduce_out_18_U                                    |hls_dummy_fifo_w4_d2_S_80                                                  |    152|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_761                                        |    143|
|171   |  sparse_arr_hash_reduce_out_19_U                                    |hls_dummy_fifo_w4_d2_S_81                                                  |    197|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_760                                        |    187|
|173   |  sparse_arr_hash_reduce_out_1_U                                     |hls_dummy_fifo_w4_d2_S_82                                                  |    162|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_759                                        |    153|
|175   |  sparse_arr_hash_reduce_out_20_U                                    |hls_dummy_fifo_w4_d2_S_83                                                  |    145|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_758                                        |    135|
|177   |  sparse_arr_hash_reduce_out_21_U                                    |hls_dummy_fifo_w4_d2_S_84                                                  |    180|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_757                                        |    171|
|179   |  sparse_arr_hash_reduce_out_22_U                                    |hls_dummy_fifo_w4_d2_S_85                                                  |    173|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_756                                        |    164|
|181   |  sparse_arr_hash_reduce_out_23_U                                    |hls_dummy_fifo_w4_d2_S_86                                                  |    172|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_755                                        |    162|
|183   |  sparse_arr_hash_reduce_out_24_U                                    |hls_dummy_fifo_w4_d2_S_87                                                  |    120|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_754                                        |    111|
|185   |  sparse_arr_hash_reduce_out_25_U                                    |hls_dummy_fifo_w4_d2_S_88                                                  |    126|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_753                                        |    117|
|187   |  sparse_arr_hash_reduce_out_26_U                                    |hls_dummy_fifo_w4_d2_S_89                                                  |    105|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_752                                        |     96|
|189   |  sparse_arr_hash_reduce_out_27_U                                    |hls_dummy_fifo_w4_d2_S_90                                                  |    133|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_751                                        |    122|
|191   |  sparse_arr_hash_reduce_out_28_U                                    |hls_dummy_fifo_w4_d2_S_91                                                  |    154|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_750                                        |    145|
|193   |  sparse_arr_hash_reduce_out_29_U                                    |hls_dummy_fifo_w4_d2_S_92                                                  |    171|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_749                                        |    162|
|195   |  sparse_arr_hash_reduce_out_2_U                                     |hls_dummy_fifo_w4_d2_S_93                                                  |    121|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_748                                        |    112|
|197   |  sparse_arr_hash_reduce_out_30_U                                    |hls_dummy_fifo_w4_d2_S_94                                                  |    143|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_747                                        |    132|
|199   |  sparse_arr_hash_reduce_out_31_U                                    |hls_dummy_fifo_w4_d2_S_95                                                  |    179|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_746                                        |    170|
|201   |  sparse_arr_hash_reduce_out_32_U                                    |hls_dummy_fifo_w4_d2_S_96                                                  |    144|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_745                                        |    134|
|203   |  sparse_arr_hash_reduce_out_33_U                                    |hls_dummy_fifo_w4_d2_S_97                                                  |    195|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_744                                        |    186|
|205   |  sparse_arr_hash_reduce_out_34_U                                    |hls_dummy_fifo_w4_d2_S_98                                                  |    161|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_743                                        |    152|
|207   |  sparse_arr_hash_reduce_out_35_U                                    |hls_dummy_fifo_w4_d2_S_99                                                  |    183|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_742                                        |    172|
|209   |  sparse_arr_hash_reduce_out_36_U                                    |hls_dummy_fifo_w4_d2_S_100                                                 |    160|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_741                                        |    151|
|211   |  sparse_arr_hash_reduce_out_37_U                                    |hls_dummy_fifo_w4_d2_S_101                                                 |    202|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_740                                        |    193|
|213   |  sparse_arr_hash_reduce_out_38_U                                    |hls_dummy_fifo_w4_d2_S_102                                                 |    158|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_739                                        |    148|
|215   |  sparse_arr_hash_reduce_out_39_U                                    |hls_dummy_fifo_w4_d2_S_103                                                 |    169|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_738                                        |    160|
|217   |  sparse_arr_hash_reduce_out_3_U                                     |hls_dummy_fifo_w4_d2_S_104                                                 |    123|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_737                                        |    113|
|219   |  sparse_arr_hash_reduce_out_40_U                                    |hls_dummy_fifo_w4_d2_S_105                                                 |    159|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_736                                        |    150|
|221   |  sparse_arr_hash_reduce_out_41_U                                    |hls_dummy_fifo_w4_d2_S_106                                                 |    186|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_735                                        |    177|
|223   |  sparse_arr_hash_reduce_out_42_U                                    |hls_dummy_fifo_w4_d2_S_107                                                 |    177|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_734                                        |    168|
|225   |  sparse_arr_hash_reduce_out_43_U                                    |hls_dummy_fifo_w4_d2_S_108                                                 |    172|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_733                                        |    161|
|227   |  sparse_arr_hash_reduce_out_44_U                                    |hls_dummy_fifo_w4_d2_S_109                                                 |    188|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_732                                        |    179|
|229   |  sparse_arr_hash_reduce_out_45_U                                    |hls_dummy_fifo_w4_d2_S_110                                                 |    202|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_731                                        |    191|
|231   |  sparse_arr_hash_reduce_out_46_U                                    |hls_dummy_fifo_w4_d2_S_111                                                 |    145|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_730                                        |    136|
|233   |  sparse_arr_hash_reduce_out_47_U                                    |hls_dummy_fifo_w4_d2_S_112                                                 |    132|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_729                                        |    123|
|235   |  sparse_arr_hash_reduce_out_48_U                                    |hls_dummy_fifo_w4_d2_S_113                                                 |    163|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_728                                        |    153|
|237   |  sparse_arr_hash_reduce_out_49_U                                    |hls_dummy_fifo_w4_d2_S_114                                                 |    239|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_727                                        |    230|
|239   |  sparse_arr_hash_reduce_out_4_U                                     |hls_dummy_fifo_w4_d2_S_115                                                 |    113|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_726                                        |    103|
|241   |  sparse_arr_hash_reduce_out_5_U                                     |hls_dummy_fifo_w4_d2_S_116                                                 |    121|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_725                                        |    112|
|243   |  sparse_arr_hash_reduce_out_6_U                                     |hls_dummy_fifo_w4_d2_S_117                                                 |    143|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_724                                        |    134|
|245   |  sparse_arr_hash_reduce_out_7_U                                     |hls_dummy_fifo_w4_d2_S_118                                                 |    176|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_723                                        |    166|
|247   |  sparse_arr_hash_reduce_out_8_U                                     |hls_dummy_fifo_w4_d2_S_119                                                 |    129|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_722                                        |    120|
|249   |  sparse_arr_hash_reduce_out_9_U                                     |hls_dummy_fifo_w4_d2_S_120                                                 |    188|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_721                                        |    179|
|251   |  sparse_arr_hash_reduce_out_U                                       |hls_dummy_fifo_w4_d2_S_121                                                 |    136|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |    126|
|253   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_s |  60886|
|254   |    mul_10s_10s_18_1_1_U10                                           |hls_dummy_mul_10s_10s_18_1_1                                               |    123|
|255   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_122                                           |     72|
|256   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_123                                           |     73|
|257   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_124                                           |     72|
|258   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_125                                           |     93|
|259   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_126                                           |     87|
|260   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_127                                           |     76|
|261   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_128                                           |     91|
|262   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_129                                           |     73|
|263   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_130                                           |     72|
|264   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_131                                           |     91|
|265   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_132                                           |    114|
|266   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_133                                           |     88|
|267   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_134                                           |     72|
|268   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_135                                           |    106|
|269   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_136                                           |     84|
|270   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_137                                           |     72|
|271   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_138                                           |     81|
|272   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_139                                           |     87|
|273   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_140                                           |     99|
|274   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_141                                           |     91|
|275   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_142                                           |     84|
|276   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_143                                           |    113|
|277   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_144                                           |     72|
|278   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_145                                           |     72|
|279   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_146                                           |     73|
|280   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_147                                           |     87|
|281   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_148                                           |     72|
|282   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_149                                           |     73|
|283   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_150                                           |     87|
|284   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_151                                           |     84|
|285   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_152                                           |     72|
|286   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_153                                           |     76|
|287   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_154                                           |    132|
|288   |    mul_10s_10s_18_1_1_U130                                          |hls_dummy_mul_10s_10s_18_1_1_155                                           |    100|
|289   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_156                                           |     82|
|290   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_157                                           |     82|
|291   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_158                                           |     91|
|292   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_159                                           |     88|
|293   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_160                                           |     83|
|294   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_161                                           |    100|
|295   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_162                                           |     84|
|296   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_163                                           |     72|
|297   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_164                                           |     81|
|298   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_165                                           |    105|
|299   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_166                                           |     87|
|300   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_167                                           |     99|
|301   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_168                                           |     91|
|302   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_169                                           |     99|
|303   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_170                                           |     81|
|304   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_171                                           |     72|
|305   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_172                                           |     73|
|306   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_173                                           |     81|
|307   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_174                                           |     72|
|308   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_175                                           |     73|
|309   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_176                                           |    122|
|310   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_177                                           |     72|
|311   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_178                                           |     84|
|312   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_179                                           |     81|
|313   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_180                                           |     76|
|314   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_181                                           |     91|
|315   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_182                                           |     82|
|316   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_183                                           |     72|
|317   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_184                                           |    100|
|318   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_185                                           |     73|
|319   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_186                                           |     72|
|320   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_187                                           |    123|
|321   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_188                                           |    106|
|322   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_189                                           |     84|
|323   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_190                                           |     72|
|324   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_191                                           |     81|
|325   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_192                                           |    102|
|326   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_193                                           |     90|
|327   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_194                                           |     91|
|328   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_195                                           |     99|
|329   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_196                                           |     81|
|330   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_197                                           |     72|
|331   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_198                                           |    116|
|332   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_199                                           |     73|
|333   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_200                                           |     87|
|334   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_201                                           |     72|
|335   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_202                                           |     73|
|336   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_203                                           |     72|
|337   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_204                                           |     99|
|338   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_205                                           |     81|
|339   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_206                                           |     72|
|340   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_207                                           |    100|
|341   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_208                                           |     82|
|342   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_209                                           |    104|
|343   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_210                                           |     87|
|344   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_211                                           |    100|
|345   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_212                                           |     73|
|346   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_213                                           |     72|
|347   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_214                                           |     91|
|348   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_215                                           |     84|
|349   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_216                                           |     87|
|350   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_217                                           |     81|
|351   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_218                                           |     88|
|352   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_219                                           |     91|
|353   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_220                                           |    113|
|354   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_221                                           |     91|
|355   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_222                                           |     84|
|356   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_223                                           |     87|
|357   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_224                                           |     72|
|358   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_225                                           |     82|
|359   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_226                                           |     81|
|360   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_227                                           |     72|
|361   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_228                                           |     73|
|362   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_229                                           |     72|
|363   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_230                                           |     93|
|364   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_231                                           |    137|
|365   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_232                                           |     72|
|366   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_233                                           |     76|
|367   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_234                                           |    100|
|368   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_235                                           |     82|
|369   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_236                                           |     81|
|370   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_237                                           |    100|
|371   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_238                                           |     73|
|372   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_239                                           |     81|
|373   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_240                                           |     91|
|374   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_241                                           |     84|
|375   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_242                                           |    122|
|376   |    mul_10s_10s_18_1_1_U210                                          |hls_dummy_mul_10s_10s_18_1_1_243                                           |     72|
|377   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_244                                           |     81|
|378   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_245                                           |     87|
|379   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_246                                           |    105|
|380   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_247                                           |     91|
|381   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_248                                           |     84|
|382   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_249                                           |     72|
|383   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_250                                           |     72|
|384   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_251                                           |     82|
|385   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_252                                           |     81|
|386   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_253                                           |    123|
|387   |    mul_10s_10s_18_1_1_U220                                          |hls_dummy_mul_10s_10s_18_1_1_254                                           |     72|
|388   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_255                                           |     73|
|389   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_256                                           |     72|
|390   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_257                                           |     99|
|391   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_258                                           |     72|
|392   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_259                                           |     76|
|393   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_260                                           |    100|
|394   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_261                                           |     82|
|395   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_262                                           |     81|
|396   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_263                                           |    100|
|397   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_264                                           |    116|
|398   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_265                                           |     73|
|399   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_266                                           |     81|
|400   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_267                                           |     91|
|401   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_268                                           |     84|
|402   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_269                                           |     72|
|403   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_270                                           |     72|
|404   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_271                                           |     87|
|405   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_272                                           |     99|
|406   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_273                                           |     91|
|407   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_274                                           |     84|
|408   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_275                                           |    113|
|409   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_276                                           |     72|
|410   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_277                                           |     72|
|411   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_278                                           |     73|
|412   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_279                                           |     81|
|413   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_280                                           |     72|
|414   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_281                                           |     73|
|415   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_282                                           |     72|
|416   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_283                                           |     93|
|417   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_284                                           |     72|
|418   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_285                                           |     76|
|419   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_286                                           |    122|
|420   |    mul_10s_10s_18_1_1_U250                                          |hls_dummy_mul_10s_10s_18_1_1_287                                           |     91|
|421   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_288                                           |     73|
|422   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_289                                           |     72|
|423   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_290                                           |     91|
|424   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_291                                           |     73|
|425   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_292                                           |     72|
|426   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_293                                           |     91|
|427   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_294                                           |     84|
|428   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_295                                           |     72|
|429   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_296                                           |     72|
|430   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_297                                           |    123|
|431   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_298                                           |     87|
|432   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_299                                           |     90|
|433   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_300                                           |    106|
|434   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_301                                           |     93|
|435   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_302                                           |     72|
|436   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_303                                           |     72|
|437   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_304                                           |     73|
|438   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_305                                           |     72|
|439   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_306                                           |     72|
|440   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_307                                           |     73|
|441   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_308                                           |    113|
|442   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_309                                           |     72|
|443   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_310                                           |     84|
|444   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_311                                           |     72|
|445   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_312                                           |     76|
|446   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_313                                           |     91|
|447   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_314                                           |     82|
|448   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_315                                           |     81|
|449   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_316                                           |     91|
|450   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_317                                           |     82|
|451   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_318                                           |     81|
|452   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_319                                           |    113|
|453   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_320                                           |    106|
|454   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_321                                           |     93|
|455   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_322                                           |     72|
|456   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_323                                           |     72|
|457   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_324                                           |     87|
|458   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_325                                           |     90|
|459   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_326                                           |     91|
|460   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_327                                           |     84|
|461   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_328                                           |     72|
|462   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_329                                           |     72|
|463   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_330                                           |    123|
|464   |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_331                                           |     73|
|465   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_332                                           |     81|
|466   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_333                                           |     72|
|467   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_334                                           |     73|
|468   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_335                                           |     72|
|469   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_336                                           |     99|
|470   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_337                                           |     72|
|471   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_338                                           |     76|
|472   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_339                                           |     91|
|473   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_340                                           |     82|
|474   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_341                                           |    122|
|475   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_342                                           |     81|
|476   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_343                                           |     91|
|477   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_344                                           |     88|
|478   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_345                                           |     72|
|479   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_346                                           |     91|
|480   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_347                                           |     84|
|481   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_348                                           |     72|
|482   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_349                                           |     87|
|483   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_350                                           |     87|
|484   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_351                                           |     90|
|485   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_352                                           |    116|
|486   |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_353                                           |    106|
|487   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_354                                           |     84|
|488   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_355                                           |     72|
|489   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_356                                           |     72|
|490   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_357                                           |     73|
|491   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_358                                           |     72|
|492   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_359                                           |     72|
|493   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_360                                           |     73|
|494   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_361                                           |     81|
|495   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_362                                           |     84|
|496   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_363                                           |    113|
|497   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_364                                           |     87|
|498   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_365                                           |     76|
|499   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_366                                           |    100|
|500   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_367                                           |     73|
|501   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_368                                           |     72|
|502   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_369                                           |     91|
|503   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_370                                           |     88|
|504   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_371                                           |     72|
|505   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_372                                           |     91|
|506   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_373                                           |     84|
|507   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_374                                           |    123|
|508   |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_375                                           |     81|
|509   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_376                                           |     72|
|510   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_377                                           |     87|
|511   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_378                                           |     99|
|512   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_379                                           |     91|
|513   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_380                                           |     93|
|514   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_381                                           |     72|
|515   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_382                                           |     72|
|516   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_383                                           |     73|
|517   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_384                                           |     81|
|518   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_385                                           |    106|
|519   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_386                                           |     72|
|520   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_387                                           |     84|
|521   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_388                                           |     72|
|522   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_389                                           |     84|
|523   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_390                                           |     72|
|524   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_391                                           |     76|
|525   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_392                                           |    100|
|526   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_393                                           |     73|
|527   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_394                                           |     72|
|528   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_395                                           |     91|
|529   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_396                                           |     73|
|530   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_397                                           |     88|
|531   |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_398                                           |     87|
|532   |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_399                                           |     91|
|533   |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_400                                           |     99|
|534   |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_401                                           |     83|
|535   |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_402                                           |     72|
|536   |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_403                                           |     87|
|537   |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_404                                           |     90|
|538   |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_405                                           |    106|
|539   |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_406                                           |     93|
|540   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_407                                           |     72|
|541   |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_408                                           |     83|
|542   |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_409                                           |     81|
|543   |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_410                                           |     82|
|544   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_411                                           |     72|
|545   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_412                                           |     72|
|546   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_413                                           |     82|
|547   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_414                                           |     81|
|548   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_415                                           |     93|
|549   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_416                                           |     87|
|550   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_417                                           |     76|
|551   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_418                                           |     91|
|552   |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_419                                           |     91|
|553   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_420                                           |     73|
|554   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_421                                           |     72|
|555   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_422                                           |     91|
|556   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_423                                           |     88|
|557   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_424                                           |     72|
|558   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_425                                           |     91|
|559   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_426                                           |     84|
|560   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_427                                           |     81|
|561   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_428                                           |     81|
|562   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_429                                           |     73|
|563   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_430                                           |    102|
|564   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_431                                           |     99|
|565   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_432                                           |    100|
|566   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_433                                           |     84|
|567   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_434                                           |     72|
|568   |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_435                                           |     72|
|569   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_436                                           |     73|
|570   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_437                                           |     72|
|571   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_438                                           |     81|
|572   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_439                                           |     73|
|573   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_440                                           |     72|
|574   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_441                                           |     72|
|575   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_442                                           |     93|
|576   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_443                                           |     72|
|577   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_444                                           |     76|
|578   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_445                                           |     91|
|579   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_446                                           |     88|
|580   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_447                                           |     81|
|581   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_448                                           |    106|
|582   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_449                                           |     82|
|583   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_450                                           |     81|
|584   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_451                                           |     91|
|585   |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_452                                           |    100|
|586   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_453                                           |     99|
|587   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_454                                           |     72|
|588   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_455                                           |     72|
|589   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_456                                           |     87|
|590   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_457                                           |     99|
|591   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_458                                           |    106|
|592   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_459                                           |     84|
|593   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_460                                           |     72|
|594   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_461                                           |     72|
|595   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_462                                           |     84|
|596   |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_463                                           |     73|
|597   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_464                                           |     87|
|598   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_465                                           |     72|
|599   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_466                                           |     73|
|600   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_467                                           |     81|
|601   |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_468                                           |     84|
|602   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_469                                           |     81|
|603   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_470                                           |     76|
|604   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_471                                           |    106|
|605   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_472                                           |     73|
|606   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_473                                           |     72|
|607   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_474                                           |     81|
|608   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_475                                           |    100|
|609   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_476                                           |     82|
|610   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_477                                           |     72|
|611   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_478                                           |     91|
|612   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_479                                           |     84|
|613   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_480                                           |     72|
|614   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_481                                           |     81|
|615   |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_482                                           |     95|
|616   |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_483                                           |    105|
|617   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_484                                           |     81|
|618   |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_485                                           |     91|
|619   |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_486                                           |     93|
|620   |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_487                                           |     72|
|621   |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_488                                           |     87|
|622   |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_489                                           |     73|
|623   |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_490                                           |     81|
|624   |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_491                                           |     87|
|625   |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_492                                           |     73|
|626   |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_493                                           |     72|
|627   |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_494                                           |     84|
|628   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_495                                           |     87|
|629   |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_496                                           |     87|
|630   |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_497                                           |     78|
|631   |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_498                                           |     91|
|632   |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_499                                           |     73|
|633   |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_500                                           |     81|
|634   |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_501                                           |    100|
|635   |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_502                                           |     73|
|636   |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_503                                           |     72|
|637   |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_504                                           |     91|
|638   |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_505                                           |     84|
|639   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_506                                           |     90|
|640   |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_507                                           |     72|
|641   |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_508                                           |     72|
|642   |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_509                                           |     96|
|643   |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_510                                           |     90|
|644   |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_511                                           |     91|
|645   |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_512                                           |     84|
|646   |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_513                                           |     81|
|647   |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_514                                           |     81|
|648   |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_515                                           |     73|
|649   |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_516                                           |     72|
|650   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_517                                           |     91|
|651   |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_518                                           |     72|
|652   |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_519                                           |     73|
|653   |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_520                                           |     72|
|654   |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_521                                           |     99|
|655   |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_522                                           |     81|
|656   |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_523                                           |     76|
|657   |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_524                                           |     91|
|658   |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_525                                           |     73|
|659   |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_526                                           |     81|
|660   |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_527                                           |    100|
|661   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_528                                           |     99|
|662   |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_529                                           |     82|
|663   |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_530                                           |     81|
|664   |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_531                                           |     91|
|665   |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_532                                           |     93|
|666   |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_533                                           |     72|
|667   |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_534                                           |     72|
|668   |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_535                                           |     87|
|669   |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_536                                           |     99|
|670   |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_537                                           |    100|
|671   |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_538                                           |     84|
|672   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_539                                           |     81|
|673   |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_540                                           |     72|
|674   |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_541                                           |     72|
|675   |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_542                                           |     88|
|676   |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_543                                           |     87|
|677   |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_544                                           |     81|
|678   |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_545                                           |     73|
|679   |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_546                                           |     72|
|680   |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_547                                           |     99|
|681   |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_548                                           |     81|
|682   |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_549                                           |     76|
|683   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_550                                           |     72|
|684   |    mul_10s_10s_18_1_1_U490                                          |hls_dummy_mul_10s_10s_18_1_1_551                                           |     91|
|685   |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_552                                           |     73|
|686   |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_553                                           |     72|
|687   |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_554                                           |     91|
|688   |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_555                                           |     82|
|689   |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_556                                           |     81|
|690   |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_557                                           |    106|
|691   |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_558                                           |     84|
|692   |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_559                                           |     72|
|693   |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_560                                           |     72|
|694   |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_561                                           |     82|
|695   |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_562                                           |     96|
|696   |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_563                                           |     99|
|697   |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_564                                           |     91|
|698   |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_565                                           |     84|
|699   |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_566                                           |     72|
|700   |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_567                                           |     72|
|701   |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_568                                           |     82|
|702   |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_569                                           |     81|
|703   |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_570                                           |     72|
|704   |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_571                                           |     82|
|705   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_572                                           |     81|
|706   |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_573                                           |     81|
|707   |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_574                                           |     84|
|708   |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_575                                           |     72|
|709   |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_576                                           |     76|
|710   |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_577                                           |     91|
|711   |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_578                                           |     73|
|712   |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_579                                           |     72|
|713   |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_580                                           |     91|
|714   |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_581                                           |     73|
|715   |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_582                                           |     81|
|716   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_583                                           |     81|
|717   |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_584                                           |    106|
|718   |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_585                                           |     84|
|719   |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_586                                           |     72|
|720   |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_587                                           |     72|
|721   |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_588                                           |     96|
|722   |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_589                                           |     90|
|723   |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_590                                           |     91|
|724   |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_591                                           |     84|
|725   |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_592                                           |     72|
|726   |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_593                                           |     72|
|727   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_594                                           |     73|
|728   |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_595                                           |     73|
|729   |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_596                                           |     72|
|730   |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_597                                           |     81|
|731   |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_598                                           |     73|
|732   |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_599                                           |     72|
|733   |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_600                                           |     93|
|734   |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_601                                           |     72|
|735   |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_602                                           |     76|
|736   |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_603                                           |    100|
|737   |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_604                                           |     73|
|738   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_605                                           |     72|
|739   |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_606                                           |     72|
|740   |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_607                                           |     91|
|741   |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_608                                           |     82|
|742   |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_609                                           |     87|
|743   |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_610                                           |     91|
|744   |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_611                                           |     84|
|745   |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_612                                           |     72|
|746   |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_613                                           |     72|
|747   |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_614                                           |     87|
|748   |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_615                                           |     90|
|749   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_616                                           |     93|
|750   |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_617                                           |     91|
|751   |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_618                                           |     99|
|752   |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_619                                           |     72|
|753   |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_620                                           |     72|
|754   |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_621                                           |     73|
|755   |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_622                                           |     72|
|756   |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_623                                           |     72|
|757   |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_624                                           |     73|
|758   |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_625                                           |     72|
|759   |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_626                                           |     84|
|760   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_627                                           |     72|
|761   |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_628                                           |     72|
|762   |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_629                                           |     76|
|763   |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_630                                           |     91|
|764   |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_631                                           |     82|
|765   |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_632                                           |     87|
|766   |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_633                                           |     91|
|767   |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_634                                           |     73|
|768   |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_635                                           |     72|
|769   |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_636                                           |     91|
|770   |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_637                                           |     84|
|771   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_638                                           |     76|
|772   |    mul_10s_10s_18_1_1_U570                                          |hls_dummy_mul_10s_10s_18_1_1_639                                           |     87|
|773   |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_640                                           |     81|
|774   |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_641                                           |     97|
|775   |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_642                                           |     91|
|776   |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_643                                           |     91|
|777   |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_644                                           |     84|
|778   |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_645                                           |     72|
|779   |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_646                                           |     72|
|780   |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_647                                           |     73|
|781   |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_648                                           |     72|
|782   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_649                                           |     91|
|783   |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_650                                           |     72|
|784   |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_651                                           |     73|
|785   |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_652                                           |     81|
|786   |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_653                                           |     84|
|787   |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_654                                           |     81|
|788   |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_655                                           |     76|
|789   |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_656                                           |    101|
|790   |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_657                                           |     83|
|791   |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_658                                           |     82|
|792   |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_659                                           |    101|
|793   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_660                                           |     73|
|794   |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_661                                           |     83|
|795   |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_662                                           |     82|
|796   |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_663                                           |    101|
|797   |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_664                                           |     94|
|798   |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_665                                           |     82|
|799   |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_666                                           |     82|
|800   |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_667                                           |     97|
|801   |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_668                                           |    100|
|802   |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_669                                           |    101|
|803   |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_670                                           |     94|
|804   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_671                                           |     72|
|805   |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_672                                           |     82|
|806   |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_673                                           |     82|
|807   |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_674                                           |     83|
|808   |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_675                                           |     82|
|809   |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_676                                           |     82|
|810   |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_677                                           |     83|
|811   |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_678                                           |     82|
|812   |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_679                                           |     94|
|813   |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_680                                           |     87|
|814   |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_681                                           |     76|
|815   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_682                                           |     91|
|816   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_683                                           |     82|
|817   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_684                                           |     81|
|818   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_685                                           |    106|
|819   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_686                                           |     84|
|820   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_687                                           |     72|
|821   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_688                                           |     81|
|822   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_689                                           |     87|
|823   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_690                                           |     90|
|824   |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_691                                           |     91|
|825   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_692                                           |     93|
|826   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_693                                           |     72|
|827   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_694                                           |     72|
|828   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_695                                           |     73|
|829   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_696                                           |     72|
|830   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_697                                           |     72|
|831   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_698                                           |     73|
|832   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_699                                           |     72|
|833   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_700                                           |     93|
|834   |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_701                                           |     72|
|835   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_702                                           |     76|
|836   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_703                                           |     91|
|837   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_704                                           |     73|
|838   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_705                                           |     72|
|839   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_706                                           |     91|
|840   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_707                                           |     88|
|841   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_708                                           |     72|
|842   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_709                                           |     91|
|843   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_710                                           |     84|
|844   |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_711                                           |     72|
|845   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_712                                           |     81|
|846   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_713                                           |     87|
|847   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_714                                           |    105|
|848   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_715                                           |     91|
|849   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_716                                           |     84|
|850   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_717                                           |     72|
|851   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_718                                           |     72|
|852   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_719                                           |     73|
|853   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_720                                           |     72|
|854   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4  |   4811|
|855   |  sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_U0        |hls_dummy_sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_25_1_s       |    465|
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:46 ; elapsed = 00:04:11 . Memory (MB): peak = 4394.176 ; gain = 1961.754 ; free physical = 194989 ; free virtual = 387467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:04:14 . Memory (MB): peak = 4398.086 ; gain = 1965.664 ; free physical = 209867 ; free virtual = 402377
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:04:14 . Memory (MB): peak = 4398.086 ; gain = 1965.664 ; free physical = 209910 ; free virtual = 402381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4398.086 ; gain = 0.000 ; free physical = 209459 ; free virtual = 402235
INFO: [Netlist 29-17] Analyzing 7719 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4629.410 ; gain = 0.000 ; free physical = 208955 ; free virtual = 401956
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: ab565c67
INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:38 ; elapsed = 00:05:00 . Memory (MB): peak = 4629.410 ; gain = 2220.859 ; free physical = 208951 ; free virtual = 401968
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18806.536; main = 3766.763; forked = 15323.836
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23945.320; main = 4629.414; forked = 19551.141
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4693.441 ; gain = 64.031 ; free physical = 208935 ; free virtual = 401968

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1477fdd70

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4798.832 ; gain = 105.391 ; free physical = 208854 ; free virtual = 401951

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 56 inverters resulting in an inversion of 4770 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1296c4580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208577 ; free virtual = 401778
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 56 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1940deb3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208548 ; free virtual = 401777
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10173d6e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208530 ; free virtual = 401795
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 2f396237

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208261 ; free virtual = 401623
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 2f396237

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208183 ; free virtual = 401538
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              56  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2f396237

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208171 ; free virtual = 401530

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2f396237

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208109 ; free virtual = 401480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2f396237

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208056 ; free virtual = 401427

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 208023 ; free virtual = 401394
Ending Netlist Obfuscation Task | Checksum: 2f396237

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4946.785 ; gain = 0.000 ; free physical = 207996 ; free virtual = 401367
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 4946.785 ; gain = 317.375 ; free physical = 207987 ; free virtual = 401358
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 14:15:07 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h6m16s *****
INFO: [HLS 200-112] Total CPU user time: 676.11 seconds. Total CPU system time: 38.62 seconds. Total elapsed time: 781.62 seconds; peak allocated memory: 2.896 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 14:15:19 2025...
