Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 14:07:26 2024
| Host         : LAPTOP-0MJ33QGT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LidarTopMain_control_sets_placed.rpt
| Design       : LidarTopMain
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+--------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |    Enable Signal   |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------+--------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                    |                                            |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | display/digiSelect | reset_IBUF                                 |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG |                    | sensor/sensor_trigger/count_reg[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                    | display/clockReg[0]_i_1_n_0                |                4 |             14 |         3.50 |
|  clock_IBUF_BUFG |                    | sensor/sensor_trigger/clear                |                7 |             26 |         3.71 |
|  clock_IBUF_BUFG |                    | regCount[0]_i_1_n_0                        |                7 |             27 |         3.86 |
+------------------+--------------------+--------------------------------------------+------------------+----------------+--------------+


