Analysis & Synthesis report for Botao_DeBounce
Mon Oct 19 12:38:46 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST
 10. State Machine - |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |TesteLCD
 19. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0
 20. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0
 21. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0
 22. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0
 23. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1
 24. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u2
 25. Parameter Settings for User Entity Instance: sp_ram_with_init:sp_ram_with_init_u0
 26. Parameter Settings for Inferred Entity Instance: sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "sp_ram_with_init:sp_ram_with_init_u0"
 29. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u2"
 30. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
 31. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
 32. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 19 12:38:45 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Botao_DeBounce                             ;
; Top-level Entity Name              ; TesteLCD                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 291                                        ;
;     Total combinational functions  ; 290                                        ;
;     Dedicated logic registers      ; 63                                         ;
; Total registers                    ; 63                                         ;
; Total pins                         ; 19                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 81,920                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; TesteLCD           ; Botao_DeBounce     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; TesteLCD.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/ProjetosQuartusII/Botao_DeBounce/TesteLCD.sv                                              ;         ;
; lcd_mem_read.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/ProjetosQuartusII/Botao_DeBounce/lcd_mem_read.sv                                          ;         ;
; sp_ram_with_init.v                                       ; yes             ; User Verilog HDL File                                 ; C:/ProjetosQuartusII/Botao_DeBounce/sp_ram_with_init.v                                       ;         ;
; LCD_Read_FSM.v                                           ; yes             ; User Verilog HDL File                                 ; C:/ProjetosQuartusII/Botao_DeBounce/LCD_Read_FSM.v                                           ;         ;
; LCD_Controller.v                                         ; yes             ; User Verilog HDL File                                 ; C:/ProjetosQuartusII/Botao_DeBounce/LCD_Controller.v                                         ;         ;
; bin_to_asc_hex.v                                         ; yes             ; User Verilog HDL File                                 ; C:/ProjetosQuartusII/Botao_DeBounce/bin_to_asc_hex.v                                         ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_dna1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/ProjetosQuartusII/Botao_DeBounce/db/altsyncram_dna1.tdf                                   ;         ;
; db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/ProjetosQuartusII/Botao_DeBounce/db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 291          ;
;                                             ;              ;
; Total combinational functions               ; 290          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 119          ;
;     -- 3 input functions                    ; 103          ;
;     -- <=2 input functions                  ; 68           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 219          ;
;     -- arithmetic mode                      ; 71           ;
;                                             ;              ;
; Total registers                             ; 63           ;
;     -- Dedicated logic registers            ; 63           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 19           ;
; Total memory bits                           ; 81920        ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 71           ;
; Total fan-out                               ; 1462         ;
; Average fan-out                             ; 3.56         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |TesteLCD                                 ; 290 (127)         ; 63 (0)       ; 81920       ; 0            ; 0       ; 0         ; 19   ; 0            ; |TesteLCD                                                                                          ; work         ;
;    |lcd_mem_read:lcd_mem_read_u0|         ; 163 (24)          ; 63 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0                                                             ; work         ;
;       |LCD_Read_FSM:LCD_Read_FSM_u0|      ; 118 (97)          ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0                                ; work         ;
;          |LCD_Controller:u0|              ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0              ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u1|  ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1                            ; work         ;
;    |sp_ram_with_init:sp_ram_with_init_u0| ; 0 (0)             ; 0 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|sp_ram_with_init:sp_ram_with_init_u0                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_dna1:auto_generated| ; 0 (0)             ; 0 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TesteLCD|sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                      ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST ;
+----------------+----------------+----------------+----------------+-------------------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000          ;
+----------------+----------------+----------------+----------------+-------------------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0                       ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1                       ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1                       ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1                       ;
+----------------+----------------+----------------+----------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+--------------------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                                    ;
+-------+-------+-------+-------+--------------------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                                        ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                                        ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                                        ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                                        ;
+-------+-------+-------+-------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; resultado[4]                                        ; resultado[1]        ; yes                    ;
; resultado[5]                                        ; resultado[1]        ; yes                    ;
; resultado[6]                                        ; resultado[1]        ; yes                    ;
; resultado[7]                                        ; resultado[1]        ; yes                    ;
; resultado[12]                                       ; resultado[1]        ; yes                    ;
; resultado[13]                                       ; resultado[1]        ; yes                    ;
; resultado[14]                                       ; resultado[1]        ; yes                    ;
; resultado[15]                                       ; resultado[1]        ; yes                    ;
; resultado[8]                                        ; resultado[1]        ; yes                    ;
; resultado[9]                                        ; resultado[1]        ; yes                    ;
; resultado[10]                                       ; resultado[1]        ; yes                    ;
; resultado[11]                                       ; resultado[1]        ; yes                    ;
; resultado[0]                                        ; resultado[1]        ; yes                    ;
; resultado[1]                                        ; resultado[1]        ; yes                    ;
; resultado[2]                                        ; resultado[1]        ; yes                    ;
; resultado[3]                                        ; resultado[1]        ; yes                    ;
; contador[6]                                         ; contador[0]         ; yes                    ;
; contador[7]                                         ; contador[0]         ; yes                    ;
; contador[8]                                         ; contador[0]         ; yes                    ;
; contador[9]                                         ; contador[0]         ; yes                    ;
; contador[10]                                        ; contador[0]         ; yes                    ;
; contador[11]                                        ; contador[0]         ; yes                    ;
; contador[12]                                        ; contador[0]         ; yes                    ;
; contador[13]                                        ; contador[0]         ; yes                    ;
; contador[14]                                        ; contador[0]         ; yes                    ;
; contador[15]                                        ; contador[0]         ; yes                    ;
; contador[16]                                        ; contador[0]         ; yes                    ;
; contador[17]                                        ; contador[0]         ; yes                    ;
; contador[18]                                        ; contador[0]         ; yes                    ;
; contador[19]                                        ; contador[0]         ; yes                    ;
; contador[20]                                        ; contador[0]         ; yes                    ;
; contador[21]                                        ; contador[0]         ; yes                    ;
; contador[0]                                         ; contador[0]         ; yes                    ;
; contador[1]                                         ; contador[0]         ; yes                    ;
; contador[2]                                         ; contador[0]         ; yes                    ;
; contador[3]                                         ; contador[0]         ; yes                    ;
; contador[4]                                         ; contador[0]         ; yes                    ;
; contador[5]                                         ; contador[0]         ; yes                    ;
; hab_count                                           ; botao               ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------------------------------------------+--------------------+
; Register name                                                                    ; Reason for Removal ;
+----------------------------------------------------------------------------------+--------------------+
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~8              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~9              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~10             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~11             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~12             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~13             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~8 ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~9 ; Lost fanout        ;
; Total Number of Removed Registers = 8                                            ;                    ;
+----------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; lcd_mem_read:lcd_mem_read_u0|addr_counter[1]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[2]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[3]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[4]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[5]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[6]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[7]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[8]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[9]  ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[10] ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[11] ; 2       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[0]  ; 3       ;
; Total number of inverted registers = 12       ;         ;
+-----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                 ;
+------------------------------------------------------+------------------------------------------------+------+
; Register Name                                        ; Megafunction                                   ; Type ;
+------------------------------------------------------+------------------------------------------------+------+
; sp_ram_with_init:sp_ram_with_init_u0|addr_reg[0..11] ; sp_ram_with_init:sp_ram_with_init_u0|ram_rtl_0 ; RAM  ;
+------------------------------------------------------+------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|mStart ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_DATA[0]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |TesteLCD|resultado[4]                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |TesteLCD|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TesteLCD ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                  ;
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
; dados_         ; 255   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDR_DIGITS    ; 2     ; Signed Integer                                                                ;
; LCD_INTIAL     ; 0     ; Signed Integer                                                                ;
; LCD_LINE1      ; 5     ; Signed Integer                                                                ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                                                ;
; LCD_LINE2      ; 22    ; Signed Integer                                                                ;
; LUT_SIZE       ; 38    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sp_ram_with_init:sp_ram_with_init_u0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; ADDR_WIDTH     ; 12    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0     ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Untyped        ;
; WIDTHAD_A                          ; 12                                                       ; Untyped        ;
; NUMWORDS_A                         ; 4096                                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 1                                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dna1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "sp_ram_with_init:sp_ram_with_init_u0" ;
+--------------+-------+----------+--------------------------------+
; Port         ; Type  ; Severity ; Details                        ;
+--------------+-------+----------+--------------------------------+
; data[31..16] ; Input ; Info     ; Stuck at GND                   ;
; we           ; Input ; Info     ; Stuck at VCC                   ;
+--------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u2"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (40 bits) it drives; bit(s) "out[63..40]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (40 bits) it drives; bit(s) "out[63..40]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"                                                                                                        ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; iADDR_COUNTER ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "iADDR_COUNTER[23..16]" will be connected to GND. ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0" ;
+-------------------+-------+----------+-------------------+
; Port              ; Type  ; Severity ; Details           ;
+-------------------+-------+----------+-------------------+
; instrucao[9..8]   ; Input ; Info     ; Stuck at VCC      ;
; instrucao[6..3]   ; Input ; Info     ; Stuck at VCC      ;
; instrucao[31..10] ; Input ; Info     ; Stuck at GND      ;
; instrucao[2..0]   ; Input ; Info     ; Stuck at GND      ;
; instrucao[7]      ; Input ; Info     ; Stuck at GND      ;
+-------------------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Oct 19 12:38:29 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Botao_DeBounce -c Botao_DeBounce
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10229): Verilog HDL Expression warning at TesteLCD.sv(83): truncated literal to match 22 bits
Info (12021): Found 1 design units, including 1 entities, in source file testelcd.sv
    Info (12023): Found entity 1: TesteLCD
Info (12021): Found 1 design units, including 1 entities, in source file lcd_mem_read.sv
    Info (12023): Found entity 1: lcd_mem_read
Info (12021): Found 1 design units, including 1 entities, in source file sp_ram_with_init.v
    Info (12023): Found entity 1: sp_ram_with_init
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file lcd_read_fsm.v
    Info (12023): Found entity 1: LCD_Read_FSM
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 2 design units, including 2 entities, in source file bin_to_asc_hex.v
    Info (12023): Found entity 1: bin_to_asc_hex
    Info (12023): Found entity 2: bin_to_asc_hex_tb
Info (12127): Elaborating entity "TesteLCD" for the top level hierarchy
Warning (10858): Verilog HDL warning at TesteLCD.sv(30): object habilitaEscritaDisplay used but never assigned
Warning (10036): Verilog HDL or VHDL warning at TesteLCD.sv(32): object "habEscrita" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TesteLCD.sv(37): object "aux_botao" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at TesteLCD.sv(84): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at TesteLCD.sv(91): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at TesteLCD.sv(78): inferring latch(es) for variable "contador", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at TesteLCD.sv(78): inferring latch(es) for variable "resultado", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at TesteLCD.sv(78): inferring latch(es) for variable "hab_count", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "resultado[0]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[1]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[2]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[3]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[4]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[5]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[6]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[7]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[8]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[9]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[10]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[11]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[12]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[13]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[14]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "resultado[15]" at TesteLCD.sv(98)
Info (10041): Inferred latch for "hab_count" at TesteLCD.sv(98)
Info (10041): Inferred latch for "contador[0]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[1]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[2]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[3]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[4]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[5]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[6]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[7]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[8]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[9]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[10]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[11]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[12]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[13]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[14]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[15]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[16]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[17]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[18]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[19]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[20]" at TesteLCD.sv(83)
Info (10041): Inferred latch for "contador[21]" at TesteLCD.sv(83)
Info (12128): Elaborating entity "lcd_mem_read" for hierarchy "lcd_mem_read:lcd_mem_read_u0"
Info (12128): Elaborating entity "LCD_Read_FSM" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0"
Info (12128): Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0"
Info (12128): Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
Info (12128): Elaborating entity "sp_ram_with_init" for hierarchy "sp_ram_with_init:sp_ram_with_init_u0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sp_ram_with_init:sp_ram_with_init_u0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif
Info (12130): Elaborated megafunction instantiation "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Botao_DeBounce.ram0_sp_ram_with_init_131c5041.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dna1.tdf
    Info (12023): Found entity 1: altsyncram_dna1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "sp_ram_with_init:sp_ram_with_init_u0|altsyncram:ram_rtl_0|altsyncram_dna1:auto_generated|ram_block1a31"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch resultado[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch resultado[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal botao
Warning (13012): Latch contador[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Warning (13012): Latch contador[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hab_count
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on_out" is stuck at VCC
    Warning (13410): Pin "lcd_blon_out" is stuck at VCC
    Warning (13410): Pin "lcd_rw_out" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 330 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 291 logic cells
    Info (21064): Implemented 20 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Mon Oct 19 12:38:46 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


