## Devices 
 - Adder
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Adds two signed values
   - Clk cycle : 1
 - Shifter
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : 0x00 (right), 0x01 (left), 2 bit
   - Description : Sifts value at first port by value of the second port
   - Clk cycle : 1
 - Logic
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : 0x00 (NOT), 0x01 (AND), 0x10 (OR), 0x11 (XOR), 2 bit
   - Description : Bitwise operation
   - Clk cycle : 1
   - Note : In case when control signal 0x00, the second input port is ignored
 - Multiplier
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Multiplies two signed values
   - Clk cycle : 3
 - Divider
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Divides two signed values
   - Clk cycle : 8
 - Comparator
   - Input  : 2, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Compare two signed values, 0 if they are equal else 1
   - Clk cycle : 1
 - Two's Compliment
   - Input  : 1, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Two's compliment
   - Clk cycle : 1
 - Register File
   - Input  : 2, 64 bit
   - Output : 2, 64 bit
   - Control Signal : 0x00 (NOP), 0x01 (R-), 0x10 (RR), 0x11 (W)
   - Description : Stores 32 register and operate in accordance with control signal
     - NOP : The register file is idle
     - R- : Deference address in the first operand and give to first output
     - RR : Deference both first and second operand and give to first and second output
     - W : Store the value on the first operand into the address specified by second operand 
   - Clk cycle : 1
   - Note : Supports 2 Concurrent Reads and 1 Write. Error on same address in RR. 
 - Multi-ported Register File
   - Input  : 4, 64 bit
   - Output : 4, 64 bit
   - Control Signal : Extend register file
   - Description : 
   - Clk cycle : 1
   - Note : Supports 4 Concurrent Reads and 2 concurrent Write. Error on same address specified in the same operation. 
 - Multiplexer
   - Input  : 4, 64 bit
   - Output : 1, 64 bit
   - Control Signal : 2 bit
   - Description : Routes input depending on the control signal
   - Clk cycle : 0.5
 - Demultiplexer
   - Input  : 1, 64 bit
   - Output : 4, 64 bit
   - Control Signal : 2 bit
   - Description : Routes input depending on the control signal
   - Clk cycle : 0.5
 - Register
   - Input  : 1, 64 bit
   - Output : 1, 64 bit
   - Control Signal : N/A
   - Description : Holds a value outside register file
   - Clk cycle : 0.5
 - Control Array (mxn)
   - Input  : n, m bit
   - Output : 1, m bit
   - Control Signal : N/A
   - Description : FIFO, pop at every clock. Used to control the flow.
   - Clk cycle : 1
 - Add4
   - Input  : 1, 32 bit
   - Output : 1, 32 bit
   - Control Signal : N/A
   - Description : Adds 4 to the unsigned value in first operand and produces output. For PC (program counter)
   - Clk cycle : 1

