verilog xil_defaultlib --include "../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../ov7670_hdmi.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
