Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon May 23 19:36:43 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.547        0.000                      0                39139        0.060        0.000                      0                39139        1.100        0.000                       0                 13374  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.547        0.000                      0                39139        0.060        0.000                      0                39139        5.482        0.000                       0                 13370  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 r  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 f  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 r  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 f  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 f  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 f  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 r  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 f  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 f  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 f  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 r  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 r  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 f  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 f  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 r  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 f  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 r  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 f  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 f  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_A_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 7.936ns (73.732%)  route 2.827ns (26.268%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.701    -1.950    ahir_inst/zeropad3D_A_instance/clk_out1
    DSP48_X5Y23          DSP48E1                                      r  ahir_inst/zeropad3D_A_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y23          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.051 r  ahir_inst/zeropad3D_A_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     1.051    ahir_inst/zeropad3D_A_instance/x__4_n_106
    DSP48_X5Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     2.128 f  ahir_inst/zeropad3D_A_instance/x__5/P[8]
                         net (fo=2, routed)           0.631     2.760    ahir_inst/zeropad3D_A_instance/x__5_n_97
    SLICE_X136Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.803 f  ahir_inst/zeropad3D_A_instance/x__6_i_16/O
                         net (fo=1, routed)           0.000     2.803    ahir_inst/zeropad3D_A_instance/x__6_i_16_n_0
    SLICE_X136Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.059 f  ahir_inst/zeropad3D_A_instance/x__6_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.059    ahir_inst/zeropad3D_A_instance/x__6_i_2_n_0
    SLICE_X136Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.210 r  ahir_inst/zeropad3D_A_instance/x__6_i_1/O[3]
                         net (fo=2, routed)           1.097     4.307    ahir_inst/zeropad3D_A_instance/B0
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      2.684     6.991 r  ahir_inst/zeropad3D_A_instance/x__6/P[0]
                         net (fo=2, routed)           0.830     7.821    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__6[0]
    SLICE_X95Y57         LUT2 (Prop_lut2_I1_O)        0.049     7.870 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_4__10/O
                         net (fo=2, routed)           0.268     8.139    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_0[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.136     8.275 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_7__10/O
                         net (fo=1, routed)           0.000     8.275    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__7_0[1]
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.542 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.542    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_i_1__10_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.595 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.595    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_i_1__10_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.648 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.648    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]_i_1__10_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.814 r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1220_inst_block.type_cast_1220_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]_i_2__10/O[1]
                         net (fo=1, routed)           0.000     8.814    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[11]
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       1.441    10.991    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X95Y60         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism             -0.611    10.381    
                         clock uncertainty           -0.069    10.312    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.049    10.361    ahir_inst/zeropad3D_A_instance/data_path.type_cast_1284_inst_block.type_cast_1284_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.012%)  route 0.227ns (63.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y51         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.456 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/Q
                         net (fo=1, routed)           0.117    -0.339    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array_reg[0][83][2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I3_O)        0.028    -0.311 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.200    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.012%)  route 0.227ns (63.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y51         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][22]/Q
                         net (fo=1, routed)           0.117    -0.339    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array_reg[0][83][2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I3_O)        0.028    -0.311 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.200    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         f  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.029%)  route 0.200ns (60.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.641    -0.563    ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X79Y91         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=1, routed)           0.200    -0.263    ahir_inst/testConfigure_instance/data_path.phi_stmt_417.phi/Q[6]
    SLICE_X81Y91         LUT2 (Prop_lut2_I1_O)        0.028    -0.235 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_417.phi/noBypass.read_data[6]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.235    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[6]
    SLICE_X81Y91         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.885    -0.572    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y91         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                         clock pessimism              0.206    -0.367    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.061    -0.306    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.029%)  route 0.200ns (60.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.641    -0.563    ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X79Y91         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  ahir_inst/testConfigure_instance/data_path.type_cast_420_inst_block.type_cast_420_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/Q
                         net (fo=1, routed)           0.200    -0.263    ahir_inst/testConfigure_instance/data_path.phi_stmt_417.phi/Q[6]
    SLICE_X81Y91         LUT2 (Prop_lut2_I1_O)        0.028    -0.235 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_417.phi/noBypass.read_data[6]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.235    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[6]
    SLICE_X81Y91         FDRE                                         f  ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.885    -0.572    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y91         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]/C
                         clock pessimism              0.206    -0.367    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.061    -0.306    ahir_inst/testConfigure_instance/data_path.type_cast_429_inst_block.type_cast_429_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.406%)  route 0.154ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.685    -0.519    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X36Y99         FDRE                                         r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.265    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[9]
    SLICE_X37Y100        FDRE                                         r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.854    -0.603    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X37Y100        FDRE                                         r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/C
                         clock pessimism              0.226    -0.378    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.041    -0.337    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.406%)  route 0.154ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.685    -0.519    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X36Y99         FDRE                                         r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.419 f  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.265    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[9]
    SLICE_X37Y100        FDRE                                         f  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.854    -0.603    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X37Y100        FDRE                                         r  ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]/C
                         clock pessimism              0.226    -0.378    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.041    -0.337    ahir_inst/sendOutput_instance/data_path.LoadGroup1.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.850%)  route 0.239ns (65.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y50         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.456 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/Q
                         net (fo=1, routed)           0.129    -0.327    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.028    -0.299 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.188    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.850%)  route 0.239ns (65.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y50         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.456 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/Q
                         net (fo=1, routed)           0.129    -0.327    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.028    -0.299 r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.188    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.850%)  route 0.239ns (65.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y50         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/Q
                         net (fo=1, routed)           0.129    -0.327    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.028    -0.299 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.188    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         f  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.850%)  route 0.239ns (65.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.648    -0.556    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X59Y50         FDRE                                         r  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][22]/Q
                         net (fo=1, routed)           0.129    -0.327    ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[2]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.028    -0.299 f  ahir_inst/zeropad3D_D_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][36]_i_1/O
                         net (fo=2, routed)           0.111    -0.188    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][83]_4[35]
    SLICE_X59Y49         FDRE                                         f  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13412, routed)       0.959    -0.498    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X59Y49         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/C
                         clock pessimism              0.206    -0.293    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.032    -0.261    ahir_inst/MemorySpace_memory_space_0/ifMoreThanOneStore.StoreRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB36_X2Y4      ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X98Y86     ahir_inst/MemorySpace_memory_space_5/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X98Y86     ahir_inst/MemorySpace_memory_space_5/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKFBIN



