{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.366928",
   "Default View_TopLeft":"0,-95",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3320 -y 840 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3320 -y 860 -defaultsOSRD
preplace port port-id_idle -pg 1 -lvl 9 -x 3320 -y 730 -defaultsOSRD
preplace port port-id_wen0 -pg 1 -lvl 9 -x 3320 -y 1560 -defaultsOSRD
preplace port port-id_wen1 -pg 1 -lvl 9 -x 3320 -y 1580 -defaultsOSRD
preplace port port-id_wen2 -pg 1 -lvl 9 -x 3320 -y 1600 -defaultsOSRD
preplace port port-id_wen3 -pg 1 -lvl 9 -x 3320 -y 1620 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2020 -y 890 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 190 -y 930 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 8 -x 3050 -y 580 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -x 2580 -y 560 -defaultsOSRD
preplace inst RD_0 -pg 1 -lvl 5 -x 1570 -y 1240 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 2 -x 590 -y 590 -defaultsOSRD
preplace inst PG_0 -pg 1 -lvl 3 -x 970 -y 1200 -defaultsOSRD
preplace inst MOI_0 -pg 1 -lvl 7 -x 2580 -y 210 -defaultsOSRD
preplace inst action_ram_wrapper_0 -pg 1 -lvl 6 -x 2020 -y 1640 -defaultsOSRD
preplace inst intellight_database_0 -pg 1 -lvl 8 -x 3050 -y 270 -defaultsOSRD
preplace inst SD_0 -pg 1 -lvl 4 -x 1290 -y 1220 -defaultsOSRD
preplace inst QA_0 -pg 1 -lvl 6 -x 2020 -y 1240 -defaultsOSRD
preplace inst MII_0 -pg 1 -lvl 7 -x 2580 -y 1610 -defaultsOSRD
preplace netloc CU_0_A_rand 1 2 1 770 470n
preplace netloc CU_0_A_sel 1 2 1 780 450n
preplace netloc CU_0_finish 1 2 6 760J 680 NJ 680 NJ 680 NJ 680 2420J 700 2870
preplace netloc CU_0_idle 1 2 7 800J 720 NJ 720 NJ 720 NJ 720 2370J 730 NJ 730 NJ
preplace netloc CU_0_wen 1 2 5 760 700 NJ 700 NJ 700 NJ 700 2310J
preplace netloc MII_0_Dnew 1 5 3 1800 1800 NJ 1800 2740
preplace netloc MII_0_RD_ADDR 1 5 3 1820 1430 2360J 1390 2740
preplace netloc MII_0_WR_ADDR 1 5 3 1820 1820 NJ 1820 2780
preplace netloc MII_0_en0 1 5 4 1780 1410 NJ 1410 2850 1560 NJ
preplace netloc MII_0_en1 1 5 4 1790 1420 NJ 1420 2800 1580 NJ
preplace netloc MII_0_en2 1 5 4 1760 1400 NJ 1400 2880 1600 NJ
preplace netloc MII_0_en3 1 5 4 1810 1810 NJ 1810 2890 1620 NJ
preplace netloc MII_0_wen_bram 1 5 3 1770 1830 NJ 1830 2760
preplace netloc MOI_0_Q_00 1 7 1 2900 60n
preplace netloc MOI_0_Q_01 1 7 1 2890 80n
preplace netloc MOI_0_Q_02 1 7 1 2880 100n
preplace netloc MOI_0_Q_03 1 7 1 2870 120n
preplace netloc MOI_0_Q_10 1 7 1 2860 140n
preplace netloc MOI_0_Q_11 1 7 1 2850 160n
preplace netloc MOI_0_Q_12 1 7 1 2840 180n
preplace netloc MOI_0_Q_13 1 7 1 2830 200n
preplace netloc MOI_0_Q_20 1 7 1 2820 220n
preplace netloc MOI_0_Q_21 1 7 1 2810 240n
preplace netloc MOI_0_Q_22 1 7 1 2800 260n
preplace netloc MOI_0_Q_23 1 7 1 2780 280n
preplace netloc MOI_0_Q_30 1 7 1 2760 300n
preplace netloc MOI_0_Q_31 1 7 1 2750 320n
preplace netloc MOI_0_Q_32 1 7 1 2740 340n
preplace netloc MOI_0_Q_33 1 7 1 2730 360n
preplace netloc PG_0_A 1 3 4 1100 1380 NJ 1380 1750 1480 2260
preplace netloc PG_0_A_road 1 3 4 1120 1350 NJ 1350 1710 1080 2270
preplace netloc RD_0_R 1 5 1 1680 1240n
preplace netloc SD_0_L0 1 4 1 1440 1200n
preplace netloc SD_0_L1 1 4 1 1430 1220n
preplace netloc SD_0_L2 1 4 1 1420 1240n
preplace netloc SD_0_L3 1 4 1 1410 1260n
preplace netloc SD_0_S 1 4 3 1450J 1040 NJ 1040 2300
preplace netloc action_ram_wrapper_0_Droad0 1 2 5 830 1040 NJ 1040 1440J 1050 1750 1050 2240
preplace netloc action_ram_wrapper_0_Droad1 1 2 5 840 1050 NJ 1050 1430J 1060 1720 1060 2250
preplace netloc action_ram_wrapper_0_Droad2 1 2 5 810 1030 NJ 1030 NJ 1030 1730 1030 2220
preplace netloc action_ram_wrapper_0_Droad3 1 2 5 820 1060 NJ 1060 1420J 1070 1690 1070 2230
preplace netloc axi_intc_0_irq 1 5 4 1800 690 2400J 710 NJ 710 3200
preplace netloc clk_wiz_clk_out1 1 0 8 10 820 360 840 800 1020 1110 1340 1450 1370 1700 660 2390 820 2880
preplace netloc intellight_database_0_L_dec 1 3 6 1150 420 NJ 420 NJ 420 NJ 420 2770J 30 3250
preplace netloc intellight_database_0_L_inc 1 3 6 1160 640 NJ 640 NJ 640 2410J 750 NJ 750 3210
preplace netloc intellight_database_0_S_sim 1 3 6 1170 670 NJ 670 NJ 670 2380J 760 NJ 760 3220
preplace netloc intellight_database_0_alpha 1 5 4 1820 740 NJ 740 2900J 720 3230
preplace netloc intellight_database_0_gamma 1 5 4 1790 730 2360J 770 NJ 770 3270
preplace netloc intellight_database_0_max_episode 1 1 8 410 790 840J 760 NJ 760 NJ 760 NJ 760 2350J 780 NJ 780 3240
preplace netloc intellight_database_0_max_step 1 1 8 400 810 NJ 810 NJ 810 NJ 810 1680J 770 2270J 810 NJ 810 3280
preplace netloc intellight_database_0_mode 1 1 8 390 1280 800 1340 1130 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 3300
preplace netloc intellight_database_0_run 1 1 8 380 820 NJ 820 NJ 820 NJ 820 1690J 780 2320J 790 NJ 790 3290
preplace netloc intellight_database_0_seed 1 1 8 420 800 830J 750 NJ 750 NJ 750 NJ 750 2340J 800 NJ 800 3260
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 830 NJ 830 820J 710 NJ 710 NJ 710 NJ 710 2260
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 6 370 980 760 1010 1140 1360 1460 1360 1740 1490 2280J
preplace netloc rst_ps7_0_100M_peripheral_aresetn1 1 1 7 NJ 970 790J 650 NJ 650 NJ 650 NJ 650 2430 720 2840
preplace netloc QA_0_Q_new 1 6 1 2290 1240n
preplace netloc processing_system7_0_DDR 1 6 3 NJ 840 NJ 840 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 3 NJ 860 NJ 860 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 2330 480n
preplace netloc ps7_0_axi_periph_M00_AXI 1 7 1 N 550
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 2790 90n
levelinfo -pg 1 -10 190 590 970 1290 1570 2020 2580 3050 3320
pagesize -pg 1 -db -bbox -sgen -10 0 3440 1850
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"10",
   "da_ps7_cnt":"2"
}
