-- VHDL test case input
-- subtype_indication (with range_constraint)
type_mark RANGE constraint

