#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x11fe04630 .scope module, "pipeline" "pipeline" 2 14;
 .timescale -9 -12;
v0x60000378bcc0_0 .net "ALU_result_out_ex_dm", 31 0, v0x600003784c60_0;  1 drivers
o0x128040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378bd50_0 .net "Mem_address", 31 0, o0x128040010;  0 drivers
v0x60000378bde0_0 .net "PCplus4Out", 31 0, v0x600003788750_0;  1 drivers
v0x60000378be70_0 .net "Read_Data", 31 0, v0x6000037841b0_0;  1 drivers
v0x60000378bf00_0 .net "Write_data", 31 0, v0x600003784e10_0;  1 drivers
v0x60000378c000_0 .net "alu_op", 1 0, v0x600003789dd0_0;  1 drivers
v0x60000378c090_0 .net "alu_op_out_id_ex", 1 0, v0x600003787210_0;  1 drivers
v0x60000378c120_0 .net "alu_res_out_wb", 31 0, v0x600003784480_0;  1 drivers
v0x60000378c1b0_0 .net "alu_src", 0 0, v0x600003789e60_0;  1 drivers
v0x60000378c240_0 .net "alu_src_out_id_ex", 0 0, v0x600003787330_0;  1 drivers
v0x60000378c2d0_0 .net "branch", 0 0, v0x600003789ef0_0;  1 drivers
v0x60000378c360_0 .net "branch_address", 31 0, v0x6000037859e0_0;  1 drivers
v0x60000378c3f0_0 .net "branch_counter_output", 31 0, v0x600003785b90_0;  1 drivers
v0x60000378c480_0 .net "branch_out_ex", 0 0, v0x600003785c20_0;  1 drivers
v0x60000378c510_0 .net "branch_out_ex_dm", 0 0, v0x600003784f30_0;  1 drivers
v0x60000378c5a0_0 .net "branch_out_id_ex", 0 0, v0x600003787450_0;  1 drivers
v0x60000378c630_0 .var "clk", 0 0;
v0x60000378c6c0_0 .net "counter_output", 31 0, v0x60000378a130_0;  1 drivers
v0x60000378c750_0 .net "currpc_out", 31 0, v0x600003788900_0;  1 drivers
v0x60000378c7e0_0 .net "imm_field_wo_sgn_ext", 15 0, v0x60000378b210_0;  1 drivers
v0x60000378c870_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000034881e0;  1 drivers
v0x60000378c900_0 .net "inp_instn", 31 0, v0x6000037890e0_0;  1 drivers
o0x1280419f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378c990_0 .net "inst_imm_field", 15 0, o0x1280419f0;  0 drivers
v0x60000378ca20_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x60000378b450_0;  1 drivers
v0x60000378cab0_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x600003787720_0;  1 drivers
v0x60000378cb40_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x60000378b570_0;  1 drivers
v0x60000378cbd0_0 .net "inst_read_reg_addr2_out_id_ex", 4 0, v0x600003787840_0;  1 drivers
v0x60000378cc60_0 .net "jump", 0 0, v0x60000378a1c0_0;  1 drivers
v0x60000378ccf0_0 .net "jump_address", 25 0, v0x600003788ab0_0;  1 drivers
v0x60000378cd80_0 .net "jump_counter_output", 31 0, v0x60000378a2e0_0;  1 drivers
v0x60000378ce10_0 .net "jump_id", 0 0, v0x600003788bd0_0;  1 drivers
v0x60000378cea0_0 .net "jump_out_id", 0 0, v0x60000378b690_0;  1 drivers
v0x60000378cf30_0 .net "mem_read", 0 0, v0x60000378a370_0;  1 drivers
v0x60000378cfc0_0 .net "mem_read_out_ex", 0 0, v0x600003786250_0;  1 drivers
v0x60000378d050_0 .net "mem_read_out_ex_dm", 0 0, v0x600003785170_0;  1 drivers
v0x60000378d0e0_0 .net "mem_read_out_id_ex", 0 0, v0x6000037879f0_0;  1 drivers
v0x60000378d170_0 .net "mem_to_reg", 0 0, v0x60000378a400_0;  1 drivers
v0x60000378d200_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x600003784750_0;  1 drivers
v0x60000378d290_0 .net "mem_to_reg_out_ex", 0 0, v0x600003786370_0;  1 drivers
v0x60000378d320_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x600003785290_0;  1 drivers
v0x60000378d3b0_0 .net "mem_to_reg_out_id_ex", 0 0, v0x600003787b10_0;  1 drivers
v0x60000378d440_0 .net "mem_write", 0 0, v0x60000378a490_0;  1 drivers
v0x60000378d4d0_0 .net "mem_write_out_ex", 0 0, v0x600003786490_0;  1 drivers
v0x60000378d560_0 .net "mem_write_out_ex_dm", 0 0, v0x6000037853b0_0;  1 drivers
v0x60000378d5f0_0 .net "mem_write_out_id_ex", 0 0, v0x600003787c30_0;  1 drivers
v0x60000378d680_0 .net "nextpc", 31 0, v0x600003789320_0;  1 drivers
v0x60000378d710_0 .net "nextpc_out", 31 0, v0x600003787d50_0;  1 drivers
v0x60000378d7a0_0 .net "out_instn", 31 0, v0x600003788cf0_0;  1 drivers
v0x60000378d830_0 .net "pc_to_branch", 31 0, v0x6000037894d0_0;  1 drivers
v0x60000378d8c0_0 .net "pcout", 31 0, v0x600003786640_0;  1 drivers
v0x60000378d950_0 .net "pcout_ex_dm", 31 0, v0x6000037854d0_0;  1 drivers
v0x60000378d9e0_0 .net "rd_out_dm_wb", 4 0, v0x600003784870_0;  1 drivers
v0x60000378da70_0 .net "rd_out_ex", 4 0, v0x600003786760_0;  1 drivers
v0x60000378db00_0 .net "rd_out_ex_dm", 4 0, v0x6000037855f0_0;  1 drivers
v0x60000378db90_0 .net "rd_out_id", 4 0, v0x60000378b7b0_0;  1 drivers
v0x60000378dc20_0 .net "rd_out_id_ex", 4 0, v0x600003787e70_0;  1 drivers
v0x60000378dcb0_0 .net "rd_out_wb", 4 0, v0x600003789a70_0;  1 drivers
v0x60000378dd40_0 .net "read_data_out_wb", 31 0, v0x600003784990_0;  1 drivers
v0x60000378ddd0_0 .net "reg_dst", 0 0, v0x60000378a5b0_0;  1 drivers
v0x60000378de60_0 .net "reg_dst_id_ex", 0 0, v0x600003788090_0;  1 drivers
v0x60000378def0_0 .net "reg_file_out_data1", 31 0, v0x600003788120_0;  1 drivers
v0x60000378df80_0 .net "reg_file_out_data2", 31 0, v0x6000037881b0_0;  1 drivers
v0x60000378e010_0 .net "reg_file_rd_data1", 31 0, v0x60000378aac0_0;  1 drivers
v0x60000378e0a0_0 .net "reg_file_rd_data2", 31 0, v0x60000378ab50_0;  1 drivers
v0x60000378e130_0 .net "reg_wr_data", 31 0, v0x600003789cb0_0;  1 drivers
v0x60000378e1c0_0 .net "reg_write", 0 0, v0x60000378a640_0;  1 drivers
v0x60000378e250_0 .net "reg_write_out_dm_wb", 0 0, v0x600003784ab0_0;  1 drivers
v0x60000378e2e0_0 .net "reg_write_out_ex", 0 0, v0x600003786ac0_0;  1 drivers
v0x60000378e370_0 .net "reg_write_out_ex_dm", 0 0, v0x600003785710_0;  1 drivers
v0x60000378e400_0 .net "reg_write_out_id_ex", 0 0, v0x600003788480_0;  1 drivers
v0x60000378e490_0 .net "reg_write_out_wb", 0 0, v0x600003789b90_0;  1 drivers
v0x60000378e520_0 .var "reset", 0 0;
v0x60000378e5b0_0 .net "resultOut", 31 0, v0x600003786d00_0;  1 drivers
v0x60000378e640_0 .net "sgn_ext_imm", 31 0, v0x60000378afd0_0;  1 drivers
v0x60000378e6d0_0 .net "sgn_ext_imm_out", 31 0, v0x6000037886c0_0;  1 drivers
v0x60000378e760_0 .net "zero", 0 0, v0x6000037870f0_0;  1 drivers
E_0x600000b80540 .event edge, v0x6000037842d0_0;
L_0x600003488000 .part v0x600003788cf0_0, 26, 6;
L_0x600003488280 .part v0x600003788cf0_0, 21, 5;
L_0x600003488320 .part v0x600003788cf0_0, 16, 5;
L_0x6000034883c0 .part v0x600003788cf0_0, 11, 5;
L_0x600003488460 .part v0x600003788cf0_0, 0, 16;
S_0x11fe047a0 .scope module, "DM" "DataMemory" 2 225, 3 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x600003784000_0 .net "Mem_address", 31 0, o0x128040010;  alias, 0 drivers
v0x600003784090_0 .net "Mem_read", 0 0, v0x600003785170_0;  alias, 1 drivers
v0x600003784120_0 .net "Mem_write", 0 0, v0x6000037853b0_0;  alias, 1 drivers
v0x6000037841b0_0 .var "Read_Data", 31 0;
v0x600003784240_0 .net "Write_data", 31 0, v0x600003784e10_0;  alias, 1 drivers
v0x6000037842d0_0 .net "clk", 0 0, v0x60000378c630_0;  1 drivers
v0x600003784360 .array "memory", 9 0, 31 0;
v0x6000037843f0_0 .net "reset", 0 0, v0x60000378e520_0;  1 drivers
E_0x600000b80570 .event negedge, v0x6000037842d0_0;
E_0x600000b80510 .event posedge, v0x6000037842d0_0;
E_0x600000b805a0 .event posedge, v0x6000037843f0_0;
S_0x11fe04930 .scope module, "DM_WB" "MEM_WB_reg" 2 235, 4 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x600003784480_0 .var "alu_res_out", 31 0;
v0x600003784510_0 .net "alu_result", 31 0, v0x600003784c60_0;  alias, 1 drivers
v0x6000037845a0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003784630_0 .var "flag_dm_wb", 0 0;
v0x6000037846c0_0 .net "mem_to_reg", 0 0, v0x600003785290_0;  alias, 1 drivers
v0x600003784750_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x6000037847e0_0 .net "rd_in_dm_wb", 4 0, v0x6000037855f0_0;  alias, 1 drivers
v0x600003784870_0 .var "rd_out_dm_wb", 4 0;
v0x600003784900_0 .net "read_data", 31 0, v0x6000037841b0_0;  alias, 1 drivers
v0x600003784990_0 .var "read_data_out", 31 0;
v0x600003784a20_0 .net "reg_write", 0 0, v0x600003785710_0;  alias, 1 drivers
v0x600003784ab0_0 .var "reg_write_out_dm_wb", 0 0;
o0x128040490 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003784b40_0 .net "reset", 0 0, o0x128040490;  0 drivers
E_0x600000b805d0 .event posedge, v0x600003784b40_0;
S_0x11fe04bc0 .scope module, "EX_DM" "EX_DM_register" 2 202, 5 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 32 "ALU_result_out_ex_dm";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 32 "Write_data_in";
    .port_info 5 /INPUT 5 "rd_in_ex_dm";
    .port_info 6 /OUTPUT 32 "Mem_address";
    .port_info 7 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 8 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 9 /OUTPUT 32 "Write_data_out";
    .port_info 10 /INPUT 1 "mem_to_reg_in";
    .port_info 11 /INPUT 1 "reg_write_in";
    .port_info 12 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 13 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "reset";
    .port_info 16 /OUTPUT 5 "rd_out_ex_dm";
    .port_info 17 /INPUT 1 "branch_out_ex";
    .port_info 18 /OUTPUT 1 "branch_out_ex_dm";
    .port_info 19 /INPUT 32 "pcout_ex";
    .port_info 20 /OUTPUT 32 "pcout_ex_dm";
v0x600003784bd0_0 .net "ALU_result", 31 0, v0x600003786d00_0;  alias, 1 drivers
v0x600003784c60_0 .var "ALU_result_out_ex_dm", 31 0;
v0x600003784cf0_0 .var "Mem_address", 31 0;
v0x600003784d80_0 .net "Write_data_in", 31 0, v0x6000037881b0_0;  alias, 1 drivers
v0x600003784e10_0 .var "Write_data_out", 31 0;
v0x600003784ea0_0 .net "branch_out_ex", 0 0, v0x600003785c20_0;  alias, 1 drivers
v0x600003784f30_0 .var "branch_out_ex_dm", 0 0;
v0x600003784fc0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003785050_0 .var "flag_ex_dm", 0 0;
v0x6000037850e0_0 .net "mem_read_in", 0 0, v0x600003786250_0;  alias, 1 drivers
v0x600003785170_0 .var "mem_read_out_ex_dm", 0 0;
v0x600003785200_0 .net "mem_to_reg_in", 0 0, v0x600003786370_0;  alias, 1 drivers
v0x600003785290_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x600003785320_0 .net "mem_write_in", 0 0, v0x600003786490_0;  alias, 1 drivers
v0x6000037853b0_0 .var "mem_write_out_ex_dm", 0 0;
v0x600003785440_0 .net "pcout_ex", 31 0, v0x600003786640_0;  alias, 1 drivers
v0x6000037854d0_0 .var "pcout_ex_dm", 31 0;
v0x600003785560_0 .net "rd_in_ex_dm", 4 0, v0x600003786760_0;  alias, 1 drivers
v0x6000037855f0_0 .var "rd_out_ex_dm", 4 0;
v0x600003785680_0 .net "reg_write_in", 0 0, v0x600003786ac0_0;  alias, 1 drivers
v0x600003785710_0 .var "reg_write_out_ex_dm", 0 0;
v0x6000037857a0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
S_0x11fe04f30 .scope module, "Ex" "EX" 2 162, 6 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /INPUT 5 "rd_out_ex_dm";
    .port_info 4 /INPUT 32 "sign_ext";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "reg_dst";
    .port_info 10 /INPUT 5 "inst_read_reg_addr1_out_id_ex";
    .port_info 11 /INPUT 5 "inst_read_reg_addr2";
    .port_info 12 /INPUT 5 "rd_out_dm_wb";
    .port_info 13 /INPUT 5 "rd";
    .port_info 14 /INPUT 32 "pc";
    .port_info 15 /OUTPUT 1 "zero";
    .port_info 16 /OUTPUT 32 "address";
    .port_info 17 /OUTPUT 32 "resultOut";
    .port_info 18 /OUTPUT 32 "pcout";
    .port_info 19 /OUTPUT 1 "branch_out";
    .port_info 20 /OUTPUT 32 "offset";
    .port_info 21 /OUTPUT 5 "rd_out";
    .port_info 22 /INPUT 1 "branch_out_ex_dm";
    .port_info 23 /INPUT 1 "mem_read_in_ex";
    .port_info 24 /INPUT 1 "mem_write_in_ex";
    .port_info 25 /INPUT 1 "reg_write_in_ex";
    .port_info 26 /INPUT 1 "reg_write_out_ex_dm";
    .port_info 27 /INPUT 1 "reg_write_out_dm_wb";
    .port_info 28 /INPUT 1 "mem_to_reg_in_ex";
    .port_info 29 /OUTPUT 1 "mem_read_out_ex";
    .port_info 30 /OUTPUT 1 "mem_write_out_ex";
    .port_info 31 /OUTPUT 1 "reg_write_out_ex";
    .port_info 32 /OUTPUT 1 "mem_to_reg_out_ex";
    .port_info 33 /INPUT 32 "result_out_dm_wb";
    .port_info 34 /INPUT 32 "result_out_ex_dm";
    .port_info 35 /INPUT 32 "branch_counter";
    .port_info 36 /OUTPUT 32 "branch_counter_output";
P_0x11fe050a0 .param/l "ADD" 0 6 37, C4<000000>;
P_0x11fe050e0 .param/l "ADDI" 0 6 34, C4<00>;
P_0x11fe05120 .param/l "BEQ" 0 6 35, C4<01>;
P_0x11fe05160 .param/l "LW" 0 6 32, C4<00>;
P_0x11fe051a0 .param/l "MUL" 0 6 39, C4<000010>;
P_0x11fe051e0 .param/l "RType" 0 6 36, C4<10>;
P_0x11fe05220 .param/l "SUB" 0 6 38, C4<000001>;
P_0x11fe05260 .param/l "SW" 0 6 33, C4<00>;
v0x600003785830_0 .var "ALUControl", 3 0;
v0x6000037858c0_0 .net "ALUOp", 1 0, v0x600003787210_0;  alias, 1 drivers
v0x600003785950_0 .net "ALUSrc", 0 0, v0x600003787330_0;  alias, 1 drivers
v0x6000037859e0_0 .var "address", 31 0;
v0x600003785a70_0 .net "branch", 0 0, v0x600003787450_0;  alias, 1 drivers
v0x600003785b00_0 .net "branch_counter", 31 0, v0x600003785b90_0;  alias, 1 drivers
v0x600003785b90_0 .var "branch_counter_output", 31 0;
v0x600003785c20_0 .var "branch_out", 0 0;
v0x600003785cb0_0 .net "branch_out_ex_dm", 0 0, v0x600003784f30_0;  alias, 1 drivers
v0x600003785d40_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003785dd0_0 .var "data1", 31 0;
v0x600003785e60_0 .var "data2", 31 0;
v0x600003785ef0_0 .var "forward_a", 1 0;
v0x600003785f80_0 .var "forward_b", 1 0;
v0x600003786010_0 .net "funct", 5 0, L_0x600003488500;  1 drivers
v0x6000037860a0_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x600003787720_0;  alias, 1 drivers
v0x600003786130_0 .net "inst_read_reg_addr2", 4 0, v0x600003787840_0;  alias, 1 drivers
v0x6000037861c0_0 .net "mem_read_in_ex", 0 0, v0x6000037879f0_0;  alias, 1 drivers
v0x600003786250_0 .var "mem_read_out_ex", 0 0;
v0x6000037862e0_0 .net "mem_to_reg_in_ex", 0 0, v0x600003787b10_0;  alias, 1 drivers
v0x600003786370_0 .var "mem_to_reg_out_ex", 0 0;
v0x600003786400_0 .net "mem_write_in_ex", 0 0, v0x600003787c30_0;  alias, 1 drivers
v0x600003786490_0 .var "mem_write_out_ex", 0 0;
v0x600003786520_0 .var "offset", 31 0;
v0x6000037865b0_0 .net "pc", 31 0, v0x600003787d50_0;  alias, 1 drivers
v0x600003786640_0 .var "pcout", 31 0;
v0x6000037866d0_0 .net "rd", 4 0, v0x600003787e70_0;  alias, 1 drivers
v0x600003786760_0 .var "rd_out", 4 0;
v0x6000037867f0_0 .net "rd_out_dm_wb", 4 0, v0x600003784870_0;  alias, 1 drivers
v0x600003786880_0 .net "rd_out_ex_dm", 4 0, v0x6000037855f0_0;  alias, 1 drivers
v0x600003786910_0 .net "reg_dst", 0 0, v0x600003788090_0;  alias, 1 drivers
v0x6000037869a0_0 .net "reg_write_in_ex", 0 0, v0x600003788480_0;  alias, 1 drivers
v0x600003786a30_0 .net "reg_write_out_dm_wb", 0 0, v0x600003784ab0_0;  alias, 1 drivers
v0x600003786ac0_0 .var "reg_write_out_ex", 0 0;
v0x600003786b50_0 .net "reg_write_out_ex_dm", 0 0, v0x600003785710_0;  alias, 1 drivers
v0x600003786be0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x600003786c70_0 .var "result", 31 0;
v0x600003786d00_0 .var "resultOut", 31 0;
v0x600003786d90_0 .net "result_out_dm_wb", 31 0, v0x600003784480_0;  alias, 1 drivers
v0x600003786e20_0 .net "result_out_ex_dm", 31 0, v0x600003784c60_0;  alias, 1 drivers
v0x600003786eb0_0 .net "rs", 31 0, v0x600003788120_0;  alias, 1 drivers
v0x600003786f40_0 .net "rt", 31 0, v0x6000037881b0_0;  alias, 1 drivers
v0x600003786fd0_0 .net "sign_ext", 31 0, v0x6000037886c0_0;  alias, 1 drivers
v0x600003787060_0 .var "t_branch_counter_output", 31 0;
v0x6000037870f0_0 .var "zero", 0 0;
L_0x600003488500 .part v0x6000037886c0_0, 0, 6;
S_0x11fe05a80 .scope module, "ID_EX" "ID_EX_reg" 2 122, 7 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "alu_op";
    .port_info 7 /INPUT 32 "nextpc";
    .port_info 8 /INPUT 32 "reg_file_rd_data1";
    .port_info 9 /INPUT 32 "reg_file_rd_data2";
    .port_info 10 /INPUT 32 "sgn_ext_imm";
    .port_info 11 /INPUT 16 "inst_imm_field";
    .port_info 12 /OUTPUT 32 "nextpc_out";
    .port_info 13 /OUTPUT 32 "reg_file_out_data1";
    .port_info 14 /OUTPUT 32 "reg_file_out_data2";
    .port_info 15 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 16 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 20 /OUTPUT 1 "branch_out_id_ex";
    .port_info 21 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 22 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 23 /INPUT 1 "clk";
    .port_info 24 /INPUT 1 "reset";
    .port_info 25 /INPUT 1 "reg_dst";
    .port_info 26 /OUTPUT 1 "reg_dst_id_ex";
    .port_info 27 /INPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 28 /INPUT 5 "rd_out_id";
    .port_info 29 /OUTPUT 5 "inst_read_reg_addr2_out_id_ex";
    .port_info 30 /OUTPUT 5 "rd_out_id_ex";
    .port_info 31 /INPUT 1 "jump_in_id";
    .port_info 32 /INPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 33 /OUTPUT 5 "inst_read_reg_addr1_out_id_ex";
    .port_info 34 /INPUT 5 "rd_out_wb";
    .port_info 35 /INPUT 1 "reg_write_out_wb";
    .port_info 36 /INPUT 32 "reg_wr_data";
v0x600003787180_0 .net "alu_op", 1 0, v0x600003789dd0_0;  alias, 1 drivers
v0x600003787210_0 .var "alu_op_out_id_ex", 1 0;
v0x6000037872a0_0 .net "alu_src", 0 0, v0x600003789e60_0;  alias, 1 drivers
v0x600003787330_0 .var "alu_src_out_id_ex", 0 0;
v0x6000037873c0_0 .net "branch", 0 0, v0x600003789ef0_0;  alias, 1 drivers
v0x600003787450_0 .var "branch_out_id_ex", 0 0;
v0x6000037874e0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003787570_0 .var "flag_id_ex", 0 0;
v0x600003787600_0 .net "inst_imm_field", 15 0, o0x1280419f0;  alias, 0 drivers
v0x600003787690_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x60000378b450_0;  alias, 1 drivers
v0x600003787720_0 .var "inst_read_reg_addr1_out_id_ex", 4 0;
v0x6000037877b0_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x60000378b570_0;  alias, 1 drivers
v0x600003787840_0 .var "inst_read_reg_addr2_out_id_ex", 4 0;
v0x6000037878d0_0 .net "jump_in_id", 0 0, v0x60000378b690_0;  alias, 1 drivers
v0x600003787960_0 .net "mem_read", 0 0, v0x60000378a370_0;  alias, 1 drivers
v0x6000037879f0_0 .var "mem_read_out_id_ex", 0 0;
v0x600003787a80_0 .net "mem_to_reg", 0 0, v0x60000378a400_0;  alias, 1 drivers
v0x600003787b10_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x600003787ba0_0 .net "mem_write", 0 0, v0x60000378a490_0;  alias, 1 drivers
v0x600003787c30_0 .var "mem_write_out_id_ex", 0 0;
v0x600003787cc0_0 .net "nextpc", 31 0, v0x600003789320_0;  alias, 1 drivers
v0x600003787d50_0 .var "nextpc_out", 31 0;
v0x600003787de0_0 .net "rd_out_id", 4 0, v0x60000378b7b0_0;  alias, 1 drivers
v0x600003787e70_0 .var "rd_out_id_ex", 4 0;
v0x600003787f00_0 .net "rd_out_wb", 4 0, v0x600003789a70_0;  alias, 1 drivers
v0x600003788000_0 .net "reg_dst", 0 0, v0x60000378a5b0_0;  alias, 1 drivers
v0x600003788090_0 .var "reg_dst_id_ex", 0 0;
v0x600003788120_0 .var "reg_file_out_data1", 31 0;
v0x6000037881b0_0 .var "reg_file_out_data2", 31 0;
v0x600003788240_0 .net "reg_file_rd_data1", 31 0, v0x60000378aac0_0;  alias, 1 drivers
v0x6000037882d0_0 .net "reg_file_rd_data2", 31 0, v0x60000378ab50_0;  alias, 1 drivers
v0x600003788360_0 .net "reg_wr_data", 31 0, v0x600003789cb0_0;  alias, 1 drivers
v0x6000037883f0_0 .net "reg_write", 0 0, v0x60000378a640_0;  alias, 1 drivers
v0x600003788480_0 .var "reg_write_out_id_ex", 0 0;
v0x600003788510_0 .net "reg_write_out_wb", 0 0, v0x600003789b90_0;  alias, 1 drivers
v0x6000037885a0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x600003788630_0 .net "sgn_ext_imm", 31 0, v0x60000378afd0_0;  alias, 1 drivers
v0x6000037886c0_0 .var "sgn_ext_imm_out", 31 0;
S_0x11fe062a0 .scope module, "IF" "IF_ID_reg" 2 54, 8 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "jump_in";
    .port_info 8 /OUTPUT 1 "jump_out";
    .port_info 9 /OUTPUT 26 "jump_address";
    .port_info 10 /INPUT 1 "reset";
v0x600003788750_0 .var "PCplus4Out", 31 0;
v0x6000037887e0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003788870_0 .net "currpc", 31 0, v0x6000037894d0_0;  alias, 1 drivers
v0x600003788900_0 .var "currpc_out", 31 0;
v0x600003788990_0 .var "flag_if_id", 0 0;
v0x600003788a20_0 .net "inp_instn", 31 0, v0x6000037890e0_0;  alias, 1 drivers
v0x600003788ab0_0 .var "jump_address", 25 0;
v0x600003788b40_0 .net "jump_in", 0 0, v0x60000378a1c0_0;  alias, 1 drivers
v0x600003788bd0_0 .var "jump_out", 0 0;
v0x600003788c60_0 .net "nextpc", 31 0, v0x600003789320_0;  alias, 1 drivers
v0x600003788cf0_0 .var "out_instn", 31 0;
v0x600003788d80_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
S_0x11fe06410 .scope module, "IM" "Instruction_Memory" 2 38, 9 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /OUTPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "nextpc";
    .port_info 4 /OUTPUT 32 "pc_to_branch";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "jump_in_im";
    .port_info 7 /INPUT 26 "jump_address_im";
    .port_info 8 /INPUT 32 "pcout_ex";
    .port_info 9 /INPUT 1 "branch_out_ex";
    .port_info 10 /INPUT 32 "counter";
    .port_info 11 /INPUT 32 "jump_counter";
    .port_info 12 /INPUT 32 "branch_counter";
v0x600003788e10 .array "Imemory", 1023 0, 31 0;
v0x600003788ea0_0 .net "branch_counter", 31 0, v0x600003785b90_0;  alias, 1 drivers
v0x600003788f30_0 .net "branch_out_ex", 0 0, v0x600003785c20_0;  alias, 1 drivers
v0x600003788fc0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x600003789050_0 .net "counter", 31 0, v0x60000378a130_0;  alias, 1 drivers
v0x6000037890e0_0 .var "inp_instn", 31 0;
v0x600003789170_0 .net "jump_address_im", 25 0, v0x600003788ab0_0;  alias, 1 drivers
v0x600003789200_0 .net "jump_counter", 31 0, v0x60000378a2e0_0;  alias, 1 drivers
v0x600003789290_0 .net "jump_in_im", 0 0, v0x600003788bd0_0;  alias, 1 drivers
v0x600003789320_0 .var "nextpc", 31 0;
v0x6000037893b0_0 .net "pc", 31 0, v0x600003789320_0;  alias, 1 drivers
v0x600003789440_0 .var "pc_curr", 31 0;
v0x6000037894d0_0 .var "pc_to_branch", 31 0;
v0x600003789560_0 .net "pcout_ex", 31 0, v0x600003786640_0;  alias, 1 drivers
v0x6000037895f0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x600003789680_0 .var "t_branch_out_ex", 0 0;
v0x600003789710_0 .var "t_jump_in_im", 0 0;
E_0x600000b80600 .event edge, v0x600003787cc0_0;
S_0x11fe066c0 .scope module, "WB" "WriteBack" 2 249, 10 2 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x6000037897a0_0 .net "alu_data_out", 31 0, v0x600003784480_0;  alias, 1 drivers
v0x600003789830_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x6000037898c0_0 .net "dm_data_out", 31 0, v0x600003784990_0;  alias, 1 drivers
v0x600003789950_0 .net "mem_to_reg", 0 0, v0x600003784750_0;  alias, 1 drivers
v0x6000037899e0_0 .net "rd_in_wb", 4 0, v0x600003784870_0;  alias, 1 drivers
v0x600003789a70_0 .var "rd_out_wb", 4 0;
v0x600003789b00_0 .net "reg_write", 0 0, v0x600003784ab0_0;  alias, 1 drivers
v0x600003789b90_0 .var "reg_write_out_wb", 0 0;
v0x600003789c20_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x600003789cb0_0 .var "wb_data", 31 0;
S_0x11fe06830 .scope module, "cu" "ControlUnit" 2 69, 11 1 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "branch_out_ex_dm";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /INPUT 1 "reset";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 32 "counter";
    .port_info 14 /INPUT 32 "jump_counter";
    .port_info 15 /OUTPUT 32 "counter_output";
    .port_info 16 /OUTPUT 32 "jump_counter_output";
P_0x11fe069a0 .param/l "ADDI" 0 11 15, C4<000100>;
P_0x11fe069e0 .param/l "BEQ" 0 11 14, C4<000011>;
P_0x11fe06a20 .param/l "JUMP" 0 11 16, C4<000101>;
P_0x11fe06a60 .param/l "LW" 0 11 12, C4<000001>;
P_0x11fe06aa0 .param/l "RType" 0 11 11, C4<000000>;
P_0x11fe06ae0 .param/l "SW" 0 11 13, C4<000010>;
v0x600003789dd0_0 .var "alu_op", 1 0;
v0x600003789e60_0 .var "alu_src", 0 0;
v0x600003789ef0_0 .var "branch", 0 0;
v0x600003789f80_0 .net "branch_out_ex_dm", 0 0, v0x600003784f30_0;  alias, 1 drivers
v0x60000378a010_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x60000378a0a0_0 .net "counter", 31 0, v0x60000378a130_0;  alias, 1 drivers
v0x60000378a130_0 .var "counter_output", 31 0;
v0x60000378a1c0_0 .var "jump", 0 0;
v0x60000378a250_0 .net "jump_counter", 31 0, v0x60000378a2e0_0;  alias, 1 drivers
v0x60000378a2e0_0 .var "jump_counter_output", 31 0;
v0x60000378a370_0 .var "mem_read", 0 0;
v0x60000378a400_0 .var "mem_to_reg", 0 0;
v0x60000378a490_0 .var "mem_write", 0 0;
v0x60000378a520_0 .net "opcode", 5 0, L_0x600003488000;  1 drivers
v0x60000378a5b0_0 .var "reg_dst", 0 0;
v0x60000378a640_0 .var "reg_write", 0 0;
v0x60000378a6d0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x60000378a760_0 .var "t_counter_output", 31 0;
v0x60000378a7f0_0 .var "t_jump_counter_output", 31 0;
S_0x11fe06cc0 .scope module, "tb" "instruction_decoder" 2 99, 12 4 0, S_0x11fe04630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_cu";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "inst_read_reg_addr1";
    .port_info 4 /INPUT 5 "inst_read_reg_addr2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "reg_wr_data";
    .port_info 7 /INPUT 16 "inst_imm_field";
    .port_info 8 /INPUT 1 "reg_write";
    .port_info 9 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 10 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 11 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 12 /OUTPUT 32 "sgn_ext_imm";
    .port_info 13 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 14 /INPUT 5 "reg_wr_addr_wb";
    .port_info 15 /OUTPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 16 /OUTPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 17 /OUTPUT 5 "rd_out_id";
    .port_info 18 /INPUT 1 "jump_in";
    .port_info 19 /OUTPUT 1 "jump_out_id";
v0x60000378b060_0 .net *"_ivl_2", 29 0, L_0x600003488140;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000378b0f0_0 .net *"_ivl_4", 1 0, L_0x128078010;  1 drivers
v0x60000378b180_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x60000378b210_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x60000378b2a0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000034881e0;  alias, 1 drivers
v0x60000378b330_0 .net "inst_imm_field", 15 0, L_0x600003488460;  1 drivers
v0x60000378b3c0_0 .net "inst_read_reg_addr1", 4 0, L_0x600003488280;  1 drivers
v0x60000378b450_0 .var "inst_read_reg_addr1_out_id", 4 0;
v0x60000378b4e0_0 .net "inst_read_reg_addr2", 4 0, L_0x600003488320;  1 drivers
v0x60000378b570_0 .var "inst_read_reg_addr2_out_id", 4 0;
v0x60000378b600_0 .net "jump_in", 0 0, v0x600003788bd0_0;  alias, 1 drivers
v0x60000378b690_0 .var "jump_out_id", 0 0;
v0x60000378b720_0 .net "rd", 4 0, L_0x6000034883c0;  1 drivers
v0x60000378b7b0_0 .var "rd_out_id", 4 0;
v0x60000378b840_0 .net "reg_file_rd_data1", 31 0, v0x60000378aac0_0;  alias, 1 drivers
v0x60000378b8d0_0 .net "reg_file_rd_data2", 31 0, v0x60000378ab50_0;  alias, 1 drivers
v0x60000378b960_0 .net "reg_wr_addr_wb", 4 0, v0x600003789a70_0;  alias, 1 drivers
v0x60000378b9f0_0 .net "reg_wr_data", 31 0, v0x600003789cb0_0;  alias, 1 drivers
v0x60000378ba80_0 .net "reg_write", 0 0, v0x600003789b90_0;  alias, 1 drivers
v0x60000378bb10_0 .net "reg_write_cu", 0 0, v0x60000378a640_0;  alias, 1 drivers
v0x60000378bba0_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
v0x60000378bc30_0 .net "sgn_ext_imm", 31 0, v0x60000378afd0_0;  alias, 1 drivers
L_0x600003488140 .part v0x60000378afd0_0, 0, 30;
L_0x6000034881e0 .concat [ 2 30 0 0], L_0x128078010, L_0x600003488140;
S_0x11fe07010 .scope module, "registerFile" "RegisterFile" 12 47, 13 1 0, S_0x11fe06cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inst_read_reg_addr1";
    .port_info 1 /INPUT 5 "inst_read_reg_addr2";
    .port_info 2 /INPUT 5 "reg_wr_addr";
    .port_info 3 /INPUT 32 "reg_wr_data";
    .port_info 4 /INPUT 1 "reg_wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 8 /INPUT 1 "reset";
v0x600003789d40_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x60000378a910_0 .var/i "i", 31 0;
v0x60000378a9a0_0 .net "inst_read_reg_addr1", 4 0, L_0x600003488280;  alias, 1 drivers
v0x60000378aa30_0 .net "inst_read_reg_addr2", 4 0, L_0x600003488320;  alias, 1 drivers
v0x60000378aac0_0 .var "reg_file_rd_data1", 31 0;
v0x60000378ab50_0 .var "reg_file_rd_data2", 31 0;
v0x60000378abe0_0 .net "reg_wr", 0 0, v0x600003789b90_0;  alias, 1 drivers
v0x60000378ac70_0 .net "reg_wr_addr", 4 0, v0x600003789a70_0;  alias, 1 drivers
v0x60000378ad00_0 .net "reg_wr_data", 31 0, v0x600003789cb0_0;  alias, 1 drivers
v0x60000378ad90 .array "registers", 31 0, 31 0;
v0x60000378ae20_0 .net "reset", 0 0, v0x60000378e520_0;  alias, 1 drivers
E_0x600000b80630 .event edge, v0x6000037843f0_0;
S_0x11fe07180 .scope module, "signExtend" "SignExtend" 12 50, 14 1 0, S_0x11fe06cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 32 "out";
v0x60000378aeb0_0 .net "clk", 0 0, v0x60000378c630_0;  alias, 1 drivers
v0x60000378af40_0 .net "inp", 15 0, L_0x600003488460;  alias, 1 drivers
v0x60000378afd0_0 .var "out", 31 0;
    .scope S_0x11fe06410;
T_0 ;
    %vpi_call 9 17 "$readmemb", "m.bin", v0x600003788e10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x11fe06410;
T_1 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003789320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003789440_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11fe06410;
T_2 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x6000037893b0_0;
    %store/vec4 v0x600003789440_0, 0, 32;
    %load/vec4 v0x600003789290_0;
    %store/vec4 v0x600003789710_0, 0, 1;
    %load/vec4 v0x600003788f30_0;
    %store/vec4 v0x600003789680_0, 0, 1;
    %load/vec4 v0x600003789290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x600003789170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600003789440_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600003789440_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600003788e10, 4;
    %store/vec4 v0x6000037890e0_0, 0, 32;
    %load/vec4 v0x6000037890e0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 980, 0, 32;
    %store/vec4 v0x600003789440_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600003789440_0;
    %store/vec4 v0x6000037894d0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11fe06410;
T_3 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x600003788f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x600003789560_0;
    %store/vec4 v0x600003789320_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003789710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x600003789440_0;
    %store/vec4 v0x600003789320_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600003789440_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600003789320_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11fe06410;
T_4 ;
    %wait E_0x600000b80600;
    %vpi_func 9 57 "$time" 64 {0 0 0};
    %pushi/vec4 200, 0, 64;
    %div;
    %load/vec4 v0x600003789050_0;
    %load/vec4 v0x600003789200_0;
    %muli 2, 0, 32;
    %sub;
    %load/vec4 v0x600003788ea0_0;
    %muli 2, 0, 32;
    %sub;
    %addi 1, 0, 32;
    %vpi_call 9 57 "$display", "Clock Cycles = %d , Total Instructions = %d", S<1,vec4,u64>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x6000037893b0_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 9 58 "$finish" {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11fe062a0;
T_5 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003788990_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11fe062a0;
T_6 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x600003788cf0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x600003788ab0_0, 0, 26;
    %load/vec4 v0x600003788c60_0;
    %assign/vec4 v0x600003788750_0, 0;
    %load/vec4 v0x600003788870_0;
    %assign/vec4 v0x600003788900_0, 0;
    %load/vec4 v0x600003788a20_0;
    %store/vec4 v0x600003788cf0_0, 0, 32;
    %load/vec4 v0x600003788b40_0;
    %assign/vec4 v0x600003788bd0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11fe06830;
T_7 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378a130_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11fe06830;
T_8 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x60000378a0a0_0;
    %assign/vec4 v0x60000378a760_0, 0;
    %load/vec4 v0x60000378a250_0;
    %assign/vec4 v0x60000378a7f0_0, 0;
    %load/vec4 v0x600003789f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000378a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003789e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000378a640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003789dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000378a1c0_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11fe06830;
T_9 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x60000378a760_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60000378a130_0, 0;
    %load/vec4 v0x60000378a520_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x60000378a7f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60000378a2e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11fe07010;
T_10 ;
    %wait E_0x600000b80630;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000378a910_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x60000378a910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000378a910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378ad90, 0, 4;
    %load/vec4 v0x60000378a910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000378a910_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x11fe07010;
T_11 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x60000378a9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60000378ad90, 4;
    %store/vec4 v0x60000378aac0_0, 0, 32;
    %load/vec4 v0x60000378aa30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60000378ad90, 4;
    %store/vec4 v0x60000378ab50_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x11fe07010;
T_12 ;
    %wait E_0x600000b80510;
    %vpi_call 13 28 "$display", "REGISTER FILE: time: %3d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000378a910_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x60000378a910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 13 30 "$display", "Register ", v0x60000378a910_0, " ", &A<v0x60000378ad90, v0x60000378a910_0 > {0 0 0};
    %load/vec4 v0x60000378a910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000378a910_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11fe07010;
T_13 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x60000378abe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x60000378ad00_0;
    %load/vec4 v0x60000378ac70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x60000378ad90, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11fe07180;
T_14 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x60000378af40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x60000378af40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x60000378af40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x60000378af40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x60000378afd0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11fe06cc0;
T_15 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x60000378b600_0;
    %assign/vec4 v0x60000378b690_0, 0;
    %load/vec4 v0x60000378b720_0;
    %assign/vec4 v0x60000378b7b0_0, 0;
    %load/vec4 v0x60000378b4e0_0;
    %assign/vec4 v0x60000378b570_0, 0;
    %load/vec4 v0x60000378b3c0_0;
    %assign/vec4 v0x60000378b450_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11fe06cc0;
T_16 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x60000378b330_0;
    %assign/vec4 v0x60000378b210_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11fe05a80;
T_17 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003787570_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11fe05a80;
T_18 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x6000037878d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x600003787cc0_0;
    %assign/vec4 v0x600003787d50_0, 0;
    %load/vec4 v0x6000037873c0_0;
    %assign/vec4 v0x600003787450_0, 0;
    %load/vec4 v0x600003788240_0;
    %assign/vec4 v0x600003788120_0, 0;
    %load/vec4 v0x6000037882d0_0;
    %assign/vec4 v0x6000037881b0_0, 0;
    %load/vec4 v0x600003788630_0;
    %assign/vec4 v0x6000037886c0_0, 0;
    %load/vec4 v0x600003787de0_0;
    %assign/vec4 v0x600003787e70_0, 0;
    %load/vec4 v0x6000037883f0_0;
    %assign/vec4 v0x600003788480_0, 0;
    %load/vec4 v0x600003787a80_0;
    %assign/vec4 v0x600003787b10_0, 0;
    %load/vec4 v0x600003787ba0_0;
    %assign/vec4 v0x600003787c30_0, 0;
    %load/vec4 v0x600003787960_0;
    %assign/vec4 v0x6000037879f0_0, 0;
    %load/vec4 v0x6000037872a0_0;
    %assign/vec4 v0x600003787330_0, 0;
    %load/vec4 v0x600003787180_0;
    %assign/vec4 v0x600003787210_0, 0;
    %load/vec4 v0x600003788000_0;
    %assign/vec4 v0x600003788090_0, 0;
    %load/vec4 v0x600003787690_0;
    %assign/vec4 v0x600003787720_0, 0;
    %load/vec4 v0x6000037877b0_0;
    %assign/vec4 v0x600003787840_0, 0;
    %load/vec4 v0x600003788510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x600003787690_0;
    %load/vec4 v0x600003787f00_0;
    %cmp/e;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x600003788360_0;
    %assign/vec4 v0x600003788120_0, 0;
T_18.4 ;
    %load/vec4 v0x6000037877b0_0;
    %load/vec4 v0x600003787f00_0;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x600003788360_0;
    %assign/vec4 v0x6000037881b0_0, 0;
T_18.6 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600003788240_0;
    %assign/vec4 v0x600003788120_0, 0;
    %load/vec4 v0x6000037882d0_0;
    %assign/vec4 v0x6000037881b0_0, 0;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11fe04f30;
T_19 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x600003785b90_0;
    %assign/vec4 v0x600003787060_0, 0;
    %load/vec4 v0x600003785cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003786250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003786490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003786ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003786370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003785c20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003785ef0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003785f80_0, 0, 2;
    %load/vec4 v0x600003786a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000037867f0_0;
    %load/vec4 v0x6000037860a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003785ef0_0, 0, 2;
T_19.2 ;
    %load/vec4 v0x600003786a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000037867f0_0;
    %load/vec4 v0x600003786130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003785f80_0, 0, 2;
T_19.4 ;
    %load/vec4 v0x600003786b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003786880_0;
    %load/vec4 v0x6000037860a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003785ef0_0, 0, 2;
T_19.6 ;
    %load/vec4 v0x600003786b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003786880_0;
    %load/vec4 v0x600003786130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003785f80_0, 0, 2;
T_19.8 ;
    %load/vec4 v0x600003785ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %jmp T_19.13;
T_19.10 ;
    %load/vec4 v0x600003786eb0_0;
    %store/vec4 v0x600003785dd0_0, 0, 32;
    %jmp T_19.13;
T_19.11 ;
    %load/vec4 v0x600003786d90_0;
    %store/vec4 v0x600003785dd0_0, 0, 32;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x600003786e20_0;
    %store/vec4 v0x600003785dd0_0, 0, 32;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %load/vec4 v0x6000037861c0_0;
    %assign/vec4 v0x600003786250_0, 0;
    %load/vec4 v0x600003786400_0;
    %assign/vec4 v0x600003786490_0, 0;
    %load/vec4 v0x6000037869a0_0;
    %assign/vec4 v0x600003786ac0_0, 0;
    %load/vec4 v0x6000037862e0_0;
    %assign/vec4 v0x600003786370_0, 0;
    %load/vec4 v0x600003786910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.14, 4;
    %load/vec4 v0x600003786130_0;
    %store/vec4 v0x600003786760_0, 0, 5;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v0x6000037866d0_0;
    %store/vec4 v0x600003786760_0, 0, 5;
T_19.15 ;
    %load/vec4 v0x600003785950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %load/vec4 v0x600003786f40_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x600003786fd0_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
T_19.17 ;
    %load/vec4 v0x6000037865b0_0;
    %store/vec4 v0x600003786640_0, 0, 32;
    %load/vec4 v0x6000037858c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %jmp T_19.23;
T_19.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %load/vec4 v0x600003786fd0_0;
    %store/vec4 v0x600003786520_0, 0, 32;
    %load/vec4 v0x600003786520_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.23;
T_19.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %load/vec4 v0x600003786fd0_0;
    %store/vec4 v0x600003786520_0, 0, 32;
    %load/vec4 v0x600003786520_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.23;
T_19.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %jmp T_19.23;
T_19.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %jmp T_19.23;
T_19.22 ;
    %load/vec4 v0x600003786010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %jmp T_19.27;
T_19.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %jmp T_19.27;
T_19.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %jmp T_19.27;
T_19.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600003785830_0, 0, 4;
    %jmp T_19.27;
T_19.27 ;
    %pop/vec4 1;
    %jmp T_19.23;
T_19.23 ;
    %pop/vec4 1;
    %load/vec4 v0x600003785f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %jmp T_19.31;
T_19.28 ;
    %load/vec4 v0x600003785e60_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.31;
T_19.29 ;
    %load/vec4 v0x600003786d90_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.31;
T_19.30 ;
    %load/vec4 v0x600003786e20_0;
    %store/vec4 v0x600003785e60_0, 0, 32;
    %jmp T_19.31;
T_19.31 ;
    %pop/vec4 1;
    %load/vec4 v0x600003785dd0_0;
    %load/vec4 v0x600003785e60_0;
    %cmp/e;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037870f0_0, 0, 1;
    %jmp T_19.33;
T_19.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037870f0_0, 0, 1;
T_19.33 ;
    %load/vec4 v0x600003785830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.36, 6;
    %jmp T_19.37;
T_19.34 ;
    %load/vec4 v0x600003785dd0_0;
    %load/vec4 v0x600003785e60_0;
    %add;
    %store/vec4 v0x600003786c70_0, 0, 32;
    %jmp T_19.37;
T_19.35 ;
    %load/vec4 v0x600003785dd0_0;
    %load/vec4 v0x600003785e60_0;
    %sub;
    %store/vec4 v0x600003786c70_0, 0, 32;
    %jmp T_19.37;
T_19.36 ;
    %load/vec4 v0x600003785dd0_0;
    %load/vec4 v0x600003785e60_0;
    %mul;
    %store/vec4 v0x600003786c70_0, 0, 32;
    %jmp T_19.37;
T_19.37 ;
    %pop/vec4 1;
    %load/vec4 v0x600003785a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000037870f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %load/vec4 v0x600003787060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600003785b90_0, 0;
    %load/vec4 v0x600003786fd0_0;
    %store/vec4 v0x600003786520_0, 0, 32;
    %load/vec4 v0x600003786520_0;
    %store/vec4 v0x6000037859e0_0, 0, 32;
    %load/vec4 v0x6000037859e0_0;
    %store/vec4 v0x600003786640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003785c20_0, 0, 1;
    %jmp T_19.39;
T_19.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003785c20_0, 0, 1;
T_19.39 ;
    %load/vec4 v0x600003786c70_0;
    %store/vec4 v0x600003786d00_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11fe04f30;
T_20 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037870f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003785b90_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11fe04bc0;
T_21 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003785050_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11fe04bc0;
T_22 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x600003784ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x600003785440_0;
    %store/vec4 v0x6000037854d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003784f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003785170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037853b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003785290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003785710_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003784bd0_0;
    %assign/vec4 v0x600003784c60_0, 0;
    %load/vec4 v0x600003785560_0;
    %assign/vec4 v0x6000037855f0_0, 0;
    %load/vec4 v0x6000037850e0_0;
    %assign/vec4 v0x600003785170_0, 0;
    %load/vec4 v0x600003785320_0;
    %assign/vec4 v0x6000037853b0_0, 0;
    %load/vec4 v0x600003784d80_0;
    %assign/vec4 v0x600003784e10_0, 0;
    %load/vec4 v0x600003785200_0;
    %assign/vec4 v0x600003785290_0, 0;
    %load/vec4 v0x600003785680_0;
    %assign/vec4 v0x600003785710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003784f30_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11fe047a0;
T_23 ;
    %wait E_0x600000b805a0;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11fe047a0;
T_24 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x600003784090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %ix/getv 4, v0x600003784000_0;
    %load/vec4a v0x600003784360, 4;
    %assign/vec4 v0x6000037841b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11fe047a0;
T_25 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x600003784120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x600003784240_0;
    %ix/getv 3, v0x600003784000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003784360, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x11fe04930;
T_26 ;
    %wait E_0x600000b805d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003784630_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11fe04930;
T_27 ;
    %wait E_0x600000b80570;
    %load/vec4 v0x6000037847e0_0;
    %assign/vec4 v0x600003784870_0, 0;
    %load/vec4 v0x6000037846c0_0;
    %assign/vec4 v0x600003784750_0, 0;
    %load/vec4 v0x600003784a20_0;
    %assign/vec4 v0x600003784ab0_0, 0;
    %load/vec4 v0x600003784900_0;
    %assign/vec4 v0x600003784990_0, 0;
    %load/vec4 v0x600003784510_0;
    %assign/vec4 v0x600003784480_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11fe066c0;
T_28 ;
    %wait E_0x600000b80510;
    %load/vec4 v0x6000037899e0_0;
    %assign/vec4 v0x600003789a70_0, 0;
    %load/vec4 v0x600003789b00_0;
    %assign/vec4 v0x600003789b90_0, 0;
    %load/vec4 v0x600003789950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x6000037898c0_0;
    %assign/vec4 v0x600003789cb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000037897a0_0;
    %assign/vec4 v0x600003789cb0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x11fe04630;
T_29 ;
    %wait E_0x600000b80540;
    %delay 100000, 0;
    %load/vec4 v0x60000378c630_0;
    %inv;
    %assign/vec4 v0x60000378c630_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x11fe04630;
T_30 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000378c630_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000378e520_0, 0, 1;
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
