{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:12:40 2019 " "Info: Processing started: Fri Jul 19 21:12:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off canal_Rx -c canal_Rx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off canal_Rx -c canal_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detecteur_preambule.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file detecteur_preambule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detecteur_preambule-arec " "Info: Found design unit 1: detecteur_preambule-arec" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 detecteur_preambule " "Info: Found entity 1: detecteur_preambule" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canal_Rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file canal_Rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canal_Rx-arch " "Info: Found design unit 1: canal_Rx-arch" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 canal_Rx " "Info: Found entity 1: canal_Rx" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "canal_Rx " "Info: Elaborating entity \"canal_Rx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty canal_Rx.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at canal_Rx.vhd(30): object \"empty\" assigned a value but never read" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r12 canal_Rx.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at canal_Rx.vhd(36): object \"r12\" assigned a value but never read" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_rx.vhd 2 1 " "Warning: Using design file fifo_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_rx-SYN " "Info: Found design unit 1: fifo_rx-SYN" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Info: Found entity 1: fifo_rx" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:u1 " "Info: Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:u1\"" {  } { { "canal_Rx.vhd" "u1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_rx:u1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\"" {  } { { "fifo_rx.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:u1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo_rx:u1\|scfifo:scfifo_component\"" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:u1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo_rx:u1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6d31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_6d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6d31 " "Info: Found entity 1: scfifo_6d31" {  } { { "db/scfifo_6d31.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_6d31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6d31 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated " "Info: Elaborating entity \"scfifo_6d31\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_dj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dj31 " "Info: Found entity 1: a_dpfifo_dj31" {  } { { "db/a_dpfifo_dj31.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dj31 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_dj31\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\"" {  } { { "db/scfifo_6d31.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_6d31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Info: Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state " "Info: Elaborating entity \"a_fefifo_t7f\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_dj31.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sj7 " "Info: Found entity 1: cntr_sj7" {  } { { "db/cntr_sj7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_sj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sj7 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_sj7:count_usedw " "Info: Elaborating entity \"cntr_sj7\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_sj7:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_vt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_vt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_vt01 " "Info: Found entity 1: dpram_vt01" {  } { { "db/dpram_vt01.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/dpram_vt01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_vt01 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram " "Info: Elaborating entity \"dpram_vt01\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\"" {  } { { "db/a_dpfifo_dj31.tdf" "FIFOram" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sj1 " "Info: Found entity 1: altsyncram_6sj1" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sj1 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_6sj1\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\"" {  } { { "db/dpram_vt01.tdf" "altsyncram2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/dpram_vt01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjb " "Info: Found entity 1: cntr_gjb" {  } { { "db/cntr_gjb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_gjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gjb fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|cntr_gjb:rd_ptr_count " "Info: Elaborating entity \"cntr_gjb\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|cntr_gjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dj31.tdf" "rd_ptr_count" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decod_manchester.vhd 2 1 " "Warning: Using design file decod_manchester.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_manchester-bhv " "Info: Found design unit 1: decod_manchester-bhv" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/decod_manchester.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod_manchester " "Info: Found entity 1: decod_manchester" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/decod_manchester.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_manchester decod_manchester:u2 " "Info: Elaborating entity \"decod_manchester\" for hierarchy \"decod_manchester:u2\"" {  } { { "canal_Rx.vhd" "u2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detecteur_preambule detecteur_preambule:u3 " "Info: Elaborating entity \"detecteur_preambule\" for hierarchy \"detecteur_preambule:u3\"" {  } { { "canal_Rx.vhd" "u3" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tester1 detecteur_preambule.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at detecteur_preambule.vhd(16): used explicit default value for signal \"tester1\" because signal was never assigned a value" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tester2 detecteur_preambule.vhd(17) " "Warning (10540): VHDL Signal Declaration warning at detecteur_preambule.vhd(17): used explicit default value for signal \"tester2\" because signal was never assigned a value" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_generator.vhd 2 1 " "Warning: Using design file data_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_generator-bhv " "Info: Found design unit 1: data_generator-bhv" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_generator " "Info: Found entity 1: data_generator" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_generator data_generator:u4 " "Info: Elaborating entity \"data_generator\" for hierarchy \"data_generator:u4\"" {  } { { "canal_Rx.vhd" "u4" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 data_generator.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at data_generator.vhd(23): object \"r1\" assigned a value but never read" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "canal_tx.vhd 2 1 " "Warning: Using design file canal_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canal_tx-arch " "Info: Found design unit 1: canal_tx-arch" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 canal_tx " "Info: Found entity 1: canal_tx" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canal_tx canal_tx:u5 " "Info: Elaborating entity \"canal_tx\" for hierarchy \"canal_tx:u5\"" {  } { { "canal_Rx.vhd" "u5" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r23 canal_tx.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at canal_tx.vhd(51): object \"r23\" assigned a value but never read" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Warning: Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo canal_tx:u5\|fifo:U1 " "Info: Elaborating entity \"fifo\" for hierarchy \"canal_tx:u5\|fifo:U1\"" {  } { { "canal_tx.vhd" "U1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uq21 " "Info: Found entity 1: scfifo_uq21" {  } { { "db/scfifo_uq21.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_uq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uq21 canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated " "Info: Elaborating entity \"scfifo_uq21\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5131 " "Info: Found entity 1: a_dpfifo_5131" {  } { { "db/a_dpfifo_5131.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_5131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5131 canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo " "Info: Elaborating entity \"a_dpfifo_5131\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\"" {  } { { "db/scfifo_uq21.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_uq21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Info: Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state " "Info: Elaborating entity \"a_fefifo_u7e\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_5131.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_5131.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "manchester_comb.vhd 2 1 " "Warning: Using design file manchester_comb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester_comb-arch " "Info: Found design unit 1: manchester_comb-arch" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/manchester_comb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester_comb " "Info: Found entity 1: manchester_comb" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/manchester_comb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester_comb canal_tx:u5\|manchester_comb:U2 " "Info: Elaborating entity \"manchester_comb\" for hierarchy \"canal_tx:u5\|manchester_comb:U2\"" {  } { { "canal_tx.vhd" "U2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Warning: Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-amux " "Info: Found design unit 1: mux-amux" {  } { { "mux.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux canal_tx:u5\|mux:U3 " "Info: Elaborating entity \"mux\" for hierarchy \"canal_tx:u5\|mux:U3\"" {  } { { "canal_tx.vhd" "U3" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "reg_in\[1455\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"reg_in\[1455\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1454 " "Info: Parameter TAP_DISTANCE set to 1454" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Info: Parameter WIDTH set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "reg_in\[1455\]~0" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 22 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "canal_tx:u5\|reg_out\[1455\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"canal_tx:u5\|reg_out\[1455\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1454 " "Info: Parameter TAP_DISTANCE set to 1454" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Info: Parameter WIDTH set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "canal_tx.vhd" "reg_out\[1455\]~0" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 35 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:reg_in_rtl_0 " "Info: Elaborated megafunction instantiation \"altshift_taps:reg_in_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:reg_in_rtl_0 " "Info: Instantiated megafunction \"altshift_taps:reg_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 1454 " "Info: Parameter \"TAP_DISTANCE\" = \"1454\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Info: Parameter \"WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Info: Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k6b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6b1 " "Info: Found entity 1: altsyncram_k6b1" {  } { { "db/altsyncram_k6b1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_k6b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Info: Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_tqf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Info: Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_jah.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Info: Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "755 " "Info: Implemented 755 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Info: Implemented 18 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:12:53 2019 " "Info: Processing ended: Fri Jul 19 21:12:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:12:55 2019 " "Info: Processing started: Fri Jul 19 21:12:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "canal_Rx EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design canal_Rx" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_out " "Info: Pin rx_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rx_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_out " "Info: Pin match_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { match_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { match_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sfd_out " "Info: Pin sfd_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sfd_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sfd_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raz_out " "Info: Pin raz_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { raz_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { raz_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[0\] " "Info: Pin word_used\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[0] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[1\] " "Info: Pin word_used\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[1] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[2\] " "Info: Pin word_used\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[2] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[3\] " "Info: Pin word_used\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[3] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[4\] " "Info: Pin word_used\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[4] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[5\] " "Info: Pin word_used\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[5] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_used\[6\] " "Info: Pin word_used\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_used[6] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_used[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[0\] " "Info: Pin fifo_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[0] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[1\] " "Info: Pin fifo_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[1] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[2\] " "Info: Pin fifo_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[2] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[3\] " "Info: Pin fifo_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[3] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[4\] " "Info: Pin fifo_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[4] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[5\] " "Info: Pin fifo_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[5] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[6\] " "Info: Pin fifo_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[6] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[7\] " "Info: Pin fifo_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[7] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "etat\[0\] " "Info: Pin etat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { etat[0] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { etat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "etat\[1\] " "Info: Pin etat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { etat[1] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { etat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "etat\[2\] " "Info: Pin etat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { etat[2] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { etat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full_out " "Info: Pin full_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { full_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { full_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_out " "Info: Pin wr_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { wr_out } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[0\] " "Info: Pin manchester\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[0] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[1\] " "Info: Pin manchester\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[1] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[2\] " "Info: Pin manchester\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[2] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[3\] " "Info: Pin manchester\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[3] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[4\] " "Info: Pin manchester\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[4] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[5\] " "Info: Pin manchester\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[5] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[6\] " "Info: Pin manchester\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[6] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manchester\[7\] " "Info: Pin manchester\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { manchester[7] } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { manchester[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Info: Pin r not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { r } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h " "Info: Pin h not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { h } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Info: Pin rd not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node h (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { h } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node r (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|Tx~1 " "Info: Destination node canal_tx:u5\|Tx~1" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|Tx~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EOF " "Info: Destination node EOF" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOF " "Info: Destination node SOF" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|EOF " "Info: Destination node canal_tx:u5\|EOF" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|EOF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_2~0 " "Info: Destination node process_2~0" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|c2equf " "Info: Destination node canal_tx:u5\|c2equf" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 44 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|c2equf } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|c3equ13 " "Info: Destination node canal_tx:u5\|c3equ13" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|c3equ13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|SOF " "Info: Destination node canal_tx:u5\|SOF" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|SOF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|c3equreg4~2 " "Info: Destination node canal_tx:u5\|c3equreg4~2" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|c3equreg4~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:u5\|c2equ144~1 " "Info: Destination node canal_tx:u5\|c2equ144~1" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 44 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:u5|c2equ144~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { r } } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_2~0  " "Info: Automatically promoted node process_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C16equF~2 " "Info: Destination node C16equF~2" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C16equF~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_2~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 1 32 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 1 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register detecteur_preambule:u3\|rx_BITcounter\[27\] register detecteur_preambule:u3\|rx_BYTEcounter\[26\] -6.835 ns " "Info: Slack time is -6.835 ns between source register \"detecteur_preambule:u3\|rx_BITcounter\[27\]\" and destination register \"detecteur_preambule:u3\|rx_BYTEcounter\[26\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"h\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns h~clkctrl 2 COMB Unassigned 795 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 795; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\] 3 REG Unassigned 4 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.120 ns   Longest register " "Info:   Longest clock path from clock \"h\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns h~clkctrl 2 COMB Unassigned 795 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 795; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\] 3 REG Unassigned 4 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"h\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns h~clkctrl 2 COMB Unassigned 795 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 795; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns detecteur_preambule:u3\|rx_BITcounter\[27\] 3 REG Unassigned 4 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { h~clkctrl detecteur_preambule:u3|rx_BITcounter[27] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.120 ns   Longest register " "Info:   Longest clock path from clock \"h\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns h~clkctrl 2 COMB Unassigned 795 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 795; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns detecteur_preambule:u3\|rx_BITcounter\[27\] 3 REG Unassigned 4 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { h~clkctrl detecteur_preambule:u3|rx_BITcounter[27] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.621 ns - Longest register register " "Info: - Longest register to register delay is 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detecteur_preambule:u3\|rx_BITcounter\[27\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { detecteur_preambule:u3|rx_BITcounter[27] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.150 ns) 1.101 ns detecteur_preambule:u3\|Equal3~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.951 ns) + CELL(0.150 ns) = 1.101 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { detecteur_preambule:u3|rx_BITcounter[27] detecteur_preambule:u3|Equal3~0 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 1.638 ns detecteur_preambule:u3\|Equal3~4 3 COMB Unassigned 35 " "Info: 3: + IC(0.127 ns) + CELL(0.410 ns) = 1.638 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'detecteur_preambule:u3\|Equal3~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { detecteur_preambule:u3|Equal3~0 detecteur_preambule:u3|Equal3~4 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.275 ns) 2.674 ns detecteur_preambule:u3\|LessThan1~0 4 COMB Unassigned 34 " "Info: 4: + IC(0.761 ns) + CELL(0.275 ns) = 2.674 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'detecteur_preambule:u3\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { detecteur_preambule:u3|Equal3~4 detecteur_preambule:u3|LessThan1~0 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.414 ns) 4.208 ns detecteur_preambule:u3\|Add0~1 5 COMB Unassigned 2 " "Info: 5: + IC(1.120 ns) + CELL(0.414 ns) = 4.208 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.279 ns detecteur_preambule:u3\|Add0~3 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.350 ns detecteur_preambule:u3\|Add0~5 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.350 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.421 ns detecteur_preambule:u3\|Add0~7 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.421 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.492 ns detecteur_preambule:u3\|Add0~9 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.492 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.563 ns detecteur_preambule:u3\|Add0~11 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.563 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.634 ns detecteur_preambule:u3\|Add0~13 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.705 ns detecteur_preambule:u3\|Add0~15 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.705 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.776 ns detecteur_preambule:u3\|Add0~17 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.776 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.847 ns detecteur_preambule:u3\|Add0~19 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.847 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.918 ns detecteur_preambule:u3\|Add0~21 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.918 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.989 ns detecteur_preambule:u3\|Add0~23 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.989 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.060 ns detecteur_preambule:u3\|Add0~25 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.060 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.131 ns detecteur_preambule:u3\|Add0~27 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.131 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.202 ns detecteur_preambule:u3\|Add0~29 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.202 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.363 ns detecteur_preambule:u3\|Add0~31 20 COMB Unassigned 2 " "Info: 20: + IC(0.090 ns) + CELL(0.071 ns) = 5.363 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.434 ns detecteur_preambule:u3\|Add0~33 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.434 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.505 ns detecteur_preambule:u3\|Add0~35 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.505 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.576 ns detecteur_preambule:u3\|Add0~37 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.647 ns detecteur_preambule:u3\|Add0~39 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.647 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.718 ns detecteur_preambule:u3\|Add0~41 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.789 ns detecteur_preambule:u3\|Add0~43 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.860 ns detecteur_preambule:u3\|Add0~45 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.860 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.931 ns detecteur_preambule:u3\|Add0~47 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.931 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.002 ns detecteur_preambule:u3\|Add0~49 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.073 ns detecteur_preambule:u3\|Add0~51 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.073 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.483 ns detecteur_preambule:u3\|Add0~52 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 6.483 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Add0~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~52 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.275 ns) 7.537 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\]~125 32 COMB Unassigned 1 " "Info: 32: + IC(0.779 ns) + CELL(0.275 ns) = 7.537 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]~125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { detecteur_preambule:u3|Add0~52 detecteur_preambule:u3|rx_BYTEcounter[26]~125 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.621 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\] 33 REG Unassigned 4 " "Info: 33: + IC(0.000 ns) + CELL(0.084 ns) = 7.621 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { detecteur_preambule:u3|rx_BYTEcounter[26]~125 detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.793 ns ( 49.77 % ) " "Info: Total cell delay = 3.793 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 50.23 % ) " "Info: Total interconnect delay = 3.828 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { detecteur_preambule:u3|rx_BITcounter[27] detecteur_preambule:u3|Equal3~0 detecteur_preambule:u3|Equal3~4 detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~52 detecteur_preambule:u3|rx_BYTEcounter[26]~125 detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { detecteur_preambule:u3|rx_BITcounter[27] detecteur_preambule:u3|Equal3~0 detecteur_preambule:u3|Equal3~4 detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~52 detecteur_preambule:u3|rx_BYTEcounter[26]~125 detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.621 ns register register " "Info: Estimated most critical path is register to register delay of 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detecteur_preambule:u3\|rx_BITcounter\[27\] 1 REG LAB_X15_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y7; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { detecteur_preambule:u3|rx_BITcounter[27] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.150 ns) 1.101 ns detecteur_preambule:u3\|Equal3~0 2 COMB LAB_X15_Y6 1 " "Info: 2: + IC(0.951 ns) + CELL(0.150 ns) = 1.101 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { detecteur_preambule:u3|rx_BITcounter[27] detecteur_preambule:u3|Equal3~0 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 1.638 ns detecteur_preambule:u3\|Equal3~4 3 COMB LAB_X15_Y6 35 " "Info: 3: + IC(0.127 ns) + CELL(0.410 ns) = 1.638 ns; Loc. = LAB_X15_Y6; Fanout = 35; COMB Node = 'detecteur_preambule:u3\|Equal3~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { detecteur_preambule:u3|Equal3~0 detecteur_preambule:u3|Equal3~4 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.275 ns) 2.674 ns detecteur_preambule:u3\|LessThan1~0 4 COMB LAB_X19_Y6 34 " "Info: 4: + IC(0.761 ns) + CELL(0.275 ns) = 2.674 ns; Loc. = LAB_X19_Y6; Fanout = 34; COMB Node = 'detecteur_preambule:u3\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { detecteur_preambule:u3|Equal3~4 detecteur_preambule:u3|LessThan1~0 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.414 ns) 4.208 ns detecteur_preambule:u3\|Add0~1 5 COMB LAB_X17_Y5 2 " "Info: 5: + IC(1.120 ns) + CELL(0.414 ns) = 4.208 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.279 ns detecteur_preambule:u3\|Add0~3 6 COMB LAB_X17_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.279 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.350 ns detecteur_preambule:u3\|Add0~5 7 COMB LAB_X17_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.350 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.421 ns detecteur_preambule:u3\|Add0~7 8 COMB LAB_X17_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.421 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.492 ns detecteur_preambule:u3\|Add0~9 9 COMB LAB_X17_Y5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.492 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.563 ns detecteur_preambule:u3\|Add0~11 10 COMB LAB_X17_Y5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.563 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.634 ns detecteur_preambule:u3\|Add0~13 11 COMB LAB_X17_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.634 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.705 ns detecteur_preambule:u3\|Add0~15 12 COMB LAB_X17_Y5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.705 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.776 ns detecteur_preambule:u3\|Add0~17 13 COMB LAB_X17_Y5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.776 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.847 ns detecteur_preambule:u3\|Add0~19 14 COMB LAB_X17_Y5 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.847 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.918 ns detecteur_preambule:u3\|Add0~21 15 COMB LAB_X17_Y5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.918 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.989 ns detecteur_preambule:u3\|Add0~23 16 COMB LAB_X17_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.989 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.060 ns detecteur_preambule:u3\|Add0~25 17 COMB LAB_X17_Y5 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.060 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.131 ns detecteur_preambule:u3\|Add0~27 18 COMB LAB_X17_Y5 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.131 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.202 ns detecteur_preambule:u3\|Add0~29 19 COMB LAB_X17_Y5 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.202 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.363 ns detecteur_preambule:u3\|Add0~31 20 COMB LAB_X17_Y4 2 " "Info: 20: + IC(0.090 ns) + CELL(0.071 ns) = 5.363 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.434 ns detecteur_preambule:u3\|Add0~33 21 COMB LAB_X17_Y4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.434 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.505 ns detecteur_preambule:u3\|Add0~35 22 COMB LAB_X17_Y4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.505 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.576 ns detecteur_preambule:u3\|Add0~37 23 COMB LAB_X17_Y4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.576 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.647 ns detecteur_preambule:u3\|Add0~39 24 COMB LAB_X17_Y4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.647 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.718 ns detecteur_preambule:u3\|Add0~41 25 COMB LAB_X17_Y4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.718 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.789 ns detecteur_preambule:u3\|Add0~43 26 COMB LAB_X17_Y4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.789 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.860 ns detecteur_preambule:u3\|Add0~45 27 COMB LAB_X17_Y4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.860 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.931 ns detecteur_preambule:u3\|Add0~47 28 COMB LAB_X17_Y4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.931 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.002 ns detecteur_preambule:u3\|Add0~49 29 COMB LAB_X17_Y4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.002 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.073 ns detecteur_preambule:u3\|Add0~51 30 COMB LAB_X17_Y4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.073 ns; Loc. = LAB_X17_Y4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.483 ns detecteur_preambule:u3\|Add0~52 31 COMB LAB_X17_Y4 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 6.483 ns; Loc. = LAB_X17_Y4; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Add0~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~52 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.275 ns) 7.537 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\]~125 32 COMB LAB_X18_Y6 1 " "Info: 32: + IC(0.779 ns) + CELL(0.275 ns) = 7.537 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]~125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { detecteur_preambule:u3|Add0~52 detecteur_preambule:u3|rx_BYTEcounter[26]~125 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.621 ns detecteur_preambule:u3\|rx_BYTEcounter\[26\] 33 REG LAB_X18_Y6 4 " "Info: 33: + IC(0.000 ns) + CELL(0.084 ns) = 7.621 ns; Loc. = LAB_X18_Y6; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { detecteur_preambule:u3|rx_BYTEcounter[26]~125 detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.793 ns ( 49.77 % ) " "Info: Total cell delay = 3.793 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 50.23 % ) " "Info: Total interconnect delay = 3.828 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { detecteur_preambule:u3|rx_BITcounter[27] detecteur_preambule:u3|Equal3~0 detecteur_preambule:u3|Equal3~4 detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~52 detecteur_preambule:u3|rx_BYTEcounter[26]~125 detecteur_preambule:u3|rx_BYTEcounter[26] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_out 0 " "Info: Pin \"rx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "match_out 0 " "Info: Pin \"match_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sfd_out 0 " "Info: Pin \"sfd_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raz_out 0 " "Info: Pin \"raz_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[0\] 0 " "Info: Pin \"word_used\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[1\] 0 " "Info: Pin \"word_used\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[2\] 0 " "Info: Pin \"word_used\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[3\] 0 " "Info: Pin \"word_used\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[4\] 0 " "Info: Pin \"word_used\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[5\] 0 " "Info: Pin \"word_used\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_used\[6\] 0 " "Info: Pin \"word_used\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[0\] 0 " "Info: Pin \"fifo_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[1\] 0 " "Info: Pin \"fifo_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[2\] 0 " "Info: Pin \"fifo_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[3\] 0 " "Info: Pin \"fifo_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[4\] 0 " "Info: Pin \"fifo_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[5\] 0 " "Info: Pin \"fifo_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[6\] 0 " "Info: Pin \"fifo_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[7\] 0 " "Info: Pin \"fifo_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "etat\[0\] 0 " "Info: Pin \"etat\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "etat\[1\] 0 " "Info: Pin \"etat\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "etat\[2\] 0 " "Info: Pin \"etat\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full_out 0 " "Info: Pin \"full_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_out 0 " "Info: Pin \"wr_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[0\] 0 " "Info: Pin \"manchester\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[1\] 0 " "Info: Pin \"manchester\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[2\] 0 " "Info: Pin \"manchester\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[3\] 0 " "Info: Pin \"manchester\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[4\] 0 " "Info: Pin \"manchester\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[5\] 0 " "Info: Pin \"manchester\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[6\] 0 " "Info: Pin \"manchester\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "manchester\[7\] 0 " "Info: Pin \"manchester\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.fit.smsg " "Info: Generated suppressed messages file C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:13:04 2019 " "Info: Processing ended: Fri Jul 19 21:13:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:13:06 2019 " "Info: Processing started: Fri Jul 19 21:13:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:13:11 2019 " "Info: Processing ended: Fri Jul 19 21:13:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:13:13 2019 " "Info: Processing started: Fri Jul 19 21:13:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h register detecteur_preambule:u3\|rx_BYTEcounter\[7\] register detecteur_preambule:u3\|sfd 116.85 MHz 8.558 ns Internal " "Info: Clock \"h\" has Internal fmax of 116.85 MHz between source register \"detecteur_preambule:u3\|rx_BYTEcounter\[7\]\" and destination register \"detecteur_preambule:u3\|sfd\" (period= 8.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.067 ns + Longest register register " "Info: + Longest register to register delay is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detecteur_preambule:u3\|rx_BYTEcounter\[7\] 1 REG LCFF_X18_Y4_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N31; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { detecteur_preambule:u3|rx_BYTEcounter[7] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.398 ns) 0.876 ns detecteur_preambule:u3\|Equal1~5 2 COMB LCCOMB_X19_Y4_N16 1 " "Info: 2: + IC(0.478 ns) + CELL(0.398 ns) = 0.876 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Equal1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { detecteur_preambule:u3|rx_BYTEcounter[7] detecteur_preambule:u3|Equal1~5 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 1.407 ns detecteur_preambule:u3\|Equal1~6 3 COMB LCCOMB_X19_Y4_N26 1 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 1.407 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Equal1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { detecteur_preambule:u3|Equal1~5 detecteur_preambule:u3|Equal1~6 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 2.055 ns detecteur_preambule:u3\|Equal1~7 4 COMB LCCOMB_X19_Y4_N4 4 " "Info: 4: + IC(0.255 ns) + CELL(0.393 ns) = 2.055 ns; Loc. = LCCOMB_X19_Y4_N4; Fanout = 4; COMB Node = 'detecteur_preambule:u3\|Equal1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { detecteur_preambule:u3|Equal1~6 detecteur_preambule:u3|Equal1~7 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.589 ns detecteur_preambule:u3\|Equal1~11 5 COMB LCCOMB_X19_Y4_N6 4 " "Info: 5: + IC(0.259 ns) + CELL(0.275 ns) = 2.589 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB Node = 'detecteur_preambule:u3\|Equal1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { detecteur_preambule:u3|Equal1~7 detecteur_preambule:u3|Equal1~11 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.410 ns) 3.274 ns detecteur_preambule:u3\|process_1~16 6 COMB LCCOMB_X19_Y4_N12 2 " "Info: 6: + IC(0.275 ns) + CELL(0.410 ns) = 3.274 ns; Loc. = LCCOMB_X19_Y4_N12; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|process_1~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { detecteur_preambule:u3|Equal1~11 detecteur_preambule:u3|process_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.983 ns detecteur_preambule:u3\|sfd~2 7 COMB LCCOMB_X19_Y4_N10 1 " "Info: 7: + IC(0.271 ns) + CELL(0.438 ns) = 3.983 ns; Loc. = LCCOMB_X19_Y4_N10; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|sfd~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { detecteur_preambule:u3|process_1~16 detecteur_preambule:u3|sfd~2 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.067 ns detecteur_preambule:u3\|sfd 8 REG LCFF_X19_Y4_N11 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.067 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 5; REG Node = 'detecteur_preambule:u3\|sfd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { detecteur_preambule:u3|sfd~2 detecteur_preambule:u3|sfd } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 55.89 % ) " "Info: Total cell delay = 2.273 ns ( 55.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 44.11 % ) " "Info: Total interconnect delay = 1.794 ns ( 44.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { detecteur_preambule:u3|rx_BYTEcounter[7] detecteur_preambule:u3|Equal1~5 detecteur_preambule:u3|Equal1~6 detecteur_preambule:u3|Equal1~7 detecteur_preambule:u3|Equal1~11 detecteur_preambule:u3|process_1~16 detecteur_preambule:u3|sfd~2 detecteur_preambule:u3|sfd } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { detecteur_preambule:u3|rx_BYTEcounter[7] {} detecteur_preambule:u3|Equal1~5 {} detecteur_preambule:u3|Equal1~6 {} detecteur_preambule:u3|Equal1~7 {} detecteur_preambule:u3|Equal1~11 {} detecteur_preambule:u3|process_1~16 {} detecteur_preambule:u3|sfd~2 {} detecteur_preambule:u3|sfd {} } { 0.000ns 0.478ns 0.256ns 0.255ns 0.259ns 0.275ns 0.271ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.393ns 0.275ns 0.410ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.356 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 585 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 585; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns detecteur_preambule:u3\|sfd 3 REG LCFF_X19_Y4_N11 5 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 5; REG Node = 'detecteur_preambule:u3\|sfd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { h~clkctrl detecteur_preambule:u3|sfd } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { h h~clkctrl detecteur_preambule:u3|sfd } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|sfd {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.354 ns - Longest register " "Info: - Longest clock path from clock \"h\" to source register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 585 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 585; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 2.354 ns detecteur_preambule:u3\|rx_BYTEcounter\[7\] 3 REG LCFF_X18_Y4_N31 4 " "Info: 3: + IC(0.706 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X18_Y4_N31; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[7] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.83 % ) " "Info: Total cell delay = 1.526 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.828 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[7] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { h h~clkctrl detecteur_preambule:u3|sfd } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|sfd {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[7] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { detecteur_preambule:u3|rx_BYTEcounter[7] detecteur_preambule:u3|Equal1~5 detecteur_preambule:u3|Equal1~6 detecteur_preambule:u3|Equal1~7 detecteur_preambule:u3|Equal1~11 detecteur_preambule:u3|process_1~16 detecteur_preambule:u3|sfd~2 detecteur_preambule:u3|sfd } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { detecteur_preambule:u3|rx_BYTEcounter[7] {} detecteur_preambule:u3|Equal1~5 {} detecteur_preambule:u3|Equal1~6 {} detecteur_preambule:u3|Equal1~7 {} detecteur_preambule:u3|Equal1~11 {} detecteur_preambule:u3|process_1~16 {} detecteur_preambule:u3|sfd~2 {} detecteur_preambule:u3|sfd {} } { 0.000ns 0.478ns 0.256ns 0.255ns 0.259ns 0.275ns 0.271ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.393ns 0.275ns 0.410ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { h h~clkctrl detecteur_preambule:u3|sfd } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|sfd {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[7] {} } { 0.000ns 0.000ns 0.122ns 0.706ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 rd h 1.847 ns memory " "Info: tsu for memory \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0\" (data pin = \"rd\", clock pin = \"h\") is 1.847 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.270 ns + Longest pin memory " "Info: + Longest pin to memory delay is 4.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rd 1 PIN PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'rd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.393 ns) 2.837 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|valid_rreq 2 COMB LCCOMB_X26_Y9_N8 14 " "Info: 2: + IC(1.455 ns) + CELL(0.393 ns) = 2.837 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 14; COMB Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|valid_rreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.660 ns) 4.270 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.773 ns) + CELL(0.660 ns) = 4.270 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 47.82 % ) " "Info: Total cell delay = 2.042 ns ( 47.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.228 ns ( 52.18 % ) " "Info: Total interconnect delay = 2.228 ns ( 52.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.455ns 0.773ns } { 0.000ns 0.989ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.458 ns - Shortest memory " "Info: - Shortest clock path from clock \"h\" to destination memory is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 585 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 585; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.689 ns) 2.458 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.658 ns) + CELL(0.689 ns) = 2.458 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 68.27 % ) " "Info: Total cell delay = 1.678 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.780 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.658ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.455ns 0.773ns } { 0.000ns 0.989ns 0.393ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.658ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "h fifo_out\[5\] fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 9.649 ns memory " "Info: tco from clock \"h\" to destination pin \"fifo_out\[5\]\" through memory \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 9.649 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.458 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to source memory is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 585 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 585; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.689 ns) 2.458 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.658 ns) + CELL(0.689 ns) = 2.458 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 68.27 % ) " "Info: Total cell delay = 1.678 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.780 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.658ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.982 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X23_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[5\] 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(2.652 ns) 6.982 ns fifo_out\[5\] 3 PIN PIN_26 0 " "Info: 3: + IC(1.339 ns) + CELL(2.652 ns) = 6.982 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'fifo_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.991 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.643 ns ( 80.82 % ) " "Info: Total cell delay = 5.643 ns ( 80.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 19.18 % ) " "Info: Total interconnect delay = 1.339 ns ( 19.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 2.991ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.658ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 2.991ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full rd h -0.324 ns register " "Info: th for register \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full\" (data pin = \"rd\", clock pin = \"h\") is -0.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.371 ns + Longest register " "Info: + Longest clock path from clock \"h\" to destination register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 585 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 585; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full 3 REG LCFF_X27_Y9_N15 6 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N15; Fanout = 6; REG Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.961 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rd 1 PIN PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'rd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.398 ns) 2.877 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full~5 2 COMB LCCOMB_X27_Y9_N14 1 " "Info: 2: + IC(1.490 ns) + CELL(0.398 ns) = 2.877 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 1; COMB Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.961 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full 3 REG LCFF_X27_Y9_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.961 ns; Loc. = LCFF_X27_Y9_N15; Fanout = 6; REG Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.471 ns ( 49.68 % ) " "Info: Total cell delay = 1.471 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.490 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.961 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 1.490ns 0.000ns } { 0.000ns 0.989ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.961 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 1.490ns 0.000ns } { 0.000ns 0.989ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:13:15 2019 " "Info: Processing ended: Fri Jul 19 21:13:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
